

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_409] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
6e251b87824ef5011e17cf9d4f4bb00e  /home/gpuser/Documents/gpgpu-sim_UVM_user_prefetch/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_user_prefetch/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_user_prefetch/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_W6azLT
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401680, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_W86k5Q"
Running: cat _ptx_W86k5Q | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_hXiapO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_hXiapO --output-file  /dev/null 2> _ptx_W86k5Qinfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_W86k5Q _ptx2_hXiapO _ptx_W86k5Qinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 238835
gpu_sim_insn = 28848876
gpu_ipc =     120.7900
gpu_tot_sim_cycle = 497476
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      57.9905
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 3485
partiton_reqs_in_parallel = 5112843
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.4074
partiton_level_parallism_total  =      10.2776
partiton_reqs_in_parallel_util = 5112843
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 238147
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.4693
partiton_level_parallism_util_total  =      21.4693
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =      18.6556 GB/Sec
L2_BW_total  =       8.9564 GB/Sec
gpu_total_sim_rate=60353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0073
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 574996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4644, 4648, 4816, 4828, 4652, 4648, 4808, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 291732
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290288
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33975	W0_Idle:11145898	W0_Scoreboard:1259749	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 67157 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 497475 
mrq_lat_table:16485 	598 	480 	821 	1115 	2040 	3918 	6563 	9568 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22049 	9363 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21760 	10 	16 	0 	10102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25495 	5693 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	6 	0 	0 	0 	0 	0 	0 	0 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        30        30        30        30        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        30        30        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        30        30        32        32        30        30        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        28        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        30        30        32        32        32        32 
dram[6]:        30        30        32        32        32        32        32        32        32        32        30        30        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        30        30        32        32        30        30        32        32        32        30        32        32        32        32        32        32 
dram[9]:        32        32        32        32        30        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        30        30        32        32        32        30        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]: 10.107142 10.071428  8.500000  9.714286 11.363636 12.500000 14.705882 13.888889 12.300000 12.300000  9.680000  9.680000 13.714286 13.714286  9.965517 10.321428 
dram[1]: 11.750000 10.071428 11.083333 11.083333 14.222222 14.222222 11.363636 11.363636 12.947369 11.714286  9.720000  9.720000 12.000000 13.090909 13.761905 13.714286 
dram[2]:  8.470589  9.600000 13.300000 14.000000 10.666667 10.666667 14.705882 13.888889 11.714286 12.300000 10.125000  9.000000 12.521739 14.400000 10.846154  9.724138 
dram[3]: 11.520000 10.666667 12.090909 13.300000 12.800000 11.636364 13.888889 12.500000 13.666667 13.666667  9.346154  8.678572 12.521739 11.520000 14.842105 14.842105 
dram[4]: 10.666667 10.666667 16.625000 14.777778 10.956522  9.692307 15.058824 13.473684 12.300000 11.714286 10.565217  9.720000 12.000000 13.090909 11.791667 12.304348 
dram[5]: 14.100000 12.260870 10.800000 12.857142 10.500000 10.500000 14.222222 12.800000 11.181818 11.714286 11.045455 11.045455 12.521739 12.521739 14.150000 12.863636 
dram[6]: 13.428572 12.260870 15.882353 15.882353 10.500000 10.500000 12.190476 12.190476 12.300000 13.666667 10.125000  9.720000 12.260870 13.428572 13.136364 13.136364 
dram[7]: 16.588236 16.588236 12.272727 11.739130 12.000000 10.080000 14.222222 14.222222 11.000000 11.523809 10.826087  9.222222 14.100000 14.100000 11.115385  9.965517 
dram[8]: 11.280000 12.260870 15.000000 15.000000  9.615385  8.928572 10.240000 10.666667 12.100000 11.000000 11.318182 10.826087 13.428572 14.100000 11.560000 11.115385 
dram[9]: 14.400000 13.714286 10.800000  9.310345 13.157895 14.705882 11.636364 11.636364 13.388889 12.050000 11.318182 11.318182 14.842105 14.842105 12.304348 11.791667 
dram[10]: 11.520000 12.000000 10.384615 11.739130 10.869565 10.000000  9.846154 11.130435 13.388889 10.954545  9.074074 10.652174 16.000000 16.000000 10.481482 11.320000 
average row locality = 46642/3944 = 11.826065
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:      68632     68655     67691     67519     64787     64615     64482     64302     67918     67763     69018     68827     70040     69777     69548     69336
dram[1]:      68908     68718     66862     66679     65662     65491     64527     64357     67934     67754     68686     68507     70001     69761     69624     69641
dram[2]:      69582     69382     66923     66749     65725     65542     64452     64249     67934     67764     68759     68567     70003     69775     69005     68802
dram[3]:      69596     69399     66862     66664     65667     65482     64573     64382     67924     67713     68754     68530     70022     69760     69064     68849
dram[4]:      69606     69432     66922     66775     65087     64901     65398     65249     67917     67773     68773     68616     69959     69746     68749     68578
dram[5]:      68806     68611     67443     67259     65061     64862     65471     65284     67894     67717     68736     68525     70022     69764     68852     68644
dram[6]:      68840     68689     67466     67325     65035     64880     65398     65252     67932     67803     68766     68605     69216     69015     69558     69375
dram[7]:      68781     68589     67464     67272     65086     64899     65434     65264     67296     67110     69603     69394     69318     69066     69635     69405
dram[8]:      68879     68701     67447     67292     64704     64540     65398     65245     67326     67161     69636     69433     69218     69016     69562     69365
dram[9]:      69555     69343     67481     67261     64771     64570     65434     65233     67586     67376     69609     69383     69320     69059     68868     68652
dram[10]:      69641     69449     67423     67263     64708     64517     65430     65259     67602     67424     69013     68828     69990     69781     68878     68654
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425774 n_act=383 n_pre=367 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.07647
n_activity=48065 dram_eff=0.7055
bk0: 760a 421607i bk1: 756a 421829i bk2: 736a 422387i bk3: 736a 421608i bk4: 692a 424138i bk5: 692a 424210i bk6: 692a 423996i bk7: 692a 423679i bk8: 664a 423408i bk9: 664a 422831i bk10: 648a 423719i bk11: 648a 424124i bk12: 768a 420938i bk13: 768a 420773i bk14: 772a 421409i bk15: 772a 421416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425824 n_act=358 n_pre=342 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.07647
n_activity=47873 dram_eff=0.7084
bk0: 756a 421548i bk1: 756a 422238i bk2: 724a 423230i bk3: 724a 423032i bk4: 704a 424351i bk5: 704a 424042i bk6: 692a 424572i bk7: 692a 424562i bk8: 664a 423832i bk9: 664a 423613i bk10: 652a 424226i bk11: 652a 423931i bk12: 768a 421044i bk13: 768a 420981i bk14: 772a 421313i bk15: 768a 421575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43198
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425792 n_act=376 n_pre=360 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.07645
n_activity=47995 dram_eff=0.7064
bk0: 768a 421138i bk1: 768a 421731i bk2: 724a 422905i bk3: 724a 422437i bk4: 704a 423596i bk5: 704a 423811i bk6: 692a 423754i bk7: 692a 425081i bk8: 664a 422729i bk9: 664a 423014i bk10: 652a 424449i bk11: 652a 424826i bk12: 768a 420774i bk13: 768a 420502i bk14: 756a 421534i bk15: 756a 421724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425844 n_act=350 n_pre=334 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.07645
n_activity=47931 dram_eff=0.7074
bk0: 768a 421027i bk1: 768a 420825i bk2: 724a 422447i bk3: 724a 422572i bk4: 704a 423250i bk5: 704a 423156i bk6: 692a 423605i bk7: 692a 423611i bk8: 664a 422767i bk9: 664a 422978i bk10: 652a 423243i bk11: 652a 424043i bk12: 768a 420537i bk13: 768a 420289i bk14: 756a 421556i bk15: 756a 421758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.4245
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03e7d80, atomic=0 1 entries : 0x7f0e8d9bf2e0 :  mf: uid=644081, sid04:w06, part=4, addr=0xc03e7d80, load , size=128, unknown  status = IN_PARTITION_DRAM (497475), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425811 n_act=355 n_pre=339 n_req=4244 n_rd=11471 n_write=5504 bw_util=0.07655
n_activity=48355 dram_eff=0.7021
bk0: 768a 421594i bk1: 767a 422210i bk2: 724a 423229i bk3: 724a 422965i bk4: 696a 423768i bk5: 696a 424624i bk6: 704a 423665i bk7: 704a 424043i bk8: 664a 424317i bk9: 664a 423453i bk10: 652a 424314i bk11: 652a 424786i bk12: 768a 421253i bk13: 768a 421865i bk14: 760a 422234i bk15: 760a 422378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43858
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425836 n_act=350 n_pre=334 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.07649
n_activity=48086 dram_eff=0.7054
bk0: 756a 420877i bk1: 756a 420811i bk2: 732a 421957i bk3: 732a 422212i bk4: 696a 423909i bk5: 696a 424447i bk6: 704a 423439i bk7: 704a 423743i bk8: 664a 423251i bk9: 664a 423189i bk10: 652a 424004i bk11: 652a 424757i bk12: 768a 420375i bk13: 768a 420978i bk14: 760a 421708i bk15: 760a 421659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42582
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425850 n_act=343 n_pre=327 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.07649
n_activity=47948 dram_eff=0.7074
bk0: 756a 422030i bk1: 756a 421988i bk2: 732a 422597i bk3: 732a 422081i bk4: 696a 424898i bk5: 696a 424470i bk6: 704a 424135i bk7: 704a 423566i bk8: 664a 423419i bk9: 664a 423338i bk10: 652a 423963i bk11: 652a 424020i bk12: 756a 422521i bk13: 756a 422209i bk14: 772a 421690i bk15: 772a 421780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43487
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425822 n_act=349 n_pre=333 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.07656
n_activity=48292 dram_eff=0.7031
bk0: 756a 421349i bk1: 756a 421502i bk2: 732a 423060i bk3: 732a 423002i bk4: 696a 424115i bk5: 696a 424108i bk6: 704a 424046i bk7: 704a 423631i bk8: 656a 424135i bk9: 656a 423951i bk10: 664a 423907i bk11: 664a 424281i bk12: 756a 421872i bk13: 756a 421712i bk14: 772a 421759i bk15: 772a 422015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43519
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425804 n_act=366 n_pre=350 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.07649
n_activity=48091 dram_eff=0.7053
bk0: 756a 421643i bk1: 756a 421954i bk2: 732a 422404i bk3: 732a 422128i bk4: 692a 424796i bk5: 692a 424483i bk6: 704a 423511i bk7: 704a 423208i bk8: 656a 423754i bk9: 656a 423737i bk10: 664a 422819i bk11: 664a 423141i bk12: 756a 421432i bk13: 756a 421326i bk14: 772a 421350i bk15: 772a 421092i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.42841
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425860 n_act=342 n_pre=326 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.07645
n_activity=48041 dram_eff=0.7057
bk0: 768a 420120i bk1: 768a 420049i bk2: 732a 422183i bk3: 732a 422941i bk4: 692a 424204i bk5: 692a 424288i bk6: 704a 423243i bk7: 704a 423696i bk8: 652a 423480i bk9: 652a 423910i bk10: 664a 423186i bk11: 664a 423573i bk12: 756a 422258i bk13: 756a 422089i bk14: 760a 421896i bk15: 760a 421993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41976
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=443480 n_nop=425782 n_act=373 n_pre=357 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.07652
n_activity=48074 dram_eff=0.7059
bk0: 768a 421238i bk1: 768a 421142i bk2: 732a 422483i bk3: 732a 422350i bk4: 692a 424602i bk5: 692a 424552i bk6: 704a 423544i bk7: 704a 423460i bk8: 652a 424790i bk9: 652a 424546i bk10: 656a 424369i bk11: 656a 423836i bk12: 768a 421098i bk13: 768a 420764i bk14: 760a 422196i bk15: 760a 422205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.43674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 221, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 2556
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.3623
	minimum = 6
	maximum = 1399
Network latency average = 23.0345
	minimum = 6
	maximum = 1322
Slowest packet = 66032
Flit latency average = 28.3823
	minimum = 6
	maximum = 1318
Slowest flit = 179268
Fragmentation average = 1.50311
	minimum = 0
	maximum = 1273
Injected packet rate average = 0.00393646
	minimum = 0.00311932 (at node 0)
	maximum = 0.00466014 (at node 3)
Accepted packet rate average = 0.00393646
	minimum = 0.00311932 (at node 0)
	maximum = 0.00466014 (at node 3)
Injected flit rate average = 0.0108574
	minimum = 0.00713885 (at node 0)
	maximum = 0.0146734 (at node 28)
Accepted flit rate average= 0.0108574
	minimum = 0.0100656 (at node 0)
	maximum = 0.0150062 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.3623 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1399 (1 samples)
Network latency average = 23.0345 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1322 (1 samples)
Flit latency average = 28.3823 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1318 (1 samples)
Fragmentation average = 1.50311 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1273 (1 samples)
Injected packet rate average = 0.00393646 (1 samples)
	minimum = 0.00311932 (1 samples)
	maximum = 0.00466014 (1 samples)
Accepted packet rate average = 0.00393646 (1 samples)
	minimum = 0.00311932 (1 samples)
	maximum = 0.00466014 (1 samples)
Injected flit rate average = 0.0108574 (1 samples)
	minimum = 0.00713885 (1 samples)
	maximum = 0.0146734 (1 samples)
Accepted flit rate average = 0.0108574 (1 samples)
	minimum = 0.0100656 (1 samples)
	maximum = 0.0150062 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 58 sec (478 sec)
gpgpu_simulation_rate = 60353 (inst/sec)
gpgpu_simulation_rate = 1040 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 40712
gpu_sim_insn = 28848876
gpu_ipc =     708.6086
gpu_tot_sim_cycle = 760338
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      75.8843
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 5357
partiton_reqs_in_parallel = 895664
partiton_reqs_in_parallel_total    = 5112843
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.9024
partiton_reqs_in_parallel_util = 895664
partiton_reqs_in_parallel_util_total    = 5112843
gpu_sim_cycle_parition_util = 40712
gpu_tot_sim_cycle_parition_util    = 238147
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5468
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     108.2687 GB/Sec
L2_BW_total  =      11.6572 GB/Sec
gpu_total_sim_rate=90719

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1154224
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9671, 9301, 9311, 9650, 9669, 9306, 9309, 9648, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 291787
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290323
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:63277	W0_Idle:11161157	W0_Scoreboard:2484155	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 34092 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 760337 
mrq_lat_table:33370 	5382 	2714 	5950 	6142 	4484 	4620 	6600 	9568 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53579 	24336 	1 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50297 	775 	16 	0 	27304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52603 	9866 	327 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	15120 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	154 	14 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.342857  8.015625  6.773334  7.582089  7.900000  8.464286  9.666667  9.456522  7.393443  8.509434  6.968750  7.311475  8.258620  9.211538  7.257143  8.466666 
dram[1]:  8.015625  9.160714  7.630769  7.085714  7.682539  8.491228  8.055555  8.700000  8.333333  8.333333  7.193548  7.193548  8.118644  9.392157  8.047619  8.576271 
dram[2]:  6.986667  7.594203  7.873016  9.358491  7.918033  8.781818  9.434783  8.857142  7.810345  8.882353  7.789474  7.161290  8.275862  9.411765  7.447761  7.338235 
dram[3]:  7.500000  8.467742  8.131147  9.018182  7.934426  8.203390  8.188680  8.509804  7.947369  8.882353  7.383333  7.637931  8.553572  8.553572  8.283334  8.283334 
dram[4]:  7.705883  8.451612  9.705882  8.684211  7.437500  8.067797  9.270833  9.270833  7.442623  8.107142  8.054545  8.054545  9.037736  9.037736  7.968254  8.096774 
dram[5]:  7.803030  8.442623  7.875000  8.400000  7.555555  8.067797  8.396227  9.888889  7.644068  8.673077  8.377358  8.880000  9.560000  9.958333  8.316667  8.457627 
dram[6]:  7.671642  7.907692  8.689655  8.400000  7.737705  7.737705  7.964286  9.291667  7.158730  8.843137  7.031746  8.358491  8.830189  9.176471  8.393442  9.142858 
dram[7]:  7.787879  8.862069  7.784616  7.666667  8.137931  7.375000  9.489362 10.372093  7.789474  7.161290  8.425926  8.125000  9.000000  9.750000  8.344262  8.929825 
dram[8]:  6.750000  8.550000  8.877193  8.576271  7.200000  8.210526  6.968750  8.415094  6.815384  7.508474  7.728814  8.142858  9.360000  9.176471  7.742424  7.757576 
dram[9]:  7.394366  8.750000  7.441176  7.228571  9.380000  8.375000  9.081633  8.745098  8.090909  7.807017  8.272727  8.584906  9.360000  9.750000  8.064516  9.090909 
dram[10]:  8.187500  9.886792  7.522388  7.875000  7.460318  7.966102  7.278688  9.250000  8.072727  7.789474  6.803030  8.314815 10.191489  9.775510  7.367647  7.590909 
average row locality = 83884/10250 = 8.183805
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       328       327       324       324       305       305       281       281       291       291       288       288       303       303       321       321 
dram[1]:       327       327       318       318       309       309       281       281       290       290       288       288       303       303       320       319 
dram[2]:       332       332       318       318       308       308       280       280       293       293       286       286       304       304       317       317 
dram[3]:       333       333       318       318       309       309       280       280       293       293       286       286       303       303       315       315 
dram[4]:       332       332       317       317       306       306       285       285       294       294       286       286       303       303       320       320 
dram[5]:       329       329       321       321       306       306       285       285       291       291       287       287       302       302       317       317 
dram[6]:       328       328       321       321       302       302       286       286       291       291       286       286       298       298       324       324 
dram[7]:       328       328       323       323       302       302       286       286       288       288       292       292       298       298       321       321 
dram[8]:       327       327       323       323       300       300       286       286       287       287       293       293       298       298       323       324 
dram[9]:       333       333       323       323       301       301       285       286       289       289       292       292       298       298       318       318 
dram[10]:       332       332       321       321       302       302       284       284       288       288       290       290       303       303       319       319 
total reads: 53644
bank skew: 333/280 = 1.19
chip skew: 4886/4871 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:      37935     37845     36394     36258     34320     34187     37201     37056     37196     37069     37602     37457     42257     42056     39713     39550
dram[1]:      38027     37882     36008     35867     34881     34747     37226     37088     37286     37146     37577     37435     42233     42048     39834     39743
dram[2]:      38390     38240     36041     35905     34986     34845     37269     37111     37040     36906     37783     37637     42146     41968     39145     38988
dram[3]:      38326     38177     36008     35859     34883     34742     37337     37188     37035     36879     37867     37700     42246     42046     39334     39171
dram[4]:      38403     38267     36113     35991     34608     34466     37764     37638     36951     36830     37877     37749     42208     42038     38903     38766
dram[5]:      37824     37676     36282     36139     34595     34447     37806     37657     37182     37045     37772     37612     42334     42136     39193     39036
dram[6]:      37914     37793     36294     36174     34873     34746     37680     37555     37203     37090     37872     37741     41851     41689     39409     39264
dram[7]:      37883     37737     36150     36003     34899     34757     37700     37561     36829     36685     38243     38085     41912     41720     39684     39511
dram[8]:      38010     37872     36140     36014     34715     34583     37679     37551     36928     36796     38178     38023     41854     41691     39488     39259
dram[9]:      38304     38146     36157     35997     34674     34526     37785     37544     36753     36597     38246     38079     41914     41716     39127     38962
dram[10]:      38424     38276     36270     36141     34570     34424     37867     37727     36843     36706     37810     37666     42227     42060     39053     38886
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486649 n_act=963 n_pre=947 n_req=7629 n_rd=19524 n_write=10992 bw_util=0.1176
n_activity=100147 dram_eff=0.6094
bk0: 1312a 491889i bk1: 1308a 492259i bk2: 1296a 492375i bk3: 1296a 491804i bk4: 1220a 495059i bk5: 1220a 494886i bk6: 1124a 495333i bk7: 1124a 495121i bk8: 1164a 494382i bk9: 1164a 493798i bk10: 1152a 494467i bk11: 1152a 495193i bk12: 1212a 491945i bk13: 1212a 491949i bk14: 1284a 491352i bk15: 1284a 492080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03964
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f0ea3676430 :  mf: uid=1286732, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (760337), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486731 n_act=943 n_pre=927 n_req=7619 n_rd=19482 n_write=10992 bw_util=0.1174
n_activity=99629 dram_eff=0.6117
bk0: 1308a 491647i bk1: 1308a 492667i bk2: 1272a 493355i bk3: 1272a 492913i bk4: 1236a 494749i bk5: 1234a 494432i bk6: 1124a 495518i bk7: 1124a 495983i bk8: 1160a 494728i bk9: 1160a 494620i bk10: 1152a 495128i bk11: 1152a 494868i bk12: 1212a 492006i bk13: 1212a 492336i bk14: 1280a 491781i bk15: 1276a 492020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.0513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486701 n_act=943 n_pre=927 n_req=7626 n_rd=19504 n_write=11000 bw_util=0.1175
n_activity=99832 dram_eff=0.6111
bk0: 1328a 491147i bk1: 1328a 491777i bk2: 1272a 492919i bk3: 1272a 492609i bk4: 1232a 493910i bk5: 1232a 494714i bk6: 1120a 495163i bk7: 1120a 496619i bk8: 1172a 493682i bk9: 1172a 494399i bk10: 1144a 495470i bk11: 1144a 495827i bk12: 1216a 491964i bk13: 1216a 491802i bk14: 1268a 491789i bk15: 1268a 491935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486743 n_act=930 n_pre=914 n_req=7622 n_rd=19496 n_write=10992 bw_util=0.1175
n_activity=99887 dram_eff=0.6104
bk0: 1332a 490722i bk1: 1332a 490703i bk2: 1272a 492666i bk3: 1272a 492837i bk4: 1236a 493467i bk5: 1236a 493569i bk6: 1120a 495055i bk7: 1120a 494861i bk8: 1172a 493553i bk9: 1172a 494078i bk10: 1144a 494131i bk11: 1144a 495414i bk12: 1212a 491498i bk13: 1212a 491579i bk14: 1260a 491972i bk15: 1260a 492364i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486717 n_act=915 n_pre=899 n_req=7636 n_rd=19544 n_write=11000 bw_util=0.1177
n_activity=99993 dram_eff=0.6109
bk0: 1328a 491527i bk1: 1328a 492260i bk2: 1268a 493340i bk3: 1268a 493148i bk4: 1224a 494193i bk5: 1224a 495101i bk6: 1140a 494658i bk7: 1140a 495495i bk8: 1176a 494967i bk9: 1176a 494331i bk10: 1144a 495247i bk11: 1144a 495958i bk12: 1212a 492381i bk13: 1212a 492947i bk14: 1280a 492746i bk15: 1280a 492730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05636
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7f0eaa1e51c0 :  mf: uid=1286731, sid13:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (760334), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486791 n_act=902 n_pre=886 n_req=7624 n_rd=19504 n_write=10992 bw_util=0.1175
n_activity=99759 dram_eff=0.6114
bk0: 1316a 490572i bk1: 1316a 490843i bk2: 1284a 491817i bk3: 1284a 492393i bk4: 1224a 494229i bk5: 1224a 494949i bk6: 1140a 494457i bk7: 1140a 495246i bk8: 1164a 494153i bk9: 1164a 494106i bk10: 1148a 495197i bk11: 1148a 496326i bk12: 1208a 491713i bk13: 1208a 492364i bk14: 1268a 492409i bk15: 1268a 492484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04452
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486757 n_act=927 n_pre=911 n_req=7620 n_rd=19488 n_write=10992 bw_util=0.1174
n_activity=99862 dram_eff=0.6104
bk0: 1312a 492298i bk1: 1312a 492172i bk2: 1284a 492589i bk3: 1284a 492337i bk4: 1208a 495322i bk5: 1208a 495192i bk6: 1144a 494931i bk7: 1144a 494899i bk8: 1164a 494283i bk9: 1164a 494676i bk10: 1144a 494974i bk11: 1144a 495662i bk12: 1192a 493898i bk13: 1192a 493455i bk14: 1296a 492281i bk15: 1296a 492239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05055
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486751 n_act=914 n_pre=898 n_req=7628 n_rd=19504 n_write=11008 bw_util=0.1176
n_activity=100251 dram_eff=0.6087
bk0: 1312a 491388i bk1: 1312a 491608i bk2: 1292a 493020i bk3: 1292a 493351i bk4: 1208a 494608i bk5: 1208a 494688i bk6: 1144a 495002i bk7: 1144a 495238i bk8: 1152a 495263i bk9: 1152a 494818i bk10: 1168a 494974i bk11: 1168a 495595i bk12: 1192a 492941i bk13: 1192a 493383i bk14: 1284a 492050i bk15: 1284a 492872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04872
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486673 n_act=963 n_pre=947 n_req=7623 n_rd=19500 n_write=10992 bw_util=0.1175
n_activity=100160 dram_eff=0.6089
bk0: 1308a 491933i bk1: 1308a 492465i bk2: 1292a 492385i bk3: 1292a 492389i bk4: 1200a 495408i bk5: 1200a 494841i bk6: 1144a 494498i bk7: 1144a 494478i bk8: 1148a 494584i bk9: 1148a 494869i bk10: 1172a 493817i bk11: 1172a 494430i bk12: 1192a 492814i bk13: 1192a 492500i bk14: 1292a 491794i bk15: 1296a 491378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05089
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486763 n_act=910 n_pre=894 n_req=7627 n_rd=19516 n_write=10992 bw_util=0.1175
n_activity=100589 dram_eff=0.6066
bk0: 1332a 489692i bk1: 1332a 489916i bk2: 1292a 492309i bk3: 1292a 492953i bk4: 1204a 495304i bk5: 1204a 495051i bk6: 1140a 494282i bk7: 1144a 495027i bk8: 1156a 494562i bk9: 1156a 495041i bk10: 1168a 494284i bk11: 1168a 494761i bk12: 1192a 493373i bk13: 1192a 493569i bk14: 1272a 492093i bk15: 1272a 492839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03364
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=519075 n_nop=486689 n_act=941 n_pre=925 n_req=7630 n_rd=19512 n_write=11008 bw_util=0.1176
n_activity=100113 dram_eff=0.6097
bk0: 1328a 491442i bk1: 1328a 491868i bk2: 1284a 492520i bk3: 1284a 492456i bk4: 1208a 494953i bk5: 1208a 495550i bk6: 1136a 494642i bk7: 1136a 495227i bk8: 1152a 495874i bk9: 1152a 495684i bk10: 1160a 495398i bk11: 1160a 494987i bk12: 1212a 492198i bk13: 1212a 491889i bk14: 1276a 492735i bk15: 1276a 492766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05647

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2441, Miss_rate = 0.570, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[1]: Access = 4252, Miss = 2440, Miss_rate = 0.574, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2436, Miss_rate = 0.573, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2435, Miss_rate = 0.576, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[4]: Access = 4230, Miss = 2438, Miss_rate = 0.576, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 4229, Miss = 2438, Miss_rate = 0.576, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2437, Miss_rate = 0.577, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2437, Miss_rate = 0.577, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2443, Miss_rate = 0.574, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[9]: Access = 4258, Miss = 2443, Miss_rate = 0.574, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2438, Miss_rate = 0.573, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[11]: Access = 4254, Miss = 2438, Miss_rate = 0.573, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2436, Miss_rate = 0.573, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[13]: Access = 4254, Miss = 2436, Miss_rate = 0.573, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2438, Miss_rate = 0.572, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2438, Miss_rate = 0.572, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2437, Miss_rate = 0.573, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[17]: Access = 4253, Miss = 2438, Miss_rate = 0.573, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[18]: Access = 4253, Miss = 2439, Miss_rate = 0.573, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2440, Miss_rate = 0.573, Pending_hits = 206, Reservation_fails = 0
L2_cache_bank[20]: Access = 4260, Miss = 2439, Miss_rate = 0.573, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2439, Miss_rate = 0.573, Pending_hits = 232, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 53644
L2_total_cache_miss_rate = 0.5737
L2_total_cache_pending_hits = 2705
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49423
	minimum = 6
	maximum = 52
Network latency average = 8.38038
	minimum = 6
	maximum = 52
Slowest packet = 136306
Flit latency average = 6.80365
	minimum = 6
	maximum = 48
Slowest flit = 376134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0228459
	minimum = 0.0180787 (at node 0)
	maximum = 0.027118 (at node 11)
Accepted packet rate average = 0.0228459
	minimum = 0.0180787 (at node 0)
	maximum = 0.027118 (at node 11)
Injected flit rate average = 0.0629668
	minimum = 0.0416595 (at node 0)
	maximum = 0.0834664 (at node 42)
Accepted flit rate average= 0.0629668
	minimum = 0.0579696 (at node 0)
	maximum = 0.0869544 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.9283 (2 samples)
	minimum = 6 (2 samples)
	maximum = 725.5 (2 samples)
Network latency average = 15.7074 (2 samples)
	minimum = 6 (2 samples)
	maximum = 687 (2 samples)
Flit latency average = 17.593 (2 samples)
	minimum = 6 (2 samples)
	maximum = 683 (2 samples)
Fragmentation average = 0.751553 (2 samples)
	minimum = 0 (2 samples)
	maximum = 636.5 (2 samples)
Injected packet rate average = 0.0133912 (2 samples)
	minimum = 0.010599 (2 samples)
	maximum = 0.0158891 (2 samples)
Accepted packet rate average = 0.0133912 (2 samples)
	minimum = 0.010599 (2 samples)
	maximum = 0.0158891 (2 samples)
Injected flit rate average = 0.0369121 (2 samples)
	minimum = 0.0243992 (2 samples)
	maximum = 0.0490699 (2 samples)
Accepted flit rate average = 0.0369121 (2 samples)
	minimum = 0.0340176 (2 samples)
	maximum = 0.0509803 (2 samples)
Injected packet size average = 2.75645 (2 samples)
Accepted packet size average = 2.75645 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 36 sec (636 sec)
gpgpu_simulation_rate = 90719 (inst/sec)
gpgpu_simulation_rate = 1195 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41312
gpu_sim_insn = 28848876
gpu_ipc =     698.3171
gpu_tot_sim_cycle = 1023800
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =      84.5347
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 5811
partiton_reqs_in_parallel = 908864
partiton_reqs_in_parallel_total    = 6008507
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.7566
partiton_reqs_in_parallel_util = 908864
partiton_reqs_in_parallel_util_total    = 6008507
gpu_sim_cycle_parition_util = 41312
gpu_tot_sim_cycle_parition_util    = 278859
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6052
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     106.6962 GB/Sec
L2_BW_total  =      12.9628 GB/Sec
gpu_total_sim_rate=108318

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1733452
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14498, 13946, 13958, 14465, 14496, 13952, 13956, 14464, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 291865
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290379
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:93172	W0_Idle:11175505	W0_Scoreboard:3754277	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 22817 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 1023799 
mrq_lat_table:57410 	9810 	5348 	10318 	11071 	8649 	6188 	7009 	9651 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78612 	45670 	138 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	78146 	1753 	22 	0 	44972 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78758 	15009 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	66 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  9.707317 10.460526  8.965517  9.629630 10.197183 10.805970 12.232142 12.017544  9.680555 10.890625  9.052631  9.424658 10.957143 11.984375  9.476191 10.756757 
dram[1]: 10.460526 11.691176  9.896104  9.071428 10.000000 10.882353 10.538462 11.229508 10.388060 10.388060  9.310811  9.310811 10.802817 11.800000 10.324676 10.586667 
dram[2]:  9.333333 10.024692 10.160000 11.373135 10.263889 11.196970 12.000000 11.400000 10.130435 11.274194  9.956522  9.283784 10.971429 12.190476  9.641975  9.524390 
dram[3]:  9.914634 10.986486 10.160000 11.043478 10.277778 10.571428 10.687500 11.032258  9.985714 10.921875  9.527778  9.800000 11.279411 11.279411 10.527027 10.527027 
dram[4]: 10.150000 10.972973 12.079365 10.718309  9.706667 10.111111 11.881356 11.881356  9.722222 10.447762 10.238806 10.238806 11.800000 11.800000 10.181818 10.315789 
dram[5]: 10.217949 10.917809  9.923077 10.459459  9.837838 10.400000 10.953125 12.517858  9.680555 10.723077 10.569231 11.080646 12.354838 12.766666 10.554054 10.698630 
dram[6]: 10.075950 10.337663 11.057143 10.750000 10.055555 10.055555 10.477612 11.898305  9.418919 11.241936  9.146667 10.553846 11.538462 11.904762 10.666667 11.428572 
dram[7]: 10.205129 11.371428  9.822784  9.700000 10.492754  9.653334 12.103448 13.000000  9.800000  9.146667 10.666667 10.352942 11.718750 12.500000 10.626667 11.225352 
dram[8]:  9.034091 11.041667 11.246377 10.929578  9.447369 10.558824  9.360000 10.968750  8.782051  9.513889  9.929578 10.367647 12.096774 11.538462  9.987500 10.000000 
dram[9]:  9.795180 11.291667  9.700000  9.238095 11.786885 10.731343 11.683333 11.322580 10.088235  9.800000 10.507463 10.830770 12.096774 12.500000 10.289474 11.333333 
dram[10]: 10.684211 12.492308  9.797468 10.184211  9.729730 10.285714  9.722222 11.864407 10.073529  9.785714  8.897436 10.515152 13.000000 12.174603  9.548780  9.787500 
average row locality = 130508/12400 = 10.524838
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       517       516       508       508       478       478       454       454       457       457       450       450       495       495       513       513 
dram[1]:       516       516       499       499       485       485       454       454       456       456       451       451       495       495       512       511 
dram[2]:       524       524       499       499       484       484       453       453       459       459       449       449       496       496       506       506 
dram[3]:       525       525       499       499       485       485       453       453       459       459       449       449       495       495       504       504 
dram[4]:       524       524       498       498       480       480       461       461       460       460       449       449       495       495       509       509 
dram[5]:       518       518       504       504       480       480       461       461       457       457       450       450       494       494       506       506 
dram[6]:       517       517       504       504       476       476       462       462       457       457       449       449       487       487       516       516 
dram[7]:       517       517       506       506       476       476       462       462       452       452       458       458       487       487       513       513 
dram[8]:       516       516       506       506       473       473       462       462       451       451       459       459       487       487       515       516 
dram[9]:       525       525       506       506       474       474       461       462       452       452       458       458       487       487       507       507 
dram[10]:       524       524       504       504       475       475       460       460       451       451       454       454       495       495       508       508 
total reads: 85148
bank skew: 525/449 = 1.17
chip skew: 7752/7735 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:      24600     24500     23806     23695     22573     22463     23731     23615     24171     24066     24477     24360     26500     26347     25451     25323
dram[1]:      24642     24525     23542     23427     22919     22807     23747     23635     24210     24096     24426     24311     26484     26342     25509     25409
dram[2]:      24879     24756     23563     23452     22971     22855     23755     23630     24107     23997     24521     24405     26451     26312     25117     24990
dram[3]:      24854     24732     23543     23421     22920     22804     23797     23679     24104     23980     24556     24424     26493     26341     25201     25071
dram[4]:      24887     24774     23593     23492     22734     22616     24080     23975     24067     23966     24562     24456     26470     26337     25015     24903
dram[5]:      24545     24424     23730     23612     22724     22604     24107     23988     24162     24051     24513     24386     26527     26376     25146     25022
dram[6]:      24587     24483     23737     23635     22841     22733     24047     23942     24175     24079     24558     24452     26225     26097     25327     25209
dram[7]:      24567     24448     23676     23556     22857     22741     24059     23946     23940     23824     24818     24693     26263     26116     25450     25314
dram[8]:      24631     24517     23670     23563     22733     22623     24046     23940     23984     23877     24796     24672     26226     26099     25360     25206
dram[9]:      24840     24712     23681     23552     22723     22602     24093     23936     23944     23819     24821     24689     26264     26114     25122     24992
dram[10]:      24900     24780     23722     23615     22672     22552     24127     24012     23982     23871     24565     24447     26481     26350     25093     24962
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546030 n_act=1155 n_pre=1139 n_req=11865 n_rd=30972 n_write=16488 bw_util=0.1593
n_activity=157008 dram_eff=0.6046
bk0: 2068a 562296i bk1: 2064a 563218i bk2: 2032a 563362i bk3: 2032a 562368i bk4: 1912a 566562i bk5: 1912a 566383i bk6: 1816a 566430i bk7: 1816a 566411i bk8: 1828a 565557i bk9: 1828a 564952i bk10: 1800a 565567i bk11: 1800a 566939i bk12: 1980a 562371i bk13: 1980a 562063i bk14: 2052a 561310i bk15: 2052a 561871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546086 n_act=1143 n_pre=1127 n_req=11857 n_rd=30940 n_write=16488 bw_util=0.1592
n_activity=156177 dram_eff=0.6074
bk0: 2064a 561872i bk1: 2064a 563392i bk2: 1996a 564293i bk3: 1996a 563432i bk4: 1940a 565816i bk5: 1940a 565137i bk6: 1816a 566402i bk7: 1816a 567374i bk8: 1824a 566237i bk9: 1824a 565762i bk10: 1804a 566496i bk11: 1804a 566172i bk12: 1980a 562380i bk13: 1980a 562737i bk14: 2048a 561651i bk15: 2044a 561640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546074 n_act=1135 n_pre=1119 n_req=11864 n_rd=30960 n_write=16496 bw_util=0.1593
n_activity=156678 dram_eff=0.6058
bk0: 2096a 561186i bk1: 2096a 562539i bk2: 1996a 563835i bk3: 1996a 563481i bk4: 1936a 564972i bk5: 1936a 565994i bk6: 1812a 566414i bk7: 1812a 567801i bk8: 1836a 564637i bk9: 1836a 565596i bk10: 1796a 566879i bk11: 1796a 566879i bk12: 1984a 562449i bk13: 1984a 562287i bk14: 2024a 561992i bk15: 2024a 562400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7f0e94188f60 :  mf: uid=1929375, sid19:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (1023795), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546104 n_act=1128 n_pre=1112 n_req=11860 n_rd=30952 n_write=16488 bw_util=0.1593
n_activity=156686 dram_eff=0.6055
bk0: 2100a 560673i bk1: 2100a 561498i bk2: 1996a 563416i bk3: 1996a 563544i bk4: 1940a 564656i bk5: 1940a 564497i bk6: 1812a 566497i bk7: 1812a 566181i bk8: 1836a 564788i bk9: 1836a 564982i bk10: 1796a 565497i bk11: 1796a 567113i bk12: 1980a 561413i bk13: 1980a 561654i bk14: 2016a 561892i bk15: 2016a 562689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81675
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546070 n_act=1109 n_pre=1093 n_req=11878 n_rd=31008 n_write=16504 bw_util=0.1595
n_activity=156652 dram_eff=0.6066
bk0: 2096a 561563i bk1: 2096a 562820i bk2: 1992a 564051i bk3: 1992a 563972i bk4: 1920a 565305i bk5: 1920a 566480i bk6: 1844a 565824i bk7: 1844a 566536i bk8: 1840a 566241i bk9: 1840a 565346i bk10: 1796a 566277i bk11: 1796a 567359i bk12: 1980a 562282i bk13: 1980a 563082i bk14: 2036a 563036i bk15: 2036a 562898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83902
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546152 n_act=1100 n_pre=1084 n_req=11862 n_rd=30960 n_write=16488 bw_util=0.1593
n_activity=156431 dram_eff=0.6066
bk0: 2072a 560963i bk1: 2072a 561497i bk2: 2016a 562457i bk3: 2016a 563185i bk4: 1920a 565808i bk5: 1920a 566303i bk6: 1844a 565672i bk7: 1844a 566503i bk8: 1828a 565172i bk9: 1828a 564802i bk10: 1800a 566538i bk11: 1800a 568061i bk12: 1976a 562121i bk13: 1976a 562795i bk14: 2024a 562765i bk15: 2024a 562871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81883
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546134 n_act=1117 n_pre=1101 n_req=11858 n_rd=30944 n_write=16488 bw_util=0.1592
n_activity=156409 dram_eff=0.6065
bk0: 2068a 562768i bk1: 2068a 563408i bk2: 2016a 563727i bk3: 2016a 563277i bk4: 1904a 566414i bk5: 1904a 566565i bk6: 1848a 566164i bk7: 1848a 565985i bk8: 1828a 565693i bk9: 1828a 566004i bk10: 1796a 566172i bk11: 1796a 567138i bk12: 1948a 564262i bk13: 1948a 563933i bk14: 2064a 562374i bk15: 2064a 562485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f0e8cf42610 :  mf: uid=1929376, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1023799), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546098 n_act=1112 n_pre=1096 n_req=11870 n_rd=30966 n_write=16512 bw_util=0.1594
n_activity=156541 dram_eff=0.6066
bk0: 2068a 561453i bk1: 2068a 562102i bk2: 2024a 563538i bk3: 2022a 563899i bk4: 1904a 565705i bk5: 1904a 566114i bk6: 1848a 566124i bk7: 1848a 566395i bk8: 1808a 566003i bk9: 1808a 565812i bk10: 1832a 566112i bk11: 1832a 566660i bk12: 1948a 563301i bk13: 1948a 563552i bk14: 2052a 562175i bk15: 2052a 562903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82547
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546038 n_act=1159 n_pre=1143 n_req=11861 n_rd=30956 n_write=16488 bw_util=0.1593
n_activity=156541 dram_eff=0.6062
bk0: 2064a 562344i bk1: 2064a 563431i bk2: 2024a 563172i bk3: 2024a 563487i bk4: 1892a 566571i bk5: 1892a 565890i bk6: 1848a 565666i bk7: 1848a 565436i bk8: 1804a 566017i bk9: 1804a 566049i bk10: 1836a 564710i bk11: 1836a 565370i bk12: 1948a 562990i bk13: 1948a 562710i bk14: 2060a 561879i bk15: 2064a 561488i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82623
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546136 n_act=1106 n_pre=1090 n_req=11863 n_rd=30964 n_write=16488 bw_util=0.1593
n_activity=156882 dram_eff=0.6049
bk0: 2100a 559727i bk1: 2100a 560441i bk2: 2024a 563391i bk3: 2024a 563616i bk4: 1896a 566782i bk5: 1896a 566504i bk6: 1844a 565649i bk7: 1848a 566341i bk8: 1808a 565688i bk9: 1808a 566316i bk10: 1832a 565378i bk11: 1832a 565794i bk12: 1948a 563654i bk13: 1948a 563932i bk14: 2028a 561932i bk15: 2028a 563310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.8053
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=595784 n_nop=546046 n_act=1137 n_pre=1121 n_req=11870 n_rd=30968 n_write=16512 bw_util=0.1594
n_activity=156619 dram_eff=0.6063
bk0: 2096a 561444i bk1: 2096a 562462i bk2: 2016a 563451i bk3: 2016a 562958i bk4: 1900a 566130i bk5: 1900a 566691i bk6: 1840a 565604i bk7: 1840a 566352i bk8: 1804a 567218i bk9: 1804a 566718i bk10: 1816a 566251i bk11: 1816a 566535i bk12: 1980a 562316i bk13: 1980a 562108i bk14: 2032a 562860i bk15: 2032a 563130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83226

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 3872, Miss_rate = 0.605, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[1]: Access = 6364, Miss = 3871, Miss_rate = 0.608, Pending_hits = 457, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 3868, Miss_rate = 0.608, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 3867, Miss_rate = 0.610, Pending_hits = 444, Reservation_fails = 0
L2_cache_bank[4]: Access = 6345, Miss = 3870, Miss_rate = 0.610, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[5]: Access = 6344, Miss = 3870, Miss_rate = 0.610, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 3869, Miss_rate = 0.610, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 3869, Miss_rate = 0.611, Pending_hits = 449, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 3876, Miss_rate = 0.608, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[9]: Access = 6373, Miss = 3876, Miss_rate = 0.608, Pending_hits = 477, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 3870, Miss_rate = 0.608, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[11]: Access = 6367, Miss = 3870, Miss_rate = 0.608, Pending_hits = 474, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 3868, Miss_rate = 0.608, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[13]: Access = 6367, Miss = 3868, Miss_rate = 0.608, Pending_hits = 472, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 3871, Miss_rate = 0.607, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 3871, Miss_rate = 0.607, Pending_hits = 470, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 3869, Miss_rate = 0.607, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[17]: Access = 6366, Miss = 3870, Miss_rate = 0.608, Pending_hits = 466, Reservation_fails = 0
L2_cache_bank[18]: Access = 6365, Miss = 3870, Miss_rate = 0.608, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 3871, Miss_rate = 0.608, Pending_hits = 443, Reservation_fails = 0
L2_cache_bank[20]: Access = 6376, Miss = 3871, Miss_rate = 0.607, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 3871, Miss_rate = 0.607, Pending_hits = 466, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 85148
L2_total_cache_miss_rate = 0.6081
L2_total_cache_pending_hits = 5348
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39770
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.048

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65899
	minimum = 6
	maximum = 52
Network latency average = 8.50254
	minimum = 6
	maximum = 44
Slowest packet = 187944
Flit latency average = 6.96256
	minimum = 6
	maximum = 40
Slowest flit = 518184
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0225141
	minimum = 0.0178161 (at node 0)
	maximum = 0.0267241 (at node 19)
Accepted packet rate average = 0.0225141
	minimum = 0.0178161 (at node 0)
	maximum = 0.0267241 (at node 19)
Injected flit rate average = 0.0620522
	minimum = 0.0410544 (at node 0)
	maximum = 0.0822541 (at node 42)
Accepted flit rate average= 0.0620522
	minimum = 0.0571276 (at node 0)
	maximum = 0.0856915 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5052 (3 samples)
	minimum = 6 (3 samples)
	maximum = 501 (3 samples)
Network latency average = 13.3058 (3 samples)
	minimum = 6 (3 samples)
	maximum = 472.667 (3 samples)
Flit latency average = 14.0495 (3 samples)
	minimum = 6 (3 samples)
	maximum = 468.667 (3 samples)
Fragmentation average = 0.501035 (3 samples)
	minimum = 0 (3 samples)
	maximum = 424.333 (3 samples)
Injected packet rate average = 0.0164322 (3 samples)
	minimum = 0.0130047 (3 samples)
	maximum = 0.0195007 (3 samples)
Accepted packet rate average = 0.0164322 (3 samples)
	minimum = 0.0130047 (3 samples)
	maximum = 0.0195007 (3 samples)
Injected flit rate average = 0.0452921 (3 samples)
	minimum = 0.0299509 (3 samples)
	maximum = 0.0601313 (3 samples)
Accepted flit rate average = 0.0452921 (3 samples)
	minimum = 0.0417209 (3 samples)
	maximum = 0.0625507 (3 samples)
Injected packet size average = 2.75631 (3 samples)
Accepted packet size average = 2.75631 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 19 sec (799 sec)
gpgpu_simulation_rate = 108318 (inst/sec)
gpgpu_simulation_rate = 1281 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41540
gpu_sim_insn = 28848876
gpu_ipc =     694.4843
gpu_tot_sim_cycle = 1287490
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =      89.6283
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 6271
partiton_reqs_in_parallel = 913880
partiton_reqs_in_parallel_total    = 6917371
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.0826
partiton_reqs_in_parallel_util = 913880
partiton_reqs_in_parallel_util_total    = 6917371
gpu_sim_cycle_parition_util = 41540
gpu_tot_sim_cycle_parition_util    = 320171
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6506
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     106.1106 GB/Sec
L2_BW_total  =      13.7315 GB/Sec
gpu_total_sim_rate=120203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2312680
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19325, 18585, 18605, 19282, 19327, 18585, 18604, 19285, 4841, 4637, 4653, 4823, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 291907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 71
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290392
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:121957	W0_Idle:11190328	W0_Scoreboard:5032327	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 17177 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 1287489 
mrq_lat_table:78854 	12960 	7612 	16551 	18183 	13036 	7678 	7550 	9654 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102700 	67979 	245 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	110139 	3073 	25 	0 	58159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105330 	19749 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	231 	102 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.486111  7.919117  7.468532  8.030075  7.897638  8.024000  8.354546  8.922330  7.891667  8.307017  7.175572  7.121212  7.691730  9.053098  7.256757  8.136364 
dram[1]:  7.584507  8.037313  7.849624  7.250000  7.321429  7.884615  8.279280  8.588785  7.691057  7.949580  7.294574  7.409449  7.869231  9.133928  7.503497  7.940741 
dram[2]:  7.284768  7.482993  7.510791  8.352000  7.876923  8.258064  8.742857  8.500000  7.974790  8.181034  7.113636  6.854014  7.699248  9.142858  7.176871  7.873134 
dram[3]:  7.340000  7.864286  7.969466  8.220472  7.649254  7.649254  8.500000  8.660378  7.531746  7.778688  7.037594  6.933333  8.184000  8.317073  8.226562  8.491936 
dram[4]:  7.746479  8.208955  8.619835  8.479674  7.350365  7.628788  9.135922  8.633027  7.421875  7.983193  7.312500  7.428571  8.119047  8.818966  7.503546  7.779412 
dram[5]:  7.707143  8.364341  8.045455  7.808824  7.404412  7.992064  8.877358  9.802083  7.762295  7.826446  7.808333  8.008547  8.588235  9.207208  7.992424  8.307087 
dram[6]:  7.985185  8.105263  8.296875  8.850000  7.422222  7.828125  8.336283  9.145631  7.174242  8.455358  6.882353  7.548387  7.936508  8.620689  8.000000  8.437500 
dram[7]:  7.926471  8.421875  7.766423  7.492958  7.889764  7.208633  8.886792  9.235294  7.516129  7.338583  8.205129  7.559055  7.751938  8.547009  7.977778  8.348837 
dram[8]:  7.277027  8.284616  8.122137  8.650407  6.902778  7.888889  7.536000  8.886792  7.053030  7.758333  7.171642  7.813008  8.547009  8.474576  7.390411  7.941176 
dram[9]:  7.389262  8.216418  7.823529  7.287671  8.652174  8.089431  8.712963  9.057693  7.775000  8.043103  7.868853  8.000000  8.264462  9.009009  7.542857  8.061069 
dram[10]:  7.746479  8.396947  8.362205  8.045455  7.432836  7.432836  7.966102  9.306931  7.396825  7.639344  7.007407  7.949580  9.300000  8.669492  7.443662  7.659420 
average row locality = 177132/22309 = 7.939935
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       706       705       700       700       665       665       611       611       627       627       624       624       671       671       700       700 
dram[1]:       705       705       688       688       675       675       611       611       626       626       625       625       671       671       699       698 
dram[2]:       716       716       688       688       674       674       610       610       629       629       623       623       672       672       691       691 
dram[3]:       717       717       688       688       675       675       610       610       629       629       622       622       671       671       689       689 
dram[4]:       716       716       687       687       667       667       621       621       630       630       622       622       671       671       694       694 
dram[5]:       707       707       696       696       667       667       621       621       627       627       623       623       670       670       691       691 
dram[6]:       706       706       696       696       662       662       622       622       627       627       622       622       660       660       704       704 
dram[7]:       706       706       698       698       662       662       622       622       620       620       634       634       660       660       701       701 
dram[8]:       705       705       698       698       658       658       622       622       619       619       635       635       660       660       703       704 
dram[9]:       717       717       698       698       659       659       621       622       621       621       634       634       660       660       692       692 
dram[10]:       716       716       696       696       660       660       620       620       620       620       628       628       671       671       693       693 
total reads: 116652
bank skew: 717/610 = 1.18
chip skew: 10616/10598 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:      18238     18145     17460     17365     16367     16275     17758     17659     17862     17774     17989     17892     19941     19814     18935     18828
dram[1]:      18262     18164     17257     17159     16620     16526     17769     17676     17885     17790     17960     17863     19930     19812     18972     18881
dram[2]:      18439     18335     17273     17179     16651     16555     17769     17666     17829     17736     18015     17919     19911     19795     18667     18560
dram[3]:      18426     18323     17257     17155     16621     16525     17799     17702     17826     17723     18073     17963     19936     19810     18716     18608
dram[4]:      18444     18348     17287     17201     16509     16410     18008     17920     17806     17720     18076     17987     19918     19807     18610     18513
dram[5]:      18203     18100     17369     17270     16501     16402     18028     17928     17856     17765     18047     17942     19955     19831     18687     18583
dram[6]:      18227     18139     17373     17286     16577     16487     17989     17900     17866     17784     18073     17984     19742     19633     18832     18733
dram[7]:      18213     18113     17342     17240     16588     16492     17998     17903     17694     17597     18274     18170     19769     19648     18906     18792
dram[8]:      18254     18159     17335     17245     16495     16401     17988     17899     17719     17628     18265     18162     19742     19636     18851     18730
dram[9]:      18415     18309     17344     17237     16493     16394     18017     17896     17678     17575     18276     18168     19770     19648     18676     18567
dram[10]:      18453     18352     17362     17272     16463     16363     18036     17940     17699     17606     18096     17997     19927     19818     18660     18552
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604430 n_act=2045 n_pre=2029 n_req=16103 n_rd=42428 n_write=21984 bw_util=0.1914
n_activity=219567 dram_eff=0.5867
bk0: 2824a 632373i bk1: 2820a 633608i bk2: 2800a 633877i bk3: 2800a 632615i bk4: 2660a 637292i bk5: 2660a 636916i bk6: 2444a 637620i bk7: 2444a 638073i bk8: 2508a 637106i bk9: 2508a 635909i bk10: 2496a 637127i bk11: 2496a 638221i bk12: 2684a 633409i bk13: 2684a 633341i bk14: 2800a 631526i bk15: 2800a 632353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604434 n_act=2059 n_pre=2043 n_req=16095 n_rd=42396 n_write=21984 bw_util=0.1913
n_activity=218160 dram_eff=0.5902
bk0: 2820a 632050i bk1: 2820a 633257i bk2: 2752a 634756i bk3: 2752a 633700i bk4: 2700a 636042i bk5: 2700a 635318i bk6: 2444a 637966i bk7: 2444a 638603i bk8: 2504a 637326i bk9: 2504a 636536i bk10: 2500a 637677i bk11: 2500a 637420i bk12: 2684a 633079i bk13: 2684a 633581i bk14: 2796a 631751i bk15: 2792a 631628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67874
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604390 n_act=2059 n_pre=2043 n_req=16106 n_rd=42424 n_write=22000 bw_util=0.1915
n_activity=219018 dram_eff=0.5883
bk0: 2864a 631166i bk1: 2864a 632401i bk2: 2752a 633996i bk3: 2752a 633315i bk4: 2696a 635634i bk5: 2696a 636515i bk6: 2440a 637967i bk7: 2440a 639265i bk8: 2516a 635861i bk9: 2516a 636595i bk10: 2492a 637681i bk11: 2492a 637759i bk12: 2688a 633280i bk13: 2688a 633421i bk14: 2764a 632367i bk15: 2764a 632771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.684
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604448 n_act=2046 n_pre=2030 n_req=16098 n_rd=42408 n_write=21984 bw_util=0.1914
n_activity=218134 dram_eff=0.5904
bk0: 2868a 630535i bk1: 2868a 631306i bk2: 2752a 633895i bk3: 2752a 633760i bk4: 2700a 635100i bk5: 2700a 634771i bk6: 2440a 638169i bk7: 2440a 637738i bk8: 2516a 636203i bk9: 2516a 635877i bk10: 2488a 636660i bk11: 2488a 638076i bk12: 2684a 632372i bk13: 2684a 632182i bk14: 2756a 632643i bk15: 2756a 633305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66102
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e8d508930 :  mf: uid=2572018, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1287484), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604426 n_act=2021 n_pre=2005 n_req=16116 n_rd=42464 n_write=22000 bw_util=0.1916
n_activity=218477 dram_eff=0.5901
bk0: 2864a 631623i bk1: 2864a 632815i bk2: 2748a 634319i bk3: 2748a 634473i bk4: 2668a 635740i bk5: 2668a 637396i bk6: 2484a 637511i bk7: 2484a 637729i bk8: 2520a 637564i bk9: 2520a 636358i bk10: 2488a 637645i bk11: 2488a 638560i bk12: 2684a 633059i bk13: 2684a 633957i bk14: 2776a 633141i bk15: 2776a 633199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604592 n_act=1970 n_pre=1954 n_req=16100 n_rd=42416 n_write=21984 bw_util=0.1914
n_activity=218116 dram_eff=0.5905
bk0: 2828a 631059i bk1: 2828a 631519i bk2: 2784a 633038i bk3: 2784a 633066i bk4: 2668a 636151i bk5: 2668a 636890i bk6: 2484a 636937i bk7: 2484a 638096i bk8: 2508a 636387i bk9: 2508a 635631i bk10: 2492a 638152i bk11: 2492a 639432i bk12: 2680a 633152i bk13: 2680a 633639i bk14: 2764a 633033i bk15: 2764a 633395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.66877
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604548 n_act=2004 n_pre=1988 n_req=16094 n_rd=42392 n_write=21984 bw_util=0.1913
n_activity=218200 dram_eff=0.5901
bk0: 2824a 633344i bk1: 2824a 633419i bk2: 2784a 634121i bk3: 2784a 633672i bk4: 2648a 636596i bk5: 2648a 637345i bk6: 2488a 637808i bk7: 2488a 637343i bk8: 2508a 636871i bk9: 2508a 637027i bk10: 2488a 637270i bk11: 2488a 638222i bk12: 2640a 634901i bk13: 2640a 635162i bk14: 2816a 632525i bk15: 2816a 632440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6577
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604448 n_act=2022 n_pre=2006 n_req=16110 n_rd=42424 n_write=22016 bw_util=0.1915
n_activity=218321 dram_eff=0.5903
bk0: 2824a 631657i bk1: 2824a 631911i bk2: 2792a 633662i bk3: 2792a 634136i bk4: 2648a 636235i bk5: 2648a 636613i bk6: 2488a 637572i bk7: 2488a 638126i bk8: 2480a 637540i bk9: 2480a 637188i bk10: 2536a 637461i bk11: 2536a 637604i bk12: 2640a 634738i bk13: 2640a 634376i bk14: 2804a 632515i bk15: 2804a 633264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.6577
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e8c6f88e0 :  mf: uid=2572019, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (1287487), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604426 n_act=2059 n_pre=2043 n_req=16097 n_rd=42404 n_write=21984 bw_util=0.1914
n_activity=218378 dram_eff=0.5897
bk0: 2820a 632984i bk1: 2820a 633328i bk2: 2792a 633509i bk3: 2792a 634030i bk4: 2632a 637074i bk5: 2632a 636939i bk6: 2488a 637241i bk7: 2488a 636698i bk8: 2476a 637462i bk9: 2476a 637343i bk10: 2540a 635318i bk11: 2540a 636442i bk12: 2640a 634204i bk13: 2640a 633239i bk14: 2812a 631885i bk15: 2816a 631383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.65737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604536 n_act=1996 n_pre=1980 n_req=16101 n_rd=42420 n_write=21984 bw_util=0.1914
n_activity=218622 dram_eff=0.5892
bk0: 2868a 629643i bk1: 2868a 630250i bk2: 2792a 633689i bk3: 2792a 633560i bk4: 2636a 637602i bk5: 2636a 637217i bk6: 2484a 637004i bk7: 2488a 637932i bk8: 2484a 637171i bk9: 2484a 637670i bk10: 2536a 636815i bk11: 2536a 636653i bk12: 2640a 635226i bk13: 2640a 635176i bk14: 2768a 632454i bk15: 2768a 633417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.64657
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e940b96f0 :  mf: uid=2572020, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1287489), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672916 n_nop=604428 n_act=2029 n_pre=2013 n_req=16112 n_rd=42430 n_write=22016 bw_util=0.1915
n_activity=218395 dram_eff=0.5902
bk0: 2864a 631240i bk1: 2864a 632269i bk2: 2784a 633577i bk3: 2784a 632789i bk4: 2640a 636510i bk5: 2638a 637321i bk6: 2480a 637074i bk7: 2480a 637613i bk8: 2480a 638628i bk9: 2480a 638019i bk10: 2512a 637526i bk11: 2512a 637788i bk12: 2684a 633391i bk13: 2684a 632572i bk14: 2772a 633272i bk15: 2772a 633088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.67712

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5304, Miss_rate = 0.623, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[1]: Access = 8476, Miss = 5303, Miss_rate = 0.626, Pending_hits = 706, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5300, Miss_rate = 0.625, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5299, Miss_rate = 0.627, Pending_hits = 688, Reservation_fails = 0
L2_cache_bank[4]: Access = 8460, Miss = 5303, Miss_rate = 0.627, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 8458, Miss = 5303, Miss_rate = 0.627, Pending_hits = 684, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5301, Miss_rate = 0.627, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5301, Miss_rate = 0.627, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5308, Miss_rate = 0.626, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[9]: Access = 8488, Miss = 5308, Miss_rate = 0.625, Pending_hits = 727, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5302, Miss_rate = 0.625, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[11]: Access = 8480, Miss = 5302, Miss_rate = 0.625, Pending_hits = 717, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5299, Miss_rate = 0.625, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[13]: Access = 8480, Miss = 5299, Miss_rate = 0.625, Pending_hits = 714, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5303, Miss_rate = 0.624, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5303, Miss_rate = 0.624, Pending_hits = 715, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5300, Miss_rate = 0.625, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[17]: Access = 8478, Miss = 5301, Miss_rate = 0.625, Pending_hits = 708, Reservation_fails = 0
L2_cache_bank[18]: Access = 8478, Miss = 5302, Miss_rate = 0.625, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5303, Miss_rate = 0.625, Pending_hits = 691, Reservation_fails = 0
L2_cache_bank[20]: Access = 8492, Miss = 5304, Miss_rate = 0.625, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5304, Miss_rate = 0.625, Pending_hits = 713, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 116652
L2_total_cache_miss_rate = 0.6254
L2_total_cache_pending_hits = 8059
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61717
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58329
	minimum = 6
	maximum = 46
Network latency average = 8.43252
	minimum = 6
	maximum = 38
Slowest packet = 280776
Flit latency average = 6.87092
	minimum = 6
	maximum = 37
Slowest flit = 827353
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223905
	minimum = 0.0177183 (at node 5)
	maximum = 0.0265774 (at node 0)
Accepted packet rate average = 0.0223905
	minimum = 0.0177183 (at node 5)
	maximum = 0.0265774 (at node 0)
Injected flit rate average = 0.0617116
	minimum = 0.0408291 (at node 5)
	maximum = 0.0818026 (at node 42)
Accepted flit rate average= 0.0617116
	minimum = 0.0568141 (at node 5)
	maximum = 0.0852211 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7747 (4 samples)
	minimum = 6 (4 samples)
	maximum = 387.25 (4 samples)
Network latency average = 12.0875 (4 samples)
	minimum = 6 (4 samples)
	maximum = 364 (4 samples)
Flit latency average = 12.2549 (4 samples)
	minimum = 6 (4 samples)
	maximum = 360.75 (4 samples)
Fragmentation average = 0.375776 (4 samples)
	minimum = 0 (4 samples)
	maximum = 318.25 (4 samples)
Injected packet rate average = 0.0179217 (4 samples)
	minimum = 0.0141831 (4 samples)
	maximum = 0.0212699 (4 samples)
Accepted packet rate average = 0.0179217 (4 samples)
	minimum = 0.0141831 (4 samples)
	maximum = 0.0212699 (4 samples)
Injected flit rate average = 0.049397 (4 samples)
	minimum = 0.0326705 (4 samples)
	maximum = 0.0655491 (4 samples)
Accepted flit rate average = 0.049397 (4 samples)
	minimum = 0.0454942 (4 samples)
	maximum = 0.0682183 (4 samples)
Injected packet size average = 2.75626 (4 samples)
Accepted packet size average = 2.75626 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 0 sec (960 sec)
gpgpu_simulation_rate = 120203 (inst/sec)
gpgpu_simulation_rate = 1341 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41389
gpu_sim_insn = 28848876
gpu_ipc =     697.0179
gpu_tot_sim_cycle = 1551029
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =      92.9992
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 6944
partiton_reqs_in_parallel = 910558
partiton_reqs_in_parallel_total    = 7831251
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.6361
partiton_reqs_in_parallel_util = 910558
partiton_reqs_in_parallel_util_total    = 7831251
gpu_sim_cycle_parition_util = 41389
gpu_tot_sim_cycle_parition_util    = 361711
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6865
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.4977 GB/Sec
L2_BW_total  =      14.2402 GB/Sec
gpu_total_sim_rate=128789

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2891908
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24152, 23226, 23252, 24101, 24154, 23227, 23251, 24095, 4841, 4637, 4653, 4823, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 291934
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 86
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290404
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:151388	W0_Idle:11205595	W0_Scoreboard:6266485	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 13790 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 1551028 
mrq_lat_table:104346 	17320 	10118 	20913 	22989 	16351 	9072 	7914 	9679 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132185 	84944 	299 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	147113 	4262 	28 	0 	66496 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130818 	25585 	545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	311 	104 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.395061  8.824676  8.121212  8.758170  8.701389  8.823944  8.923664  9.581967  9.106871  9.544000  7.725490  7.675324  8.568627  9.857142  8.204820  9.080000 
dram[1]:  8.493750  8.824676  8.675497  7.987805  8.056603  8.597316  9.132812  8.856061  8.637681  8.895522  8.054421  8.054421  8.858109  9.931818  7.959064  8.343558 
dram[2]:  8.213017  8.311378  8.136646  9.034483  8.827586  9.078014  9.573771  9.344000  9.192307  9.263566  7.675324  7.341615  8.688742 10.092308  8.103030  8.570513 
dram[3]:  8.075582  8.574074  8.791946  8.911565  8.372549  8.264516  9.196851  9.054263  8.129251  8.241380  7.705883  7.606452  9.167832  9.297873  8.449368  8.782895 
dram[4]:  8.567902  9.012987  9.283688  9.027586  8.175324  8.449664  9.811476  9.500000  8.248276  8.794118  7.966216  8.187500  9.104167  9.931818  8.427673  8.589744 
dram[5]:  8.506250  9.013245  8.763158  8.538462  7.918239  8.337749  9.731708 10.408695  8.227586  8.284722  8.550725  8.613139  9.290780  9.849624  8.356250  8.625807 
dram[6]:  8.774194  8.662420  8.880000  9.652174  8.472973  8.648276  9.215384  9.983334  7.696774  8.837037  7.655844  8.302817  8.902778  9.289855  8.713376  9.120000 
dram[7]:  8.831169  9.315068  8.606452  8.337500  8.472973  7.740741  9.584000  9.900826  7.986394  7.826667  8.955556  8.224490  8.490067  9.223022  8.374233  8.806452 
dram[8]:  7.994118  8.940789  8.953020  9.460993  7.923567  8.822695  8.436620  9.739838  7.567742  8.202797  7.960526  8.581560  9.496296  9.289855  8.136905  8.658228 
dram[9]:  8.317366  9.138158  8.776316  8.234568  9.291045  8.892858  9.425197  9.900826  8.696297  8.827067  8.514085  8.635715  8.965035  9.639098  8.362500  8.745098 
dram[10]:  8.784810  9.192053  9.186207  8.880000  8.362416  8.362416  8.859260  9.966666  7.872483  8.089655  7.683871  8.446809 10.242188  9.500000  8.066265  8.265432 
average row locality = 223756/25767 = 8.683821
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       895       894       884       884       838       838       784       784       793       793       786       786       863       863       892       892 
dram[1]:       894       894       869       869       851       851       784       784       792       792       788       788       863       863       891       890 
dram[2]:       908       908       869       869       850       850       783       783       795       795       786       786       864       864       880       880 
dram[3]:       909       909       869       869       851       851       783       783       795       795       785       785       863       863       878       878 
dram[4]:       908       908       868       868       841       841       797       797       796       796       785       785       863       863       883       883 
dram[5]:       896       896       879       879       841       841       797       797       793       793       786       786       862       862       880       880 
dram[6]:       895       895       879       879       836       836       798       798       793       793       785       785       849       849       896       896 
dram[7]:       895       895       881       881       836       836       798       798       784       784       800       800       849       849       893       893 
dram[8]:       894       894       881       881       831       831       798       798       783       783       801       801       849       849       895       896 
dram[9]:       909       909       881       881       832       832       797       798       784       784       800       800       849       849       881       881 
dram[10]:       908       908       879       879       833       833       796       796       783       783       792       792       863       863       882       882 
total reads: 148156
bank skew: 909/783 = 1.16
chip skew: 13482/13462 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:      14509     14426     13968     13886     13154     13074     14016     13930     14232     14155     14358     14274     15616     15509     14985     14893
dram[1]:      14525     14441     13805     13721     13352     13270     14024     13944     14246     14165     14326     14242     15608     15507     15011     14929
dram[2]:      14666     14576     13818     13737     13373     13290     14021     13932     14210     14131     14363     14280     15596     15497     14783     14691
dram[3]:      14658     14570     13805     13717     13351     13269     14044     13962     14209     14120     14400     14306     15613     15506     14815     14724
dram[4]:      14670     14587     13827     13752     13257     13172     14211     14135     14195     14122     14402     14325     15598     15503     14746     14663
dram[5]:      14485     14396     13900     13815     13251     13166     14227     14142     14227     14148     14382     14292     15624     15518     14799     14710
dram[6]:      14500     14424     13904     13827     13299     13220     14200     14123     14234     14162     14400     14322     15456     15362     14921     14835
dram[7]:      14490     14403     13883     13797     13308     13224     14207     14125     14099     14016     14562     14473     15477     15375     14969     14873
dram[8]:      14518     14437     13879     13800     13233     13151     14200     14122     14116     14038     14558     14469     15456     15364     14932     14833
dram[9]:      14649     14559     13886     13795     13233     13149     14219     14119     14101     14012     14564     14472     15477     15374     14793     14700
dram[10]:      14677     14590     13895     13817     13212     13126     14230     14148     14115     14035     14425     14339     15605     15512     14783     14691
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663750 n_act=2339 n_pre=2323 n_req=20339 n_rd=53876 n_write=27480 bw_util=0.217
n_activity=275653 dram_eff=0.5903
bk0: 3580a 702531i bk1: 3576a 703871i bk2: 3536a 704229i bk3: 3536a 702694i bk4: 3352a 707935i bk5: 3352a 708070i bk6: 3136a 708333i bk7: 3136a 708807i bk8: 3172a 707373i bk9: 3172a 706645i bk10: 3144a 707680i bk11: 3144a 709061i bk12: 3452a 702768i bk13: 3452a 702843i bk14: 3568a 701266i bk15: 3568a 702156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50421
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663698 n_act=2377 n_pre=2361 n_req=20333 n_rd=53852 n_write=27480 bw_util=0.217
n_activity=275394 dram_eff=0.5907
bk0: 3576a 701755i bk1: 3576a 704186i bk2: 3476a 705630i bk3: 3476a 704625i bk4: 3404a 706625i bk5: 3404a 705751i bk6: 3136a 708506i bk7: 3136a 709216i bk8: 3168a 708106i bk9: 3168a 707801i bk10: 3152a 708610i bk11: 3152a 708573i bk12: 3452a 702782i bk13: 3452a 703666i bk14: 3564a 701471i bk15: 3560a 701667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52706
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663706 n_act=2351 n_pre=2335 n_req=20344 n_rd=53880 n_write=27496 bw_util=0.2171
n_activity=275937 dram_eff=0.5898
bk0: 3632a 701195i bk1: 3632a 702609i bk2: 3476a 704096i bk3: 3476a 703727i bk4: 3400a 706386i bk5: 3400a 707858i bk6: 3132a 708814i bk7: 3132a 710373i bk8: 3180a 706936i bk9: 3180a 707423i bk10: 3144a 708397i bk11: 3144a 708330i bk12: 3456a 702952i bk13: 3456a 703277i bk14: 3520a 702641i bk15: 3520a 702582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52381
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663664 n_act=2388 n_pre=2372 n_req=20336 n_rd=53864 n_write=27480 bw_util=0.217
n_activity=274896 dram_eff=0.5918
bk0: 3636a 699884i bk1: 3636a 701467i bk2: 3476a 704256i bk3: 3476a 704318i bk4: 3404a 706132i bk5: 3404a 705289i bk6: 3132a 708773i bk7: 3132a 708522i bk8: 3180a 707055i bk9: 3180a 707206i bk10: 3140a 707336i bk11: 3140a 708475i bk12: 3452a 701890i bk13: 3452a 701543i bk14: 3512a 702410i bk15: 3512a 703334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50921
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f0ea25e73b0 :  mf: uid=3214663, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1551028), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663718 n_act=2317 n_pre=2301 n_req=20358 n_rd=53928 n_write=27504 bw_util=0.2172
n_activity=275573 dram_eff=0.591
bk0: 3632a 701258i bk1: 3632a 702996i bk2: 3472a 704982i bk3: 3472a 704792i bk4: 3364a 706279i bk5: 3364a 708518i bk6: 3188a 708986i bk7: 3188a 708398i bk8: 3184a 708749i bk9: 3184a 707011i bk10: 3140a 708735i bk11: 3140a 709649i bk12: 3452a 702870i bk13: 3452a 704117i bk14: 3532a 703110i bk15: 3532a 703168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663792 n_act=2320 n_pre=2304 n_req=20338 n_rd=53872 n_write=27480 bw_util=0.217
n_activity=275353 dram_eff=0.5909
bk0: 3584a 700637i bk1: 3584a 701380i bk2: 3516a 703487i bk3: 3516a 703276i bk4: 3364a 706890i bk5: 3364a 707777i bk6: 3188a 707363i bk7: 3188a 708805i bk8: 3172a 707160i bk9: 3172a 706203i bk10: 3144a 709176i bk11: 3144a 709969i bk12: 3448a 702545i bk13: 3448a 703313i bk14: 3520a 702881i bk15: 3520a 703125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50812
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663820 n_act=2318 n_pre=2302 n_req=20332 n_rd=53848 n_write=27480 bw_util=0.2169
n_activity=275231 dram_eff=0.591
bk0: 3580a 703253i bk1: 3580a 703563i bk2: 3516a 704572i bk3: 3516a 704134i bk4: 3344a 707559i bk5: 3344a 708340i bk6: 3192a 708791i bk7: 3192a 708230i bk8: 3172a 707462i bk9: 3172a 707573i bk10: 3140a 708334i bk11: 3140a 709835i bk12: 3396a 705034i bk13: 3396a 705468i bk14: 3584a 702102i bk15: 3584a 702261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50248
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663660 n_act=2358 n_pre=2342 n_req=20352 n_rd=53888 n_write=27520 bw_util=0.2172
n_activity=275419 dram_eff=0.5912
bk0: 3580a 701154i bk1: 3580a 702411i bk2: 3524a 703599i bk3: 3524a 704626i bk4: 3344a 706949i bk5: 3344a 707829i bk6: 3192a 707791i bk7: 3192a 708624i bk8: 3136a 708212i bk9: 3136a 708061i bk10: 3200a 708356i bk11: 3200a 708182i bk12: 3396a 703856i bk13: 3396a 704035i bk14: 3572a 702654i bk15: 3572a 703492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49595
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663714 n_act=2365 n_pre=2349 n_req=20335 n_rd=53860 n_write=27480 bw_util=0.217
n_activity=275338 dram_eff=0.5908
bk0: 3576a 702768i bk1: 3576a 704066i bk2: 3524a 704036i bk3: 3524a 704644i bk4: 3324a 708240i bk5: 3324a 708217i bk6: 3192a 707845i bk7: 3192a 707143i bk8: 3132a 708111i bk9: 3132a 708331i bk10: 3204a 705959i bk11: 3204a 707690i bk12: 3396a 704180i bk13: 3396a 703268i bk14: 3580a 701483i bk15: 3584a 701182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50569
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0ea292ad10 :  mf: uid=3214664, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1551028), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663850 n_act=2294 n_pre=2278 n_req=20337 n_rd=53866 n_write=27480 bw_util=0.217
n_activity=275458 dram_eff=0.5906
bk0: 3636a 699935i bk1: 3636a 700435i bk2: 3524a 704236i bk3: 3522a 703979i bk4: 3328a 708521i bk5: 3328a 708351i bk6: 3188a 707376i bk7: 3192a 708816i bk8: 3136a 708114i bk9: 3136a 708706i bk10: 3200a 706974i bk11: 3200a 707576i bk12: 3396a 705052i bk13: 3396a 705237i bk14: 3524a 702131i bk15: 3524a 703803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49272
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=749768 n_nop=663694 n_act=2341 n_pre=2325 n_req=20352 n_rd=53888 n_write=27520 bw_util=0.2172
n_activity=275660 dram_eff=0.5906
bk0: 3632a 701001i bk1: 3632a 702610i bk2: 3516a 704215i bk3: 3516a 703630i bk4: 3332a 707628i bk5: 3332a 708501i bk6: 3184a 707958i bk7: 3184a 708369i bk8: 3132a 709404i bk9: 3132a 708744i bk10: 3168a 708215i bk11: 3168a 708668i bk12: 3452a 703250i bk13: 3452a 702253i bk14: 3528a 702814i bk15: 3528a 703187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 6735, Miss_rate = 0.634, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[1]: Access = 10588, Miss = 6734, Miss_rate = 0.636, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 6732, Miss_rate = 0.636, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 6731, Miss_rate = 0.637, Pending_hits = 889, Reservation_fails = 0
L2_cache_bank[4]: Access = 10575, Miss = 6735, Miss_rate = 0.637, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[5]: Access = 10573, Miss = 6735, Miss_rate = 0.637, Pending_hits = 874, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 6733, Miss_rate = 0.637, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 6733, Miss_rate = 0.637, Pending_hits = 883, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 6741, Miss_rate = 0.636, Pending_hits = 90, Reservation_fails = 1
L2_cache_bank[9]: Access = 10603, Miss = 6741, Miss_rate = 0.636, Pending_hits = 922, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 6734, Miss_rate = 0.635, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[11]: Access = 10593, Miss = 6734, Miss_rate = 0.636, Pending_hits = 908, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 6731, Miss_rate = 0.636, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[13]: Access = 10593, Miss = 6731, Miss_rate = 0.635, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 6736, Miss_rate = 0.635, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 6736, Miss_rate = 0.635, Pending_hits = 915, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 6732, Miss_rate = 0.635, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[17]: Access = 10591, Miss = 6733, Miss_rate = 0.636, Pending_hits = 903, Reservation_fails = 0
L2_cache_bank[18]: Access = 10590, Miss = 6733, Miss_rate = 0.636, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 6734, Miss_rate = 0.636, Pending_hits = 885, Reservation_fails = 0
L2_cache_bank[20]: Access = 10608, Miss = 6736, Miss_rate = 0.635, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 6736, Miss_rate = 0.635, Pending_hits = 913, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 148156
L2_total_cache_miss_rate = 0.6358
L2_total_cache_pending_hits = 10805
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 73971
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.067

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6301
	minimum = 6
	maximum = 42
Network latency average = 8.43246
	minimum = 6
	maximum = 42
Slowest packet = 374061
Flit latency average = 6.86939
	minimum = 6
	maximum = 38
Slowest flit = 1031141
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224722
	minimum = 0.0177829 (at node 0)
	maximum = 0.0266744 (at node 7)
Accepted packet rate average = 0.0224722
	minimum = 0.0177829 (at node 0)
	maximum = 0.0266744 (at node 7)
Injected flit rate average = 0.0619368
	minimum = 0.0409781 (at node 0)
	maximum = 0.0821011 (at node 42)
Accepted flit rate average= 0.0619368
	minimum = 0.0570214 (at node 0)
	maximum = 0.085532 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7458 (5 samples)
	minimum = 6 (5 samples)
	maximum = 318.2 (5 samples)
Network latency average = 11.3565 (5 samples)
	minimum = 6 (5 samples)
	maximum = 299.6 (5 samples)
Flit latency average = 11.1778 (5 samples)
	minimum = 6 (5 samples)
	maximum = 296.2 (5 samples)
Fragmentation average = 0.300621 (5 samples)
	minimum = 0 (5 samples)
	maximum = 254.6 (5 samples)
Injected packet rate average = 0.0188318 (5 samples)
	minimum = 0.0149031 (5 samples)
	maximum = 0.0223508 (5 samples)
Accepted packet rate average = 0.0188318 (5 samples)
	minimum = 0.0149031 (5 samples)
	maximum = 0.0223508 (5 samples)
Injected flit rate average = 0.051905 (5 samples)
	minimum = 0.034332 (5 samples)
	maximum = 0.0688595 (5 samples)
Accepted flit rate average = 0.051905 (5 samples)
	minimum = 0.0477996 (5 samples)
	maximum = 0.071681 (5 samples)
Injected packet size average = 2.75623 (5 samples)
Accepted packet size average = 2.75623 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 40 sec (1120 sec)
gpgpu_simulation_rate = 128789 (inst/sec)
gpgpu_simulation_rate = 1384 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41610
gpu_sim_insn = 28848876
gpu_ipc =     693.3159
gpu_tot_sim_cycle = 1814789
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =      95.3793
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 7649
partiton_reqs_in_parallel = 915420
partiton_reqs_in_parallel_total    = 8741809
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.3214
partiton_reqs_in_parallel_util = 915420
partiton_reqs_in_parallel_util_total    = 8741809
gpu_sim_cycle_parition_util = 41610
gpu_tot_sim_cycle_parition_util    = 403100
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7158
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.9321 GB/Sec
L2_BW_total  =      14.5994 GB/Sec
gpu_total_sim_rate=135123

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3471136
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28979, 27866, 27899, 28917, 28982, 27865, 27898, 28909, 4841, 4637, 4653, 4823, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 291956
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290415
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:180635	W0_Idle:11221529	W0_Scoreboard:7512128	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 11532 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 1814788 
mrq_lat_table:127277 	20037 	12153 	26767 	30123 	20519 	10448 	8322 	9680 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	157884 	105699 	349 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	184238 	5338 	29 	0 	74798 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156881 	30863 	588 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	109 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  6.841667  7.261062  6.927660  7.235556  6.778761  6.963636  7.269430  7.794445  7.634921  8.245714  6.289474  6.488688  6.813044  7.681373  6.833333  7.522936 
dram[1]:  7.134783  7.261062  6.891775  6.471545  6.552301  7.022421  7.307292  7.158163  7.210000  7.432990  6.838095  6.970874  6.903084  7.426540  6.529881  6.796680 
dram[2]:  6.897120  6.897120  6.605809  7.013216  7.081448  7.081448  7.703297  7.578378  7.686170  7.335025  6.488688  6.181035  6.938053  7.361502  6.575510  6.943965 
dram[3]:  6.987500  7.291304  7.013216  6.951965  7.150685  6.779221  7.340314  7.116751  6.784038  6.784038  6.379464  6.323009  7.254630  6.995536  6.935345  7.119469 
dram[4]:  7.224138  7.350877  7.199095  7.264840  6.629310  6.835556  7.563158  7.407217  6.918660  7.088235  6.646512  6.708920  7.288372  7.643902  7.110132  7.403670 
dram[5]:  7.269911  7.434389  6.982759  6.864407  6.435146  6.658009  7.852459  7.852459  6.838862  7.143564  6.777251  6.875000  7.601942  7.528846  7.128319  7.289593 
dram[6]:  7.170306  7.297778  7.168141  7.941176  7.027523  7.125581  7.262626  7.648936  6.649770  6.971014  6.525114  6.903382  6.748899  7.125581  7.196507  7.629630 
dram[7]:  7.265487  7.894231  7.021645  6.931624  6.778761  6.330578  7.857924  7.528796  6.604651  6.120690  6.976191  6.782407  6.778761  7.158878  7.000000  7.311111 
dram[8]:  6.837500  7.261062  7.339366  7.615024  6.468085  7.136150  6.913462  7.374359  6.479452  6.479452  6.755760  7.116505  7.027523  6.932127  7.160870  7.292036 
dram[9]:  6.901235  7.554054  7.372727  6.872881  7.455883  7.242857  7.603175  7.689839  7.439791  7.287179  6.813953  6.751152  6.900901  7.158878  7.070176  7.164444 
dram[10]:  7.415929  7.583710  7.397260  7.431193  6.764444  6.949772  7.289340  7.479167  6.666667  6.666667  6.806604  7.073529  7.221198  7.090498  6.777311  6.893162 
average row locality = 270380/38267 = 7.065618
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1084      1083      1076      1076      1025      1025       941       941       963       963       960       960      1039      1039      1079      1079 
dram[1]:      1083      1083      1058      1058      1041      1041       941       941       962       962       962       962      1039      1039      1078      1077 
dram[2]:      1100      1100      1058      1058      1040      1040       940       940       965       965       960       960      1040      1040      1065      1065 
dram[3]:      1101      1101      1058      1058      1041      1041       940       940       965       965       958       958      1039      1039      1063      1063 
dram[4]:      1100      1100      1057      1057      1028      1028       957       957       966       966       958       958      1039      1039      1068      1068 
dram[5]:      1085      1085      1071      1071      1028      1028       957       957       963       963       959       959      1038      1038      1065      1065 
dram[6]:      1084      1084      1071      1071      1022      1022       958       958       963       963       958       958      1022      1022      1084      1084 
dram[7]:      1084      1084      1073      1073      1022      1022       958       958       952       952       976       976      1022      1022      1081      1081 
dram[8]:      1083      1083      1073      1073      1016      1016       958       958       951       951       977       977      1022      1022      1083      1084 
dram[9]:      1101      1101      1073      1073      1017      1017       957       958       953       953       976       976      1022      1022      1066      1066 
dram[10]:      1100      1100      1071      1071      1018      1018       956       956       952       952       966       966      1039      1039      1067      1067 
total reads: 179660
bank skew: 1101/940 = 1.17
chip skew: 16346/16324 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:      12061     11985     11542     11468     10803     10733     11722     11645     11811     11741     11882     11806     13108     13013     12489     12407
dram[1]:      12073     11999     11405     11330     10968     10894     11728     11656     11821     11748     11858     11782     13101     13012     12509     12435
dram[2]:      12190     12111     11415     11343     10982     10909     11724     11644     11796     11725     11886     11811     13093     13006     12313     12231
dram[3]:      12186     12107     11405     11327     10967     10893     11743     11669     11796     11717     11927     11843     13106     13011     12336     12255
dram[4]:      12193     12119     11421     11353     10898     10821     11880     11812     11786     11719     11928     11859     13094     13009     12287     12211
dram[5]:      12042     11964     11474     11399     10893     10817     11893     11817     11807     11736     11914     11834     13114     13020     12325     12247
dram[6]:      12054     11986     11477     11408     10931     10860     11872     11803     11813     11748     11926     11857     12977     12894     12431     12353
dram[7]:      12045     11968     11463     11385     10938     10864     11878     11806     11701     11627     12064     11984     12995     12905     12466     12379
dram[8]:      12068     11995     11460     11390     10876     10802     11873     11802     11713     11644     12062     11983     12978     12895     12438     12352
dram[9]:      12177     12097     11466     11384     10877     10802     11887     11801     11694     11616     12065     11983     12995     12904     12323     12240
dram[10]:      12199     12121     11470     11399     10861     10784     11895     11821     11705     11633     11952     11875     13100     13016     12316     12235
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721836 n_act=3451 n_pre=3435 n_req=24577 n_rd=65332 n_write=32976 bw_util=0.2377
n_activity=337077 dram_eff=0.5833
bk0: 4336a 772092i bk1: 4332a 773320i bk2: 4304a 773549i bk3: 4304a 772255i bk4: 4100a 778006i bk5: 4100a 778111i bk6: 3764a 779099i bk7: 3764a 779724i bk8: 3852a 778057i bk9: 3852a 777893i bk10: 3840a 777660i bk11: 3840a 779573i bk12: 4156a 772761i bk13: 4156a 773054i bk14: 4316a 770364i bk15: 4316a 771681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721716 n_act=3523 n_pre=3507 n_req=24571 n_rd=65308 n_write=32976 bw_util=0.2377
n_activity=337381 dram_eff=0.5826
bk0: 4332a 771663i bk1: 4332a 773552i bk2: 4232a 775155i bk3: 4232a 774161i bk4: 4164a 776242i bk5: 4164a 775892i bk6: 3764a 779020i bk7: 3764a 780163i bk8: 3848a 778584i bk9: 3848a 778595i bk10: 3848a 779380i bk11: 3848a 779827i bk12: 4156a 772863i bk13: 4156a 774020i bk14: 4312a 771251i bk15: 4308a 770958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41941
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721668 n_act=3517 n_pre=3501 n_req=24586 n_rd=65344 n_write=33000 bw_util=0.2378
n_activity=338369 dram_eff=0.5813
bk0: 4400a 771050i bk1: 4400a 772106i bk2: 4232a 773685i bk3: 4232a 773519i bk4: 4160a 776097i bk5: 4160a 777797i bk6: 3760a 779412i bk7: 3760a 781517i bk8: 3860a 777747i bk9: 3860a 778233i bk10: 3840a 779058i bk11: 3840a 779252i bk12: 4160a 773258i bk13: 4160a 773613i bk14: 4260a 772533i bk15: 4260a 772418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40919
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721674 n_act=3538 n_pre=3522 n_req=24574 n_rd=65320 n_write=32976 bw_util=0.2377
n_activity=336540 dram_eff=0.5842
bk0: 4404a 769047i bk1: 4404a 770772i bk2: 4232a 773716i bk3: 4232a 773683i bk4: 4164a 775905i bk5: 4164a 775305i bk6: 3760a 779614i bk7: 3760a 779112i bk8: 3860a 777693i bk9: 3860a 777750i bk10: 3832a 778100i bk11: 3832a 779247i bk12: 4156a 771936i bk13: 4156a 771752i bk14: 4252a 772273i bk15: 4252a 772863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41092
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721768 n_act=3447 n_pre=3431 n_req=24596 n_rd=65384 n_write=33000 bw_util=0.2379
n_activity=337621 dram_eff=0.5828
bk0: 4400a 770869i bk1: 4400a 772773i bk2: 4228a 774538i bk3: 4228a 774515i bk4: 4112a 776123i bk5: 4112a 778841i bk6: 3828a 779760i bk7: 3828a 779195i bk8: 3864a 779420i bk9: 3864a 778012i bk10: 3832a 779351i bk11: 3832a 780287i bk12: 4156a 773015i bk13: 4156a 774384i bk14: 4272a 773179i bk15: 4272a 773630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39462
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721854 n_act=3444 n_pre=3428 n_req=24576 n_rd=65328 n_write=32976 bw_util=0.2377
n_activity=336498 dram_eff=0.5843
bk0: 4340a 770530i bk1: 4340a 770920i bk2: 4284a 773013i bk3: 4284a 773008i bk4: 4112a 776882i bk5: 4112a 777708i bk6: 3828a 777879i bk7: 3828a 779357i bk8: 3852a 777302i bk9: 3852a 776775i bk10: 3836a 779579i bk11: 3836a 780459i bk12: 4152a 772682i bk13: 4152a 773572i bk14: 4260a 772946i bk15: 4260a 772918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721894 n_act=3440 n_pre=3424 n_req=24568 n_rd=65296 n_write=32976 bw_util=0.2377
n_activity=337019 dram_eff=0.5832
bk0: 4336a 773044i bk1: 4336a 773332i bk2: 4284a 773921i bk3: 4284a 773543i bk4: 4088a 777223i bk5: 4088a 778509i bk6: 3832a 779310i bk7: 3832a 779052i bk8: 3852a 778052i bk9: 3852a 778353i bk10: 3832a 779461i bk11: 3832a 780814i bk12: 4088a 775235i bk13: 4088a 775692i bk14: 4336a 771889i bk15: 4336a 772353i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39459
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721650 n_act=3514 n_pre=3498 n_req=24592 n_rd=65344 n_write=33024 bw_util=0.2379
n_activity=337382 dram_eff=0.5831
bk0: 4336a 771068i bk1: 4336a 772482i bk2: 4292a 773038i bk3: 4292a 774491i bk4: 4088a 777083i bk5: 4088a 778184i bk6: 3832a 778614i bk7: 3832a 779302i bk8: 3808a 779132i bk9: 3808a 778769i bk10: 3904a 778662i bk11: 3904a 778876i bk12: 4088a 774190i bk13: 4088a 774617i bk14: 4324a 772490i bk15: 4324a 773489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37324
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721748 n_act=3507 n_pre=3491 n_req=24571 n_rd=65308 n_write=32976 bw_util=0.2377
n_activity=337141 dram_eff=0.583
bk0: 4332a 772808i bk1: 4332a 773787i bk2: 4292a 773266i bk3: 4292a 774195i bk4: 4064a 777977i bk5: 4064a 778440i bk6: 3832a 777971i bk7: 3832a 777741i bk8: 3804a 779161i bk9: 3804a 778778i bk10: 3908a 776126i bk11: 3908a 778568i bk12: 4088a 774160i bk13: 4088a 773232i bk14: 4332a 771132i bk15: 4336a 771012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41105
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721910 n_act=3418 n_pre=3402 n_req=24575 n_rd=65324 n_write=32976 bw_util=0.2377
n_activity=337141 dram_eff=0.5831
bk0: 4404a 769241i bk1: 4404a 769923i bk2: 4292a 773700i bk3: 4292a 773358i bk4: 4068a 778623i bk5: 4068a 778547i bk6: 3828a 778105i bk7: 3832a 779831i bk8: 3812a 779343i bk9: 3812a 779482i bk10: 3904a 777233i bk11: 3904a 778138i bk12: 4088a 775599i bk13: 4088a 775717i bk14: 4264a 772003i bk15: 4264a 773971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38161
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0ea2ab2880 :  mf: uid=3857308, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1814788), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=827030 n_nop=721734 n_act=3469 n_pre=3453 n_req=24594 n_rd=65350 n_write=33024 bw_util=0.2379
n_activity=337646 dram_eff=0.5827
bk0: 4400a 770378i bk1: 4400a 772207i bk2: 4284a 773663i bk3: 4284a 773553i bk4: 4072a 777806i bk5: 4070a 778716i bk6: 3824a 778534i bk7: 3824a 778805i bk8: 3808a 779995i bk9: 3808a 779544i bk10: 3864a 778952i bk11: 3864a 779448i bk12: 4156a 773152i bk13: 4156a 772515i bk14: 4268a 772707i bk15: 4268a 772649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40229

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8167, Miss_rate = 0.641, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[1]: Access = 12700, Miss = 8166, Miss_rate = 0.643, Pending_hits = 1107, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8164, Miss_rate = 0.643, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8163, Miss_rate = 0.644, Pending_hits = 1106, Reservation_fails = 0
L2_cache_bank[4]: Access = 12690, Miss = 8168, Miss_rate = 0.644, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[5]: Access = 12687, Miss = 8168, Miss_rate = 0.644, Pending_hits = 1084, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8165, Miss_rate = 0.644, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8165, Miss_rate = 0.644, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8173, Miss_rate = 0.643, Pending_hits = 152, Reservation_fails = 1
L2_cache_bank[9]: Access = 12718, Miss = 8173, Miss_rate = 0.643, Pending_hits = 1132, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8166, Miss_rate = 0.642, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[11]: Access = 12706, Miss = 8166, Miss_rate = 0.643, Pending_hits = 1127, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8162, Miss_rate = 0.643, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[13]: Access = 12706, Miss = 8162, Miss_rate = 0.642, Pending_hits = 1115, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8168, Miss_rate = 0.642, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8168, Miss_rate = 0.642, Pending_hits = 1125, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8163, Miss_rate = 0.642, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[17]: Access = 12703, Miss = 8164, Miss_rate = 0.643, Pending_hits = 1113, Reservation_fails = 0
L2_cache_bank[18]: Access = 12703, Miss = 8165, Miss_rate = 0.643, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8166, Miss_rate = 0.643, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[20]: Access = 12724, Miss = 8169, Miss_rate = 0.642, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8169, Miss_rate = 0.642, Pending_hits = 1121, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 179660
L2_total_cache_miss_rate = 0.6427
L2_total_cache_pending_hits = 13812
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85964
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55411
	minimum = 6
	maximum = 42
Network latency average = 8.34922
	minimum = 6
	maximum = 38
Slowest packet = 466733
Flit latency average = 6.74478
	minimum = 6
	maximum = 34
Slowest flit = 1286932
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223529
	minimum = 0.0176885 (at node 0)
	maximum = 0.0265327 (at node 15)
Accepted packet rate average = 0.0223529
	minimum = 0.0176885 (at node 0)
	maximum = 0.0265327 (at node 15)
Injected flit rate average = 0.0616078
	minimum = 0.0407604 (at node 0)
	maximum = 0.081665 (at node 42)
Accepted flit rate average= 0.0616078
	minimum = 0.0567185 (at node 0)
	maximum = 0.0850777 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0472 (6 samples)
	minimum = 6 (6 samples)
	maximum = 272.167 (6 samples)
Network latency average = 10.8553 (6 samples)
	minimum = 6 (6 samples)
	maximum = 256 (6 samples)
Flit latency average = 10.4389 (6 samples)
	minimum = 6 (6 samples)
	maximum = 252.5 (6 samples)
Fragmentation average = 0.250518 (6 samples)
	minimum = 0 (6 samples)
	maximum = 212.167 (6 samples)
Injected packet rate average = 0.0194187 (6 samples)
	minimum = 0.0153673 (6 samples)
	maximum = 0.0230478 (6 samples)
Accepted packet rate average = 0.0194187 (6 samples)
	minimum = 0.0153673 (6 samples)
	maximum = 0.0230478 (6 samples)
Injected flit rate average = 0.0535221 (6 samples)
	minimum = 0.0354034 (6 samples)
	maximum = 0.0709938 (6 samples)
Accepted flit rate average = 0.0535221 (6 samples)
	minimum = 0.0492861 (6 samples)
	maximum = 0.0739138 (6 samples)
Injected packet size average = 2.75622 (6 samples)
Accepted packet size average = 2.75622 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 21 sec (1281 sec)
gpgpu_simulation_rate = 135123 (inst/sec)
gpgpu_simulation_rate = 1416 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41541
gpu_sim_insn = 28848876
gpu_ipc =     694.4675
gpu_tot_sim_cycle = 2078480
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =      97.1586
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 8717
partiton_reqs_in_parallel = 913902
partiton_reqs_in_parallel_total    = 9657229
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.0860
partiton_reqs_in_parallel_util = 913902
partiton_reqs_in_parallel_util_total    = 9657229
gpu_sim_cycle_parition_util = 41541
gpu_tot_sim_cycle_parition_util    = 444710
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7401
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.1081 GB/Sec
L2_BW_total  =      14.8679 GB/Sec
gpu_total_sim_rate=140043

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4050364
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33806, 32509, 32546, 33725, 33814, 32505, 32547, 33722, 9675, 9269, 9310, 6022, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 292019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 135
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:210294	W0_Idle:11236248	W0_Scoreboard:8746786	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 9919 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 2078479 
mrq_lat_table:152981 	24512 	14683 	31019 	34897 	23699 	11746 	8697 	9716 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	187488 	122544 	404 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	221135 	6621 	29 	0 	83121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182554 	36464 	698 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	470 	111 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.457365  7.881147  7.335907  7.630522  7.273469  7.456067  7.871428  8.223881  8.279411  8.889474  6.704000  6.897120  7.420000  8.281250  7.415385  8.100841 
dram[1]:  7.630952  7.754032  7.402390  6.984962  7.062016  7.467213  7.688372  7.479638  7.851163  8.076555  7.364035  7.429204  7.571429  8.100436  6.857651  7.107011 
dram[2]:  7.524904  7.467680  6.958801  7.402390  7.587500  7.587500  8.301508  8.178218  8.330050  7.976415  6.901235  6.550781  7.606557  8.034632  7.143396  7.511905 
dram[3]:  7.500000  7.860000  7.583673  7.461847  7.591667  7.173228  7.648148  7.441442  7.165254  7.165254  6.852459  6.796748  7.927351  7.665289  7.273077  7.444882 
dram[4]:  7.732284  7.856000  7.518219  7.641975  7.188755  7.396694  8.178744  7.948357  7.486726  7.656108  7.114893  7.175966  8.030303  8.318386  7.738776  7.966386 
dram[5]:  7.762097  7.987552  7.440945  7.382812  6.729323  6.937984  8.218447  8.299020  7.217949  7.440529  7.242424  7.337719  8.131579  7.991379  7.452756  7.541832 
dram[6]:  7.665339  7.726908  7.682927  8.362832  7.722944  7.756522  7.879070  8.263414  7.037500  7.280172  7.054852  7.301310  7.404082  7.719149  7.652174  8.066667 
dram[7]:  7.885246  8.513274  7.598393  7.448819  7.107570  6.681648  8.386139  8.066667  6.983193  6.466926  7.452174  7.262712  7.373984  7.686440  7.463320  7.701195 
dram[8]:  7.284091  7.692000  7.983122  8.190476  7.080000  7.695652  7.528889  7.990566  6.863636  6.863636  7.297873  7.656250  7.686440  7.526971  7.618110  7.744000 
dram[9]:  7.471483  8.187500  7.949580  7.448819  7.871111  7.600858  8.218447  8.223301  7.990385  7.839622  7.293617  7.232068  7.434426  7.752137  7.576000  7.668016 
dram[10]:  7.983740  8.082305  8.042553  8.008474  7.322314  7.445378  7.761468  7.869768  7.038136  7.038136  7.275862  7.535714  7.827004  7.697095  7.232824  7.288462 
average row locality = 317004/41893 = 7.566992
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1273      1272      1260      1260      1198      1198      1114      1114      1129      1129      1122      1122      1231      1231      1271      1271 
dram[1]:      1272      1272      1239      1239      1217      1217      1114      1114      1128      1128      1125      1125      1231      1231      1270      1269 
dram[2]:      1292      1292      1239      1239      1216      1216      1113      1113      1131      1131      1123      1123      1232      1232      1254      1254 
dram[3]:      1293      1293      1239      1239      1217      1217      1113      1113      1131      1131      1121      1121      1231      1231      1252      1252 
dram[4]:      1292      1292      1238      1238      1202      1202      1133      1133      1132      1132      1121      1121      1231      1231      1257      1257 
dram[5]:      1274      1274      1254      1254      1202      1202      1133      1133      1129      1129      1122      1122      1230      1230      1254      1254 
dram[6]:      1273      1273      1254      1254      1196      1196      1134      1134      1129      1129      1121      1121      1211      1211      1276      1276 
dram[7]:      1273      1273      1256      1256      1196      1196      1134      1134      1116      1116      1142      1142      1211      1211      1273      1273 
dram[8]:      1272      1272      1256      1256      1189      1189      1134      1134      1115      1115      1143      1143      1211      1211      1275      1276 
dram[9]:      1293      1293      1256      1256      1190      1190      1133      1134      1116      1116      1142      1142      1211      1211      1255      1255 
dram[10]:      1292      1292      1254      1254      1191      1191      1132      1132      1115      1115      1130      1130      1231      1231      1256      1256 
total reads: 211164
bank skew: 1293/1113 = 1.16
chip skew: 19212/19188 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:      10331     10260      9927      9859      9325      9260      9988      9917     10128     10063     10203     10133     11112     11027     10661     10586
dram[1]:      10340     10271      9809      9740      9464      9396      9993      9927     10135     10068     10178     10109     11106     11025     10678     10608
dram[2]:      10440     10367      9818      9752      9475      9407      9989      9915     10117     10051     10200     10132     11100     11021     10517     10441
dram[3]:      10437     10365      9810      9737      9463      9395     10005      9937     10117     10045     10230     10154     11111     11025     10534     10461
dram[4]:      10442     10374      9822      9760      9401      9330     10123     10060     10109     10047     10231     10168     11100     11023     10497     10428
dram[5]:      10315     10243      9872      9803      9396      9327     10134     10064     10124     10059     10220     10146     11117     11031     10527     10455
dram[6]:      10325     10262      9874      9811      9425      9358     10116     10053     10130     10069     10229     10166     11000     10923     10619     10548
dram[7]:      10317     10246      9864      9793      9430      9362     10122     10055     10034      9966     10348     10275     11014     10932     10646     10567
dram[8]:      10335     10268      9861      9796      9378      9309     10118     10052     10044      9980     10347     10275     11000     10924     10624     10547
dram[9]:      10430     10357      9867      9792      9379      9310     10128     10051     10035      9964     10348     10274     11015     10932     10526     10450
dram[10]:      10447     10376      9868      9803      9366      9295     10134     10066     10043      9977     10254     10183     11105     11029     10521     10447
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781398 n_act=3765 n_pre=3749 n_req=28813 n_rd=76780 n_write=38472 bw_util=0.2549
n_activity=393829 dram_eff=0.5853
bk0: 5092a 841673i bk1: 5088a 843798i bk2: 5040a 843853i bk3: 5040a 842760i bk4: 4792a 849099i bk5: 4792a 849285i bk6: 4456a 849869i bk7: 4456a 850821i bk8: 4516a 848571i bk9: 4516a 849086i bk10: 4488a 848542i bk11: 4488a 850837i bk12: 4924a 842539i bk13: 4924a 842776i bk14: 5084a 840461i bk15: 5084a 842200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2847
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781226 n_act=3859 n_pre=3843 n_req=28809 n_rd=76764 n_write=38472 bw_util=0.2549
n_activity=394412 dram_eff=0.5843
bk0: 5088a 841738i bk1: 5088a 844409i bk2: 4956a 846144i bk3: 4956a 845260i bk4: 4868a 846987i bk5: 4868a 847124i bk6: 4456a 850224i bk7: 4456a 851120i bk8: 4512a 849637i bk9: 4512a 849782i bk10: 4500a 850775i bk11: 4500a 851215i bk12: 4924a 843055i bk13: 4924a 844395i bk14: 5080a 840721i bk15: 5076a 841211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f0e8e17bf40 :  mf: uid=4499952, sid25:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (2078479), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781228 n_act=3829 n_pre=3813 n_req=28824 n_rd=76798 n_write=38496 bw_util=0.255
n_activity=395016 dram_eff=0.5837
bk0: 5168a 841105i bk1: 5168a 842526i bk2: 4956a 844669i bk3: 4954a 844328i bk4: 4864a 847314i bk5: 4864a 849380i bk6: 4452a 850371i bk7: 4452a 852736i bk8: 4524a 848589i bk9: 4524a 849242i bk10: 4492a 850308i bk11: 4492a 850709i bk12: 4928a 843269i bk13: 4928a 843974i bk14: 5016a 842740i bk15: 5016a 843080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29821
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781152 n_act=3890 n_pre=3874 n_req=28812 n_rd=76776 n_write=38472 bw_util=0.2549
n_activity=393467 dram_eff=0.5858
bk0: 5172a 839008i bk1: 5172a 841538i bk2: 4956a 844870i bk3: 4956a 844902i bk4: 4868a 846983i bk5: 4868a 846255i bk6: 4452a 850468i bk7: 4452a 850083i bk8: 4524a 848447i bk9: 4524a 849070i bk10: 4484a 849541i bk11: 4484a 850435i bk12: 4924a 842025i bk13: 4924a 841893i bk14: 5008a 842397i bk15: 5008a 843176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f0e8dfd1880 :  mf: uid=4499950, sid25:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (2078474), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781314 n_act=3757 n_pre=3741 n_req=28838 n_rd=76848 n_write=38504 bw_util=0.2552
n_activity=394771 dram_eff=0.5844
bk0: 5168a 841188i bk1: 5168a 843064i bk2: 4952a 845328i bk3: 4952a 845221i bk4: 4808a 846712i bk5: 4808a 850699i bk6: 4532a 850560i bk7: 4532a 849875i bk8: 4528a 850194i bk9: 4528a 849394i bk10: 4484a 850343i bk11: 4484a 851732i bk12: 4924a 843169i bk13: 4924a 844935i bk14: 5028a 843454i bk15: 5028a 844076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781288 n_act=3818 n_pre=3802 n_req=28814 n_rd=76784 n_write=38472 bw_util=0.2549
n_activity=393467 dram_eff=0.5858
bk0: 5096a 840874i bk1: 5096a 841750i bk2: 5016a 844013i bk3: 5016a 843179i bk4: 4808a 847793i bk5: 4808a 848595i bk6: 4532a 848255i bk7: 4532a 849937i bk8: 4516a 847950i bk9: 4516a 847535i bk10: 4488a 851007i bk11: 4488a 851905i bk12: 4920a 842568i bk13: 4920a 843693i bk14: 5016a 842901i bk15: 5016a 843834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28147
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781428 n_act=3764 n_pre=3748 n_req=28806 n_rd=76752 n_write=38472 bw_util=0.2549
n_activity=394297 dram_eff=0.5845
bk0: 5092a 843351i bk1: 5092a 844280i bk2: 5016a 844711i bk3: 5016a 844396i bk4: 4784a 848659i bk5: 4784a 850114i bk6: 4536a 850379i bk7: 4536a 850059i bk8: 4516a 848778i bk9: 4516a 849511i bk10: 4484a 850323i bk11: 4484a 851878i bk12: 4844a 845408i bk13: 4844a 846003i bk14: 5104a 842031i bk15: 5104a 842911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28394
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781132 n_act=3856 n_pre=3840 n_req=28834 n_rd=76808 n_write=38528 bw_util=0.2551
n_activity=394448 dram_eff=0.5848
bk0: 5092a 841378i bk1: 5092a 843173i bk2: 5024a 843961i bk3: 5024a 845292i bk4: 4784a 847977i bk5: 4784a 848899i bk6: 4536a 849257i bk7: 4536a 850163i bk8: 4464a 850268i bk9: 4464a 849827i bk10: 4568a 849608i bk11: 4568a 850165i bk12: 4844a 844154i bk13: 4844a 845071i bk14: 5092a 842763i bk15: 5092a 843894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26587
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781298 n_act=3823 n_pre=3807 n_req=28809 n_rd=76764 n_write=38472 bw_util=0.2549
n_activity=394078 dram_eff=0.5848
bk0: 5088a 842683i bk1: 5088a 844328i bk2: 5024a 844102i bk3: 5024a 845486i bk4: 4756a 849107i bk5: 4756a 850450i bk6: 4536a 848855i bk7: 4536a 848886i bk8: 4460a 850223i bk9: 4460a 849996i bk10: 4572a 846928i bk11: 4572a 849854i bk12: 4844a 844697i bk13: 4844a 843460i bk14: 5100a 840979i bk15: 5104a 841041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30628
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e8e1cbba0 :  mf: uid=4499951, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2078476), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781472 n_act=3732 n_pre=3716 n_req=28811 n_rd=76772 n_write=38472 bw_util=0.2549
n_activity=394092 dram_eff=0.5849
bk0: 5172a 839452i bk1: 5172a 840582i bk2: 5024a 844536i bk3: 5024a 844425i bk4: 4760a 850016i bk5: 4760a 850074i bk6: 4532a 848966i bk7: 4536a 850686i bk8: 4464a 850597i bk9: 4464a 850479i bk10: 4568a 848162i bk11: 4568a 849550i bk12: 4844a 845455i bk13: 4844a 845585i bk14: 5020a 842129i bk15: 5020a 844733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27138
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=904164 n_nop=781242 n_act=3801 n_pre=3785 n_req=28834 n_rd=76808 n_write=38528 bw_util=0.2551
n_activity=394752 dram_eff=0.5843
bk0: 5168a 840886i bk1: 5168a 842447i bk2: 5016a 844782i bk3: 5016a 844866i bk4: 4764a 849292i bk5: 4764a 850148i bk6: 4528a 849252i bk7: 4528a 849710i bk8: 4460a 850859i bk9: 4460a 851213i bk10: 4520a 849620i bk11: 4520a 850808i bk12: 4924a 843209i bk13: 4924a 842359i bk14: 5024a 843087i bk15: 5024a 843529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28861

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 9598, Miss_rate = 0.646, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[1]: Access = 14812, Miss = 9597, Miss_rate = 0.648, Pending_hits = 1300, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 9596, Miss_rate = 0.648, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 9595, Miss_rate = 0.648, Pending_hits = 1294, Reservation_fails = 0
L2_cache_bank[4]: Access = 14805, Miss = 9600, Miss_rate = 0.648, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[5]: Access = 14802, Miss = 9600, Miss_rate = 0.649, Pending_hits = 1276, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 9597, Miss_rate = 0.649, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 9597, Miss_rate = 0.649, Pending_hits = 1282, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 9606, Miss_rate = 0.648, Pending_hits = 204, Reservation_fails = 1
L2_cache_bank[9]: Access = 14833, Miss = 9606, Miss_rate = 0.648, Pending_hits = 1317, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 9598, Miss_rate = 0.647, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[11]: Access = 14819, Miss = 9598, Miss_rate = 0.648, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 9594, Miss_rate = 0.648, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[13]: Access = 14819, Miss = 9594, Miss_rate = 0.647, Pending_hits = 1311, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 9601, Miss_rate = 0.647, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 9601, Miss_rate = 0.647, Pending_hits = 1321, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 9595, Miss_rate = 0.647, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[17]: Access = 14816, Miss = 9596, Miss_rate = 0.648, Pending_hits = 1295, Reservation_fails = 0
L2_cache_bank[18]: Access = 14815, Miss = 9596, Miss_rate = 0.648, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 9597, Miss_rate = 0.647, Pending_hits = 1288, Reservation_fails = 0
L2_cache_bank[20]: Access = 14840, Miss = 9601, Miss_rate = 0.647, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 9601, Miss_rate = 0.647, Pending_hits = 1304, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 211164
L2_total_cache_miss_rate = 0.6477
L2_total_cache_pending_hits = 16484
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 105306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.079

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.64475
	minimum = 6
	maximum = 52
Network latency average = 8.4488
	minimum = 6
	maximum = 39
Slowest packet = 560015
Flit latency average = 6.88953
	minimum = 6
	maximum = 35
Slowest flit = 1543603
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.02239
	minimum = 0.0177179 (at node 1)
	maximum = 0.0265768 (at node 23)
Accepted packet rate average = 0.02239
	minimum = 0.0177179 (at node 1)
	maximum = 0.0265768 (at node 23)
Injected flit rate average = 0.0617102
	minimum = 0.0408281 (at node 1)
	maximum = 0.0818007 (at node 42)
Accepted flit rate average= 0.0617102
	minimum = 0.0568127 (at node 1)
	maximum = 0.0852191 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5611 (7 samples)
	minimum = 6 (7 samples)
	maximum = 240.714 (7 samples)
Network latency average = 10.5115 (7 samples)
	minimum = 6 (7 samples)
	maximum = 225 (7 samples)
Flit latency average = 9.93188 (7 samples)
	minimum = 6 (7 samples)
	maximum = 221.429 (7 samples)
Fragmentation average = 0.214729 (7 samples)
	minimum = 0 (7 samples)
	maximum = 181.857 (7 samples)
Injected packet rate average = 0.0198432 (7 samples)
	minimum = 0.0157031 (7 samples)
	maximum = 0.0235519 (7 samples)
Accepted packet rate average = 0.0198432 (7 samples)
	minimum = 0.0157031 (7 samples)
	maximum = 0.0235519 (7 samples)
Injected flit rate average = 0.0546918 (7 samples)
	minimum = 0.0361784 (7 samples)
	maximum = 0.0725376 (7 samples)
Accepted flit rate average = 0.0546918 (7 samples)
	minimum = 0.0503613 (7 samples)
	maximum = 0.0755289 (7 samples)
Injected packet size average = 2.75621 (7 samples)
Accepted packet size average = 2.75621 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 2 sec (1442 sec)
gpgpu_simulation_rate = 140043 (inst/sec)
gpgpu_simulation_rate = 1441 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39361
gpu_sim_insn = 28848876
gpu_ipc =     732.9305
gpu_tot_sim_cycle = 2339991
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =      98.6290
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 8953
partiton_reqs_in_parallel = 865942
partiton_reqs_in_parallel_total    = 10571131
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8877
partiton_reqs_in_parallel_util = 865942
partiton_reqs_in_parallel_util_total    = 10571131
gpu_sim_cycle_parition_util = 39361
gpu_tot_sim_cycle_parition_util    = 486251
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7595
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     111.9848 GB/Sec
L2_BW_total  =      15.0900 GB/Sec
gpu_total_sim_rate=144154

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4629592
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38632, 37150, 37192, 38541, 38640, 37148, 37193, 38538, 9675, 9269, 9310, 6022, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 292043
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 159
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:240186	W0_Idle:11251310	W0_Scoreboard:9893496	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 8707 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 2339990 
mrq_lat_table:172615 	27046 	16805 	36846 	41960 	29126 	14537 	9909 	9730 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	216091 	140432 	417 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7 	265046 	8685 	41 	0 	83637 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209200 	41129 	771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	547 	112 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  6.981013  7.350000  7.080906  7.269103  6.757377  6.892977  7.202290  7.517928  7.818548  8.216102  6.405315  6.469799  7.060201  7.789668  6.937107  7.304636 
dram[1]:  7.205883  7.205883  7.016394  6.645963  6.423780  6.753205  7.400000  7.067416  7.600000  7.660079  6.681661  6.681661  7.131757  7.485816  6.582089  6.740061 
dram[2]:  7.104101  7.059561  6.750789  7.205387  7.020000  7.114865  7.574297  7.544000  8.053942  7.641732  6.561224  6.123809  7.208191  7.542857  6.586626  6.729814 
dram[3]:  7.129747  7.267742  7.016394  7.062706  7.023334  6.625786  7.310078  7.037313  6.982014  6.882979  6.471380  6.343235  7.355401  7.304498  6.808176  6.808176 
dram[4]:  7.264516  7.407895  7.059406  7.300341  6.695793  6.805921  7.463320  7.463320  7.139706  7.219331  6.720280  6.767606  7.381119  7.704380  7.022654  6.955128 
dram[5]:  7.259869  7.236065  7.164474  7.211921  6.346626  6.425466  7.670635  7.732000  6.779720  7.050909  6.819149  6.747368  7.562724  7.455831  6.901274  6.923323 
dram[6]:  7.377926  7.280528  7.164474  7.723404  6.850498  6.919463  7.525292  7.644269  6.875886  7.025362  6.673611  6.864286  6.834437  7.020408  7.034921  7.148387 
dram[7]:  7.209150  7.554794  7.147541  7.171052  6.630225  6.344615  7.798387  7.381680  6.534246  6.174757  6.961131  6.864111  7.141869  7.397850  7.025397  7.161812 
dram[8]:  6.805555  7.112903  7.491409  7.813620  6.474684  6.865772  7.243446  7.496124  6.714789  6.667832  6.940141  7.219780  7.191638  7.117241  7.286184  7.148387 
dram[9]:  6.889908  7.460265  7.364865  7.077922  7.284698  6.938983  7.610236  7.614173  7.286260  7.231061  7.035714  6.888112  7.191638  7.345196  7.084967  6.926517 
dram[10]:  7.217949  7.432343  7.484536  7.615385  6.564103  6.522293  7.430769  7.459459  6.863309  6.814286  6.855124  7.106227  7.433099  7.279310  6.778125  6.820755 
average row locality = 363628/51361 = 7.079846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1462      1461      1452      1452      1385      1385      1271      1271      1299      1299      1296      1296      1407      1407      1458      1458 
dram[1]:      1461      1461      1428      1428      1407      1407      1271      1271      1298      1298      1299      1299      1407      1407      1457      1456 
dram[2]:      1484      1484      1428      1428      1406      1406      1270      1270      1301      1301      1297      1297      1408      1408      1439      1439 
dram[3]:      1485      1485      1428      1428      1407      1407      1270      1270      1301      1301      1294      1294      1407      1407      1437      1437 
dram[4]:      1484      1484      1427      1427      1389      1389      1293      1293      1302      1302      1294      1294      1407      1407      1442      1442 
dram[5]:      1463      1463      1446      1446      1389      1389      1293      1293      1299      1299      1295      1295      1406      1406      1439      1439 
dram[6]:      1462      1462      1446      1446      1382      1382      1294      1294      1299      1299      1294      1294      1384      1384      1464      1464 
dram[7]:      1462      1462      1448      1448      1382      1382      1294      1294      1284      1284      1318      1318      1384      1384      1461      1461 
dram[8]:      1461      1461      1448      1448      1374      1374      1294      1294      1283      1283      1319      1319      1384      1384      1463      1464 
dram[9]:      1485      1485      1448      1448      1375      1375      1293      1294      1285      1285      1318      1318      1384      1384      1440      1440 
dram[10]:      1484      1484      1446      1446      1376      1376      1292      1292      1284      1284      1304      1304      1407      1407      1441      1441 
total reads: 242668
bank skew: 1485/1270 = 1.17
chip skew: 22076/22050 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:       9039      8977      8649      8590      8092      8035      8778      8715      8851      8795      8899      8838      9792      9717      9347      9281
dram[1]:       9046      8986      8547      8486      8214      8154      8781      8724      8857      8798      8881      8819      9788      9716      9360      9298
dram[2]:       9134      9070      8554      8496      8222      8163      8777      8712      8843      8785      8897      8837      9783      9713      9216      9150
dram[3]:       9132      9069      8547      8483      8213      8153      8791      8732      8843      8780      8929      8862      9793      9716      9229      9165
dram[4]:       9136      9076      8557      8502      8163      8100      8894      8838      8837      8782      8931      8874      9782      9714      9200      9139
dram[5]:       9026      8963      8597      8535      8159      8098      8903      8842      8849      8791      8922      8856      9797      9721      9224      9161
dram[6]:       9034      8978      8598      8542      8184      8125      8888      8833      8852      8799      8929      8872      9696      9628      9306      9244
dram[7]:       9027      8965      8591      8528      8188      8128      8893      8835      8770      8710      9034      8969      9709      9636      9327      9258
dram[8]:       9042      8984      8588      8531      8143      8081      8890      8832      8777      8721      9034      8969      9696      9629      9310      9243
dram[9]:       9125      9061      8593      8527      8144      8083      8898      8831      8766      8703      9034      8968      9709      9636      9225      9157
dram[10]:       9140      9078      8593      8536      8134      8071      8903      8843      8772      8714      8952      8889      9787      9719      9221      9156
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835828 n_act=4617 n_pre=4601 n_req=33051 n_rd=88236 n_write=43968 bw_util=0.2706
n_activity=452857 dram_eff=0.5839
bk0: 5848a 907121i bk1: 5844a 909475i bk2: 5808a 909255i bk3: 5808a 908760i bk4: 5540a 914551i bk5: 5540a 915271i bk6: 5084a 916403i bk7: 5084a 917545i bk8: 5196a 914649i bk9: 5196a 915914i bk10: 5184a 914948i bk11: 5184a 917303i bk12: 5628a 908933i bk13: 5628a 909173i bk14: 5832a 905789i bk15: 5832a 907285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835624 n_act=4727 n_pre=4711 n_req=33047 n_rd=88220 n_write=43968 bw_util=0.2705
n_activity=453845 dram_eff=0.5825
bk0: 5844a 907564i bk1: 5844a 910287i bk2: 5712a 911705i bk3: 5712a 911158i bk4: 5628a 912364i bk5: 5628a 912805i bk6: 5084a 917496i bk7: 5084a 917954i bk8: 5192a 916497i bk9: 5192a 916417i bk10: 5196a 917150i bk11: 5196a 917894i bk12: 5628a 909132i bk13: 5628a 910742i bk14: 5828a 906048i bk15: 5824a 906944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2998
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835656 n_act=4673 n_pre=4657 n_req=33066 n_rd=88264 n_write=44000 bw_util=0.2707
n_activity=454426 dram_eff=0.5821
bk0: 5936a 906510i bk1: 5936a 907912i bk2: 5712a 910605i bk3: 5712a 910448i bk4: 5624a 912829i bk5: 5624a 915347i bk6: 5080a 916912i bk7: 5080a 919520i bk8: 5204a 915022i bk9: 5204a 916375i bk10: 5188a 917260i bk11: 5188a 917709i bk12: 5632a 909801i bk13: 5632a 910296i bk14: 5756a 908246i bk15: 5756a 908582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28334
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835566 n_act=4750 n_pre=4734 n_req=33050 n_rd=88232 n_write=43968 bw_util=0.2706
n_activity=452401 dram_eff=0.5844
bk0: 5940a 904466i bk1: 5940a 907307i bk2: 5712a 909756i bk3: 5712a 910688i bk4: 5628a 912604i bk5: 5628a 912056i bk6: 5080a 917171i bk7: 5080a 917133i bk8: 5204a 914883i bk9: 5204a 915659i bk10: 5176a 915855i bk11: 5176a 916965i bk12: 5628a 908251i bk13: 5628a 907910i bk14: 5748a 907879i bk15: 5748a 908737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29069
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835696 n_act=4633 n_pre=4617 n_req=33076 n_rd=88304 n_write=44000 bw_util=0.2708
n_activity=454159 dram_eff=0.5826
bk0: 5936a 906660i bk1: 5936a 908631i bk2: 5708a 910774i bk3: 5708a 911097i bk4: 5556a 912140i bk5: 5556a 916553i bk6: 5172a 916973i bk7: 5172a 916596i bk8: 5208a 916820i bk9: 5208a 916154i bk10: 5176a 916858i bk11: 5176a 918697i bk12: 5628a 909092i bk13: 5628a 911201i bk14: 5768a 908792i bk15: 5768a 909565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835694 n_act=4682 n_pre=4666 n_req=33052 n_rd=88240 n_write=43968 bw_util=0.2706
n_activity=452564 dram_eff=0.5843
bk0: 5852a 906779i bk1: 5852a 907089i bk2: 5784a 909172i bk3: 5784a 909101i bk4: 5556a 913704i bk5: 5556a 914589i bk6: 5172a 915087i bk7: 5172a 917032i bk8: 5196a 914497i bk9: 5196a 914320i bk10: 5180a 917250i bk11: 5180a 918842i bk12: 5624a 908518i bk13: 5624a 910210i bk14: 5756a 908588i bk15: 5756a 909616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27976
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835810 n_act=4644 n_pre=4628 n_req=33042 n_rd=88200 n_write=43968 bw_util=0.2705
n_activity=453788 dram_eff=0.5825
bk0: 5848a 909099i bk1: 5848a 909749i bk2: 5784a 910303i bk3: 5784a 910270i bk4: 5528a 913905i bk5: 5528a 916312i bk6: 5176a 917040i bk7: 5176a 917126i bk8: 5196a 915891i bk9: 5196a 916278i bk10: 5176a 916421i bk11: 5176a 919057i bk12: 5536a 911466i bk13: 5536a 912599i bk14: 5856a 907513i bk15: 5856a 908241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27126
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835538 n_act=4716 n_pre=4700 n_req=33074 n_rd=88264 n_write=44032 bw_util=0.2708
n_activity=453365 dram_eff=0.5836
bk0: 5848a 906973i bk1: 5848a 908814i bk2: 5792a 909364i bk3: 5792a 911208i bk4: 5528a 914217i bk5: 5528a 915210i bk6: 5176a 916014i bk7: 5176a 916884i bk8: 5136a 916637i bk9: 5136a 916232i bk10: 5272a 915506i bk11: 5272a 916758i bk12: 5536a 910680i bk13: 5536a 911682i bk14: 5844a 908352i bk15: 5844a 909498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25246
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835764 n_act=4661 n_pre=4645 n_req=33045 n_rd=88212 n_write=43968 bw_util=0.2705
n_activity=453433 dram_eff=0.583
bk0: 5844a 908191i bk1: 5844a 910029i bk2: 5792a 909802i bk3: 5792a 911102i bk4: 5496a 914270i bk5: 5496a 916201i bk6: 5176a 915634i bk7: 5176a 915856i bk8: 5132a 917054i bk9: 5132a 916621i bk10: 5276a 913749i bk11: 5276a 917024i bk12: 5536a 911153i bk13: 5536a 910298i bk14: 5852a 906865i bk15: 5856a 906577i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29374
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835878 n_act=4596 n_pre=4580 n_req=33049 n_rd=88228 n_write=43968 bw_util=0.2705
n_activity=452816 dram_eff=0.5839
bk0: 5940a 904900i bk1: 5940a 906064i bk2: 5792a 909711i bk3: 5792a 910138i bk4: 5500a 916205i bk5: 5500a 916173i bk6: 5172a 915356i bk7: 5176a 917331i bk8: 5140a 917021i bk9: 5140a 917575i bk10: 5272a 914482i bk11: 5272a 916402i bk12: 5536a 912253i bk13: 5536a 912230i bk14: 5760a 907646i bk15: 5760a 910396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25845
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e8e8096a0 :  mf: uid=5142596, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2339990), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=977250 n_nop=835637 n_act=4663 n_pre=4647 n_req=33076 n_rd=88271 n_write=44032 bw_util=0.2708
n_activity=454563 dram_eff=0.5821
bk0: 5936a 906124i bk1: 5936a 907806i bk2: 5784a 910172i bk3: 5784a 910583i bk4: 5504a 914962i bk5: 5503a 916046i bk6: 5168a 916116i bk7: 5168a 916624i bk8: 5136a 918226i bk9: 5136a 918158i bk10: 5216a 915895i bk11: 5216a 917866i bk12: 5628a 909252i bk13: 5628a 909140i bk14: 5764a 908654i bk15: 5764a 909352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2757

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11030, Miss_rate = 0.650, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[1]: Access = 16924, Miss = 11029, Miss_rate = 0.652, Pending_hits = 1308, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11028, Miss_rate = 0.651, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11027, Miss_rate = 0.652, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[4]: Access = 16920, Miss = 11033, Miss_rate = 0.652, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[5]: Access = 16916, Miss = 11033, Miss_rate = 0.652, Pending_hits = 1284, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11029, Miss_rate = 0.653, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11029, Miss_rate = 0.653, Pending_hits = 1291, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11038, Miss_rate = 0.651, Pending_hits = 209, Reservation_fails = 1
L2_cache_bank[9]: Access = 16948, Miss = 11038, Miss_rate = 0.651, Pending_hits = 1327, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11030, Miss_rate = 0.651, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[11]: Access = 16932, Miss = 11030, Miss_rate = 0.651, Pending_hits = 1332, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11025, Miss_rate = 0.651, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[13]: Access = 16932, Miss = 11025, Miss_rate = 0.651, Pending_hits = 1318, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11033, Miss_rate = 0.651, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11033, Miss_rate = 0.651, Pending_hits = 1332, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11026, Miss_rate = 0.651, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[17]: Access = 16928, Miss = 11027, Miss_rate = 0.651, Pending_hits = 1301, Reservation_fails = 0
L2_cache_bank[18]: Access = 16928, Miss = 11028, Miss_rate = 0.651, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11029, Miss_rate = 0.651, Pending_hits = 1296, Reservation_fails = 0
L2_cache_bank[20]: Access = 16956, Miss = 11034, Miss_rate = 0.651, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11034, Miss_rate = 0.651, Pending_hits = 1311, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 242668
L2_total_cache_miss_rate = 0.6514
L2_total_cache_pending_hits = 16626
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 113150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 121690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53584
	minimum = 6
	maximum = 42
Network latency average = 8.41214
	minimum = 6
	maximum = 40
Slowest packet = 653168
Flit latency average = 6.86175
	minimum = 6
	maximum = 36
Slowest flit = 1941116
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236301
	minimum = 0.0186992 (at node 0)
	maximum = 0.0280488 (at node 3)
Accepted packet rate average = 0.0236301
	minimum = 0.0186992 (at node 0)
	maximum = 0.0280488 (at node 3)
Injected flit rate average = 0.065128
	minimum = 0.0430894 (at node 0)
	maximum = 0.0863313 (at node 42)
Accepted flit rate average= 0.065128
	minimum = 0.0599593 (at node 0)
	maximum = 0.089939 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.183 (8 samples)
	minimum = 6 (8 samples)
	maximum = 215.875 (8 samples)
Network latency average = 10.2491 (8 samples)
	minimum = 6 (8 samples)
	maximum = 201.875 (8 samples)
Flit latency average = 9.54811 (8 samples)
	minimum = 6 (8 samples)
	maximum = 198.25 (8 samples)
Fragmentation average = 0.187888 (8 samples)
	minimum = 0 (8 samples)
	maximum = 159.125 (8 samples)
Injected packet rate average = 0.0203165 (8 samples)
	minimum = 0.0160776 (8 samples)
	maximum = 0.024114 (8 samples)
Accepted packet rate average = 0.0203165 (8 samples)
	minimum = 0.0160776 (8 samples)
	maximum = 0.024114 (8 samples)
Injected flit rate average = 0.0559964 (8 samples)
	minimum = 0.0370422 (8 samples)
	maximum = 0.0742618 (8 samples)
Accepted flit rate average = 0.0559964 (8 samples)
	minimum = 0.0515611 (8 samples)
	maximum = 0.0773301 (8 samples)
Injected packet size average = 2.7562 (8 samples)
Accepted packet size average = 2.7562 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 41 sec (1601 sec)
gpgpu_simulation_rate = 144154 (inst/sec)
gpgpu_simulation_rate = 1461 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38957
gpu_sim_insn = 28848876
gpu_ipc =     740.5312
gpu_tot_sim_cycle = 2601098
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =      99.8193
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 9400
partiton_reqs_in_parallel = 857054
partiton_reqs_in_parallel_total    = 11437073
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.7265
partiton_reqs_in_parallel_util = 857054
partiton_reqs_in_parallel_util_total    = 11437073
gpu_sim_cycle_parition_util = 38957
gpu_tot_sim_cycle_parition_util    = 525612
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7761
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.1462 GB/Sec
L2_BW_total  =      15.2698 GB/Sec
gpu_total_sim_rate=147690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5208820
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43458, 41786, 41838, 43353, 43466, 41791, 41839, 43357, 9675, 9269, 9310, 6022, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 292083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:270199	W0_Idle:11266277	W0_Scoreboard:11020851	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 7765 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 2601097 
mrq_lat_table:194121 	31069 	19364 	41384 	47396 	33510 	17343 	11192 	9819 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	248717 	154280 	447 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	308839 	10865 	55 	0 	84153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235451 	46187 	846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	622 	114 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.585366  7.971154  7.616099  7.809524  7.313291  7.454839  7.827839  8.156488  8.436294  8.846154  6.932908  7.000000  7.713826  8.477032  7.467066  7.892405 
dram[1]:  7.820755  7.820755  7.542320  7.160714  6.970501  7.315790  8.033834  7.687050  8.149254  8.210526  7.222591  7.222591  7.738709  8.104730  7.062323  7.223188 
dram[2]:  7.720365  7.673716  7.268882  7.736334  7.594855  7.693811  8.215384  8.183908  8.678572  8.252831  7.098039  6.642202  7.868853  8.219178  7.098551  7.288691 
dram[3]:  7.746951  7.891304  7.542320  7.589905  7.598071  7.182371  7.940520  7.655914  7.464164  7.363636  7.006473  6.873016  7.970099  7.917492  7.370482  7.326347 
dram[4]:  7.888199  8.037974  7.586751  7.833876  7.253125  7.368254  8.107408  8.107408  7.731449  7.758865  7.265100  7.314189  8.050336  8.388112  7.591331  7.521472 
dram[5]:  7.876582  7.851735  7.698113  7.746835  6.887240  6.969970  8.323194  8.386973  7.259136  7.534483  7.367347  7.292929  8.184300  8.074074  7.421212  7.489296 
dram[6]:  8.000000  7.898413  7.746835  8.326530  7.416667  7.488673  8.171641  8.295455  7.457338  7.560554  7.216667  7.414383  7.424051  7.616883  7.610942  7.728395 
dram[7]:  7.823899  8.184211  7.680251  7.704402  7.186336  6.886905  8.455599  8.021978  7.003257  6.635802  7.522034  7.421405  7.742574  8.006826  7.601824  7.695385 
dram[8]:  7.401786  7.723602  8.085809  8.419244  7.021407  7.430421  7.877698  8.141264  7.235690  7.187291  7.500000  7.789474  7.794020  7.717105  7.871069  7.728395 
dram[9]:  7.495575  8.092357  7.903226  7.608696  7.866438  7.506536  8.260377  8.264151  7.818182  7.706093  7.599315  7.446309  7.794020  7.952542  7.608696  7.446808 
dram[10]:  7.839506  8.063492  8.026230  8.160000  7.114551  7.070769  8.073801  8.103703  7.384880  7.334471  7.406780  7.666667  8.050336  7.891448  7.294643  7.338323 
average row locality = 410252/53591 = 7.655241
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1651      1650      1636      1636      1558      1558      1444      1444      1465      1465      1458      1458      1599      1599      1650      1650 
dram[1]:      1650      1650      1609      1609      1583      1583      1444      1444      1464      1464      1462      1462      1599      1599      1649      1648 
dram[2]:      1676      1676      1609      1609      1582      1582      1443      1443      1467      1467      1460      1460      1600      1600      1628      1628 
dram[3]:      1677      1677      1609      1609      1583      1583      1443      1443      1467      1467      1457      1457      1599      1599      1626      1626 
dram[4]:      1676      1676      1608      1608      1563      1563      1469      1469      1468      1468      1457      1457      1599      1599      1631      1631 
dram[5]:      1652      1652      1629      1629      1563      1563      1469      1469      1465      1465      1458      1458      1598      1598      1628      1628 
dram[6]:      1651      1651      1629      1629      1556      1556      1470      1470      1465      1465      1457      1457      1573      1573      1656      1656 
dram[7]:      1651      1651      1631      1631      1556      1556      1470      1470      1448      1448      1484      1484      1573      1573      1653      1653 
dram[8]:      1650      1650      1631      1631      1547      1547      1470      1470      1447      1447      1485      1485      1573      1573      1655      1656 
dram[9]:      1677      1677      1631      1631      1548      1548      1469      1470      1448      1448      1484      1484      1573      1573      1629      1629 
dram[10]:      1676      1676      1629      1629      1549      1549      1468      1468      1447      1447      1468      1468      1599      1599      1630      1630 
total reads: 274172
bank skew: 1677/1443 = 1.16
chip skew: 24942/24914 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:       8040      7983      7718      7665      7241      7190      7777      7721      7880      7829      7931      7876      8644      8577      8293      8234
dram[1]:       8046      7992      7627      7572      7349      7295      7780      7729      7884      7831      7913      7857      8640      8576      8304      8249
dram[2]:       8123      8066      7633      7581      7356      7302      7777      7718      7873      7821      7926      7872      8636      8573      8180      8121
dram[3]:       8122      8065      7628      7570      7348      7294      7789      7735      7874      7816      7952      7891      8644      8576      8191      8134
dram[4]:       8125      8072      7636      7586      7301      7245      7880      7830      7868      7819      7952      7902      8635      8574      8167      8113
dram[5]:       8029      7972      7674      7619      7298      7243      7888      7833      7878      7826      7946      7886      8647      8579      8187      8131
dram[6]:       8035      7985      7675      7625      7318      7264      7876      7826      7881      7833      7951      7900      8558      8496      8261      8206
dram[7]:       8029      7974      7669      7613      7321      7267      7880      7827      7808      7754      8045      7986      8569      8504      8278      8217
dram[8]:       8042      7990      7667      7616      7281      7226      7877      7825      7814      7763      8045      7987      8558      8497      8264      8205
dram[9]:       8116      8059      7671      7612      7282      7227      7884      7824      7809      7751      8045      7985      8569      8503      8188      8128
dram[10]:       8129      8073      7670      7619      7274      7217      7888      7834      7814      7761      7973      7916      8639      8578      8185      8127
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890828 n_act=4813 n_pre=4797 n_req=37287 n_rd=99684 n_write=49464 bw_util=0.2842
n_activity=508468 dram_eff=0.5867
bk0: 6604a 972504i bk1: 6600a 975579i bk2: 6544a 975370i bk3: 6544a 975134i bk4: 6232a 981134i bk5: 6232a 982008i bk6: 5776a 983035i bk7: 5776a 984308i bk8: 5860a 981610i bk9: 5860a 982518i bk10: 5832a 981876i bk11: 5832a 984339i bk12: 6396a 974509i bk13: 6396a 974735i bk14: 6600a 971379i bk15: 6600a 972751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f0e8ec821a0 :  mf: uid=5785239, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2601096), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890588 n_act=4937 n_pre=4921 n_req=37285 n_rd=99676 n_write=49464 bw_util=0.2842
n_activity=510152 dram_eff=0.5847
bk0: 6600a 973107i bk1: 6600a 976596i bk2: 6436a 977898i bk3: 6436a 977738i bk4: 6332a 978879i bk5: 6332a 979666i bk6: 5776a 984348i bk7: 5776a 984955i bk8: 5856a 983259i bk9: 5856a 983297i bk10: 5848a 984106i bk11: 5848a 985068i bk12: 6396a 974832i bk13: 6396a 976497i bk14: 6596a 971098i bk15: 6592a 972498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890648 n_act=4869 n_pre=4853 n_req=37304 n_rd=99720 n_write=49496 bw_util=0.2843
n_activity=510045 dram_eff=0.5851
bk0: 6704a 971811i bk1: 6704a 973865i bk2: 6436a 976663i bk3: 6436a 976607i bk4: 6328a 979346i bk5: 6328a 981791i bk6: 5772a 983576i bk7: 5772a 986518i bk8: 5868a 982060i bk9: 5868a 982946i bk10: 5840a 984003i bk11: 5840a 984869i bk12: 6400a 975214i bk13: 6400a 976303i bk14: 6512a 973232i bk15: 6512a 974049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc03eea80, atomic=0 1 entries : 0x7f0e8edc69d0 :  mf: uid=5785237, sid11:w09, part=3, addr=0xc03eea80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2601097), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890534 n_act=4958 n_pre=4942 n_req=37288 n_rd=99688 n_write=49464 bw_util=0.2842
n_activity=508387 dram_eff=0.5868
bk0: 6708a 970217i bk1: 6708a 973458i bk2: 6436a 975827i bk3: 6436a 977068i bk4: 6332a 979400i bk5: 6332a 978846i bk6: 5772a 983770i bk7: 5772a 984008i bk8: 5868a 981356i bk9: 5868a 982129i bk10: 5828a 982753i bk11: 5828a 984100i bk12: 6396a 973875i bk13: 6396a 973804i bk14: 6504a 973210i bk15: 6504a 974295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890672 n_act=4829 n_pre=4813 n_req=37318 n_rd=99768 n_write=49504 bw_util=0.2844
n_activity=509975 dram_eff=0.5854
bk0: 6704a 972179i bk1: 6704a 974555i bk2: 6432a 977155i bk3: 6432a 977444i bk4: 6252a 978784i bk5: 6252a 983227i bk6: 5876a 983352i bk7: 5876a 983362i bk8: 5872a 983582i bk9: 5872a 982966i bk10: 5828a 983673i bk11: 5828a 985588i bk12: 6396a 974498i bk13: 6396a 977210i bk14: 6524a 974041i bk15: 6524a 975327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f0e8ef0c270 :  mf: uid=5785240, sid11:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2601097), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890664 n_act=4890 n_pre=4874 n_req=37290 n_rd=99694 n_write=49464 bw_util=0.2842
n_activity=508687 dram_eff=0.5864
bk0: 6608a 972394i bk1: 6608a 973306i bk2: 6516a 975088i bk3: 6514a 975428i bk4: 6252a 980469i bk5: 6252a 981661i bk6: 5876a 981667i bk7: 5876a 983619i bk8: 5860a 981348i bk9: 5860a 980748i bk10: 5832a 983559i bk11: 5832a 986102i bk12: 6392a 973991i bk13: 6392a 975930i bk14: 6512a 973948i bk15: 6512a 975382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2681
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890802 n_act=4840 n_pre=4824 n_req=37280 n_rd=99656 n_write=49464 bw_util=0.2842
n_activity=509679 dram_eff=0.5852
bk0: 6604a 974789i bk1: 6604a 976367i bk2: 6516a 976699i bk3: 6516a 976187i bk4: 6224a 980457i bk5: 6224a 983370i bk6: 5880a 983585i bk7: 5880a 984085i bk8: 5860a 982504i bk9: 5860a 982895i bk10: 5828a 982759i bk11: 5828a 986157i bk12: 6292a 977179i bk13: 6292a 978419i bk14: 6624a 973144i bk15: 6624a 973933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25193
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f0e8ef07b60 :  mf: uid=5785238, sid11:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2601093), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890490 n_act=4924 n_pre=4908 n_req=37316 n_rd=99728 n_write=49536 bw_util=0.2844
n_activity=509601 dram_eff=0.5858
bk0: 6604a 972859i bk1: 6604a 975051i bk2: 6524a 975462i bk3: 6524a 977477i bk4: 6224a 981091i bk5: 6224a 982338i bk6: 5880a 982634i bk7: 5880a 983806i bk8: 5792a 983140i bk9: 5792a 982919i bk10: 5936a 981702i bk11: 5936a 983720i bk12: 6292a 976133i bk13: 6292a 977695i bk14: 6612a 973770i bk15: 6612a 974643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23817
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890752 n_act=4859 n_pre=4843 n_req=37283 n_rd=99668 n_write=49464 bw_util=0.2842
n_activity=509048 dram_eff=0.5859
bk0: 6600a 974029i bk1: 6600a 976170i bk2: 6524a 975978i bk3: 6524a 977286i bk4: 6188a 980710i bk5: 6188a 982893i bk6: 5880a 981861i bk7: 5880a 982673i bk8: 5788a 983683i bk9: 5788a 983409i bk10: 5940a 980380i bk11: 5940a 983778i bk12: 6292a 976406i bk13: 6292a 976152i bk14: 6620a 972114i bk15: 6624a 972020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28456
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890854 n_act=4804 n_pre=4788 n_req=37285 n_rd=99676 n_write=49464 bw_util=0.2842
n_activity=508836 dram_eff=0.5862
bk0: 6708a 970546i bk1: 6708a 972052i bk2: 6524a 975788i bk3: 6524a 976843i bk4: 6192a 983058i bk5: 6192a 982804i bk6: 5876a 981953i bk7: 5880a 983984i bk8: 5792a 983673i bk9: 5792a 984427i bk10: 5936a 980836i bk11: 5936a 983148i bk12: 6292a 977761i bk13: 6292a 978030i bk14: 6516a 972901i bk15: 6516a 975968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.238
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1049586 n_nop=890600 n_act=4869 n_pre=4853 n_req=37316 n_rd=99728 n_write=49536 bw_util=0.2844
n_activity=510396 dram_eff=0.5849
bk0: 6704a 971599i bk1: 6704a 973887i bk2: 6516a 976075i bk3: 6516a 977058i bk4: 6196a 981776i bk5: 6196a 982562i bk6: 5872a 982745i bk7: 5872a 983460i bk8: 5788a 984995i bk9: 5788a 985017i bk10: 5872a 982671i bk11: 5872a 984735i bk12: 6396a 974594i bk13: 6396a 975064i bk14: 6520a 974178i bk15: 6520a 974871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12461, Miss_rate = 0.653, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[1]: Access = 19036, Miss = 12460, Miss_rate = 0.655, Pending_hits = 1311, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12460, Miss_rate = 0.654, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12459, Miss_rate = 0.655, Pending_hits = 1305, Reservation_fails = 0
L2_cache_bank[4]: Access = 19035, Miss = 12465, Miss_rate = 0.655, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[5]: Access = 19031, Miss = 12465, Miss_rate = 0.655, Pending_hits = 1289, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12461, Miss_rate = 0.655, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[7]: Access = 19012, Miss = 12461, Miss_rate = 0.655, Pending_hits = 1293, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12471, Miss_rate = 0.654, Pending_hits = 212, Reservation_fails = 1
L2_cache_bank[9]: Access = 19063, Miss = 12471, Miss_rate = 0.654, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12462, Miss_rate = 0.654, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[11]: Access = 19045, Miss = 12462, Miss_rate = 0.654, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12457, Miss_rate = 0.654, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[13]: Access = 19045, Miss = 12457, Miss_rate = 0.654, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12466, Miss_rate = 0.654, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12466, Miss_rate = 0.654, Pending_hits = 1335, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12458, Miss_rate = 0.654, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[17]: Access = 19041, Miss = 12459, Miss_rate = 0.654, Pending_hits = 1304, Reservation_fails = 0
L2_cache_bank[18]: Access = 19040, Miss = 12459, Miss_rate = 0.654, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12460, Miss_rate = 0.654, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[20]: Access = 19072, Miss = 12466, Miss_rate = 0.654, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12466, Miss_rate = 0.654, Pending_hits = 1314, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 274172
L2_total_cache_miss_rate = 0.6543
L2_total_cache_pending_hits = 16699
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16305
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 138074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.088

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58311
	minimum = 6
	maximum = 46
Network latency average = 8.45744
	minimum = 6
	maximum = 46
Slowest packet = 809359
Flit latency average = 6.93603
	minimum = 6
	maximum = 42
Slowest flit = 2230970
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238751
	minimum = 0.0188931 (at node 0)
	maximum = 0.0283397 (at node 11)
Accepted packet rate average = 0.0238751
	minimum = 0.0188931 (at node 0)
	maximum = 0.0283397 (at node 11)
Injected flit rate average = 0.0658035
	minimum = 0.0435363 (at node 0)
	maximum = 0.0872266 (at node 42)
Accepted flit rate average= 0.0658035
	minimum = 0.0605812 (at node 0)
	maximum = 0.0908718 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8941 (9 samples)
	minimum = 6 (9 samples)
	maximum = 197 (9 samples)
Network latency average = 10.05 (9 samples)
	minimum = 6 (9 samples)
	maximum = 184.556 (9 samples)
Flit latency average = 9.25788 (9 samples)
	minimum = 6 (9 samples)
	maximum = 180.889 (9 samples)
Fragmentation average = 0.167012 (9 samples)
	minimum = 0 (9 samples)
	maximum = 141.444 (9 samples)
Injected packet rate average = 0.0207119 (9 samples)
	minimum = 0.0163904 (9 samples)
	maximum = 0.0245836 (9 samples)
Accepted packet rate average = 0.0207119 (9 samples)
	minimum = 0.0163904 (9 samples)
	maximum = 0.0245836 (9 samples)
Injected flit rate average = 0.057086 (9 samples)
	minimum = 0.0377638 (9 samples)
	maximum = 0.0757024 (9 samples)
Accepted flit rate average = 0.057086 (9 samples)
	minimum = 0.0525633 (9 samples)
	maximum = 0.0788348 (9 samples)
Injected packet size average = 2.75619 (9 samples)
Accepted packet size average = 2.75619 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 18 sec (1758 sec)
gpgpu_simulation_rate = 147690 (inst/sec)
gpgpu_simulation_rate = 1479 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39170
gpu_sim_insn = 28848876
gpu_ipc =     736.5044
gpu_tot_sim_cycle = 2862418
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =     100.7850
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 9769
partiton_reqs_in_parallel = 861740
partiton_reqs_in_parallel_total    = 12294127
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5961
partiton_reqs_in_parallel_util = 861740
partiton_reqs_in_parallel_util_total    = 12294127
gpu_sim_cycle_parition_util = 39170
gpu_tot_sim_cycle_parition_util    = 564569
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7907
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     112.5309 GB/Sec
L2_BW_total  =      15.4157 GB/Sec
gpu_total_sim_rate=150725

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5788048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48284, 46424, 46484, 48167, 48292, 46432, 46485, 48167, 9675, 9269, 9310, 6022, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 292122
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:300409	W0_Idle:11281736	W0_Scoreboard:12169549	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 7010 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 2862417 
mrq_lat_table:214131 	33556 	21466 	47073 	54325 	38577 	20350 	12505 	9839 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	277532 	171953 	463 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	352722 	12952 	71 	0 	84669 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262176 	50769 	922 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	698 	116 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.251309  7.403743  7.289124  7.407008  6.962366  7.038043  7.432602  7.550955  8.036304  8.198653  6.653846  6.635616  7.334254  8.045455  7.144330  7.573771 
dram[1]:  7.364362  7.443548  7.168000  6.927835  6.538271  6.877922  7.550955  7.409375  7.851613  7.851613  6.814607  6.853107  7.395543  7.564103  6.808354  6.873449 
dram[2]:  7.383812  7.232737  7.168000  7.487465  7.058667  7.058667  7.900000  7.719870  8.345890  7.886732  6.828169  6.345550  7.460674  7.743440  6.756824  6.876263 
dram[3]:  7.367188  7.405759  7.324251  7.324251  7.137466  6.877922  7.669903  7.429467  7.231454  7.063768  6.708333  6.634615  7.416201  7.375000  6.976923  6.836683 
dram[4]:  7.643243  7.812155  7.484680  7.569014  6.951872  6.860158  7.785256  7.686709  7.277612  7.255952  6.880342  6.959654  7.521246  7.878338  7.230769  7.098958 
dram[5]:  7.409091  7.469003  7.434783  7.475410  6.582278  6.649616  7.963934  7.963934  6.977077  7.119883  7.002899  6.824859  7.715117  7.582857  7.054404  6.893671 
dram[6]:  7.630854  7.506775  7.516483  7.953488  7.081967  6.949062  7.689873  7.838710  7.140762  7.140762  6.802817  7.040816  6.922667  7.231198  7.193799  7.250000 
dram[7]:  7.289474  7.651934  7.301333  7.360215  6.857143  6.545455  8.127090  7.665615  6.787535  6.440860  7.236842  7.112069  7.546512  7.726191  7.112532  6.969925 
dram[8]:  7.100000  7.325397  7.626741  7.936232  6.715405  7.124654  7.641510  7.714286  7.064897  6.902017  7.014164  7.197674  7.292135  7.271708  7.481183  7.250000 
dram[9]:  7.235294  7.484127  7.360215  7.205263  7.268362  6.991848  7.912052  7.665615  7.514107  7.285714  7.215744  7.132565  7.546512  7.819277  7.244681  7.075325 
dram[10]:  7.561497  7.705722  7.621170  7.728814  6.755906  6.685714  7.857605  7.883117  7.152239  6.944928  7.043353  7.252976  7.607450  7.564103  6.951530  6.881313 
average row locality = 456876/62805 = 7.274517
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1840      1839      1828      1828      1745      1745      1601      1601      1635      1635      1632      1632      1775      1775      1837      1837 
dram[1]:      1839      1839      1798      1798      1773      1773      1601      1601      1634      1634      1636      1636      1775      1775      1836      1835 
dram[2]:      1868      1868      1798      1798      1772      1772      1600      1600      1637      1637      1634      1634      1776      1776      1813      1813 
dram[3]:      1869      1869      1798      1798      1773      1773      1600      1600      1637      1637      1630      1630      1775      1775      1811      1811 
dram[4]:      1868      1868      1797      1797      1750      1750      1629      1629      1638      1638      1630      1630      1775      1775      1816      1816 
dram[5]:      1841      1841      1821      1821      1750      1750      1629      1629      1635      1635      1631      1631      1774      1774      1813      1813 
dram[6]:      1840      1840      1821      1821      1742      1742      1630      1630      1635      1635      1630      1630      1746      1746      1844      1844 
dram[7]:      1840      1840      1823      1823      1742      1742      1630      1630      1616      1616      1660      1660      1746      1746      1841      1841 
dram[8]:      1839      1839      1823      1823      1732      1732      1630      1630      1615      1615      1661      1661      1746      1746      1843      1844 
dram[9]:      1869      1869      1823      1823      1733      1733      1629      1630      1617      1617      1660      1660      1746      1746      1814      1814 
dram[10]:      1868      1868      1821      1821      1734      1734      1628      1628      1616      1616      1642      1642      1775      1775      1815      1815 
total reads: 305676
bank skew: 1869/1600 = 1.17
chip skew: 27806/27776 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:       7244      7193      6932      6884      6485      6438      7032      6980      7094      7048      7130      7080      7833      7772      7484      7431
dram[1]:       7249      7201      6851      6801      6581      6532      7034      6988      7098      7049      7115      7064      7830      7771      7494      7444
dram[2]:       7319      7268      6856      6809      6587      6539      7031      6978      7088      7042      7126      7077      7826      7769      7380      7326
dram[3]:       7318      7268      6851      6798      6580      6532      7042      6993      7090      7037      7153      7097      7833      7771      7389      7338
dram[4]:       7321      7273      6858      6813      6541      6490      7124      7078      7085      7040      7153      7106      7825      7769      7369      7320
dram[5]:       7235      7184      6890      6840      6539      6489      7131      7081      7092      7046      7147      7093      7836      7774      7386      7336
dram[6]:       7240      7195      6891      6845      6557      6508      7120      7075      7095      7052      7153      7105      7756      7700      7453      7403
dram[7]:       7235      7185      6886      6835      6559      6511      7124      7076      7030      6981      7237      7183      7766      7707      7468      7412
dram[8]:       7246      7199      6884      6837      6524      6473      7121      7074      7035      6989      7237      7184      7757      7701      7455      7402
dram[9]:       7313      7261      6888      6834      6524      6475      7127      7073      7028      6976      7237      7183      7766      7707      7387      7333
dram[10]:       7324      7274      6887      6840      6517      6466      7130      7081      7032      6984      7172      7120      7829      7773      7385      7333
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944928 n_act=5653 n_pre=5637 n_req=41525 n_rd=111140 n_write=54960 bw_util=0.296
n_activity=567890 dram_eff=0.585
bk0: 7360a 1038068i bk1: 7356a 1040710i bk2: 7312a 1040496i bk3: 7312a 1040597i bk4: 6980a 1046585i bk5: 6980a 1048189i bk6: 6404a 1049620i bk7: 6404a 1050785i bk8: 6540a 1048179i bk9: 6540a 1049114i bk10: 6528a 1047994i bk11: 6528a 1051127i bk12: 7100a 1040180i bk13: 7100a 1040715i bk14: 7348a 1036660i bk15: 7348a 1037896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f0e96e1b810 :  mf: uid=6427884, sid21:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2862417), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944673 n_act=5785 n_pre=5769 n_req=41523 n_rd=111131 n_write=54960 bw_util=0.296
n_activity=569517 dram_eff=0.5833
bk0: 7356a 1038113i bk1: 7356a 1042142i bk2: 7192a 1043057i bk3: 7192a 1043162i bk4: 7092a 1044292i bk5: 7091a 1045508i bk6: 6404a 1050643i bk7: 6404a 1051441i bk8: 6536a 1049613i bk9: 6536a 1049681i bk10: 6544a 1049949i bk11: 6544a 1051378i bk12: 7100a 1040722i bk13: 7100a 1042661i bk14: 7344a 1036373i bk15: 7340a 1038160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27901
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944748 n_act=5701 n_pre=5685 n_req=41546 n_rd=111184 n_write=55000 bw_util=0.2961
n_activity=569356 dram_eff=0.5838
bk0: 7472a 1037047i bk1: 7472a 1039247i bk2: 7192a 1041602i bk3: 7192a 1042108i bk4: 7088a 1044688i bk5: 7088a 1047299i bk6: 6400a 1050099i bk7: 6400a 1053218i bk8: 6548a 1048773i bk9: 6548a 1049745i bk10: 6536a 1050031i bk11: 6536a 1051501i bk12: 7104a 1041201i bk13: 7104a 1042409i bk14: 7252a 1038077i bk15: 7252a 1039211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944638 n_act=5796 n_pre=5780 n_req=41526 n_rd=111144 n_write=54960 bw_util=0.296
n_activity=567496 dram_eff=0.5854
bk0: 7476a 1035324i bk1: 7476a 1038183i bk2: 7192a 1041134i bk3: 7192a 1042545i bk4: 7092a 1044543i bk5: 7092a 1044291i bk6: 6400a 1050520i bk7: 6400a 1051024i bk8: 6548a 1047679i bk9: 6548a 1048498i bk10: 6520a 1048672i bk11: 6520a 1050862i bk12: 7100a 1039429i bk13: 7100a 1039795i bk14: 7244a 1038073i bk15: 7244a 1039666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944816 n_act=5647 n_pre=5631 n_req=41556 n_rd=111224 n_write=55000 bw_util=0.2962
n_activity=569186 dram_eff=0.5841
bk0: 7472a 1037266i bk1: 7472a 1040292i bk2: 7188a 1042382i bk3: 7188a 1042965i bk4: 7000a 1044124i bk5: 7000a 1048937i bk6: 6516a 1049539i bk7: 6516a 1050171i bk8: 6552a 1049859i bk9: 6552a 1049144i bk10: 6520a 1049834i bk11: 6520a 1052297i bk12: 7100a 1040094i bk13: 7100a 1043392i bk14: 7264a 1039028i bk15: 7264a 1040838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944742 n_act=5740 n_pre=5724 n_req=41528 n_rd=111152 n_write=54960 bw_util=0.296
n_activity=567823 dram_eff=0.5851
bk0: 7364a 1037654i bk1: 7364a 1038471i bk2: 7284a 1040144i bk3: 7284a 1040916i bk4: 7000a 1045892i bk5: 7000a 1047541i bk6: 6516a 1047861i bk7: 6516a 1050346i bk8: 6540a 1047542i bk9: 6540a 1046886i bk10: 6524a 1049982i bk11: 6524a 1052671i bk12: 7096a 1040083i bk13: 7096a 1042266i bk14: 7252a 1039363i bk15: 7252a 1040248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26311
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944890 n_act=5690 n_pre=5674 n_req=41516 n_rd=111104 n_write=54960 bw_util=0.2959
n_activity=568580 dram_eff=0.5841
bk0: 7360a 1039849i bk1: 7360a 1042229i bk2: 7284a 1041856i bk3: 7284a 1041194i bk4: 6968a 1045647i bk5: 6968a 1049135i bk6: 6520a 1049600i bk7: 6520a 1050604i bk8: 6540a 1048629i bk9: 6540a 1049212i bk10: 6520a 1048678i bk11: 6520a 1052541i bk12: 6984a 1042739i bk13: 6984a 1044421i bk14: 7376a 1038056i bk15: 7376a 1039240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25618
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944582 n_act=5764 n_pre=5748 n_req=41556 n_rd=111184 n_write=55040 bw_util=0.2962
n_activity=568731 dram_eff=0.5845
bk0: 7360a 1038183i bk1: 7360a 1039926i bk2: 7292a 1040499i bk3: 7292a 1043129i bk4: 6968a 1046633i bk5: 6968a 1048088i bk6: 6520a 1049026i bk7: 6520a 1050328i bk8: 6464a 1049507i bk9: 6464a 1049144i bk10: 6640a 1047847i bk11: 6640a 1050237i bk12: 6984a 1042218i bk13: 6984a 1044186i bk14: 7364a 1038536i bk15: 7364a 1039877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944856 n_act=5701 n_pre=5685 n_req=41519 n_rd=111116 n_write=54960 bw_util=0.296
n_activity=568732 dram_eff=0.584
bk0: 7356a 1038695i bk1: 7356a 1041328i bk2: 7292a 1040983i bk3: 7292a 1042801i bk4: 6928a 1046515i bk5: 6928a 1049091i bk6: 6520a 1048413i bk7: 6520a 1049439i bk8: 6460a 1049995i bk9: 6460a 1049884i bk10: 6644a 1046837i bk11: 6644a 1049973i bk12: 6984a 1042085i bk13: 6984a 1042389i bk14: 7372a 1037117i bk15: 7376a 1037554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27839
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944958 n_act=5642 n_pre=5626 n_req=41523 n_rd=111132 n_write=54960 bw_util=0.296
n_activity=568091 dram_eff=0.5847
bk0: 7476a 1036095i bk1: 7476a 1037277i bk2: 7292a 1040729i bk3: 7292a 1042535i bk4: 6932a 1048530i bk5: 6932a 1048365i bk6: 6516a 1048289i bk7: 6520a 1050471i bk8: 6468a 1049855i bk9: 6468a 1050478i bk10: 6640a 1046835i bk11: 6640a 1049476i bk12: 6984a 1043613i bk13: 6984a 1044626i bk14: 7256a 1038414i bk15: 7256a 1041360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24326
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1122318 n_nop=944728 n_act=5687 n_pre=5671 n_req=41558 n_rd=111192 n_write=55040 bw_util=0.2962
n_activity=569727 dram_eff=0.5835
bk0: 7472a 1036687i bk1: 7472a 1039174i bk2: 7284a 1041218i bk3: 7284a 1042338i bk4: 6936a 1047612i bk5: 6936a 1048433i bk6: 6512a 1049111i bk7: 6512a 1050369i bk8: 6464a 1051563i bk9: 6464a 1051505i bk10: 6568a 1048601i bk11: 6568a 1050947i bk12: 7100a 1040272i bk13: 7100a 1041273i bk14: 7260a 1039414i bk15: 7260a 1040337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26208

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 13893, Miss_rate = 0.656, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[1]: Access = 21148, Miss = 13892, Miss_rate = 0.657, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 13892, Miss_rate = 0.657, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 13891, Miss_rate = 0.657, Pending_hits = 1318, Reservation_fails = 0
L2_cache_bank[4]: Access = 21150, Miss = 13898, Miss_rate = 0.657, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[5]: Access = 21145, Miss = 13898, Miss_rate = 0.657, Pending_hits = 1299, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 13893, Miss_rate = 0.658, Pending_hits = 193, Reservation_fails = 0
L2_cache_bank[7]: Access = 21125, Miss = 13893, Miss_rate = 0.658, Pending_hits = 1304, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 13903, Miss_rate = 0.657, Pending_hits = 219, Reservation_fails = 1
L2_cache_bank[9]: Access = 21178, Miss = 13903, Miss_rate = 0.656, Pending_hits = 1342, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 13894, Miss_rate = 0.656, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[11]: Access = 21158, Miss = 13894, Miss_rate = 0.657, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 13888, Miss_rate = 0.657, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[13]: Access = 21158, Miss = 13888, Miss_rate = 0.656, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 13898, Miss_rate = 0.656, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 13898, Miss_rate = 0.656, Pending_hits = 1346, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 13889, Miss_rate = 0.656, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[17]: Access = 21153, Miss = 13890, Miss_rate = 0.657, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[18]: Access = 21153, Miss = 13891, Miss_rate = 0.657, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 13892, Miss_rate = 0.656, Pending_hits = 1308, Reservation_fails = 0
L2_cache_bank[20]: Access = 21188, Miss = 13899, Miss_rate = 0.656, Pending_hits = 197, Reservation_fails = 1
L2_cache_bank[21]: Access = 21188, Miss = 13899, Miss_rate = 0.656, Pending_hits = 1324, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 305676
L2_total_cache_miss_rate = 0.6566
L2_total_cache_pending_hits = 16865
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 142911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 154458
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51173
	minimum = 6
	maximum = 72
Network latency average = 8.38558
	minimum = 6
	maximum = 60
Slowest packet = 840965
Flit latency average = 6.83003
	minimum = 6
	maximum = 56
Slowest flit = 2318346
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237453
	minimum = 0.0187904 (at node 0)
	maximum = 0.0281856 (at node 19)
Accepted packet rate average = 0.0237453
	minimum = 0.0187904 (at node 0)
	maximum = 0.0281856 (at node 19)
Injected flit rate average = 0.0654456
	minimum = 0.0432995 (at node 0)
	maximum = 0.0867523 (at node 42)
Accepted flit rate average= 0.0654456
	minimum = 0.0602517 (at node 0)
	maximum = 0.0903776 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6558 (10 samples)
	minimum = 6 (10 samples)
	maximum = 184.5 (10 samples)
Network latency average = 9.88356 (10 samples)
	minimum = 6 (10 samples)
	maximum = 172.1 (10 samples)
Flit latency average = 9.01509 (10 samples)
	minimum = 6 (10 samples)
	maximum = 168.4 (10 samples)
Fragmentation average = 0.150311 (10 samples)
	minimum = 0 (10 samples)
	maximum = 127.3 (10 samples)
Injected packet rate average = 0.0210153 (10 samples)
	minimum = 0.0166304 (10 samples)
	maximum = 0.0249438 (10 samples)
Accepted packet rate average = 0.0210153 (10 samples)
	minimum = 0.0166304 (10 samples)
	maximum = 0.0249438 (10 samples)
Injected flit rate average = 0.057922 (10 samples)
	minimum = 0.0383174 (10 samples)
	maximum = 0.0768074 (10 samples)
Accepted flit rate average = 0.057922 (10 samples)
	minimum = 0.0533322 (10 samples)
	maximum = 0.079989 (10 samples)
Injected packet size average = 2.75619 (10 samples)
Accepted packet size average = 2.75619 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 54 sec (1914 sec)
gpgpu_simulation_rate = 150725 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 38922
gpu_sim_insn = 28848876
gpu_ipc =     741.1971
gpu_tot_sim_cycle = 3123490
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =     101.5971
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 10329
partiton_reqs_in_parallel = 856284
partiton_reqs_in_parallel_total    = 13155867
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.4861
partiton_reqs_in_parallel_util = 856284
partiton_reqs_in_parallel_util_total    = 13155867
gpu_sim_cycle_parition_util = 38922
gpu_tot_sim_cycle_parition_util    = 603739
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8033
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     113.2479 GB/Sec
L2_BW_total  =      15.5384 GB/Sec
gpu_total_sim_rate=153377

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6367276
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53112, 51058, 51130, 52989, 53123, 51068, 51138, 52994, 14515, 13917, 13972, 10848, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 292144
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:330875	W0_Idle:11296460	W0_Scoreboard:13297833	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 6393 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 3123489 
mrq_lat_table:235675 	37535 	24067 	51522 	59815 	42935 	23272 	13666 	9959 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	310286 	185667 	499 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12 	396501 	15140 	90 	0 	85185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288467 	55780 	1004 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	773 	118 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.746193  7.904145  7.723785  7.844156  7.415143  7.493404  7.942424  8.064615  8.538217  8.704545  7.085106  7.066313  7.868984  8.605263  7.574257  8.052631 
dram[1]:  7.863402  7.945312  7.593830  7.348258  6.980769  7.333333  8.064615  7.918429  8.348909  8.348909  7.252717  7.292350  7.890080  8.063014  7.231678  7.298329 
dram[2]:  7.888608  7.732010  7.593830  7.919571  7.520725  7.520725  8.424438  8.238994  8.854786  8.384375  7.267030  6.769035  8.000000  8.292957  7.171838  7.329268 
dram[3]:  7.871212  7.911168  7.753281  7.753281  7.602094  7.333333  8.187500  7.939394  7.665714  7.452778  7.145161  7.069149  7.911290  7.868984  7.396552  7.253623 
dram[4]:  8.157068  8.331551  7.916890  8.002710  7.407792  7.312820  8.312694  8.211009  7.712644  7.690545  7.322314  7.403900  8.063014  8.432665  7.693095  7.520000 
dram[5]:  7.909327  7.971279  7.869110  7.910526  7.024631  7.094527  8.496836  8.496836  7.406077  7.509804  7.448179  7.265028  8.217877  8.082417  7.475124  7.311436 
dram[6]:  8.138667  8.010499  7.994681  8.396648  7.543766  7.406250  8.214067  8.367601  7.573446  7.573446  7.242507  7.487324  7.398458  7.715818  7.660848  7.680000 
dram[7]:  7.785714  8.160428  7.732648  7.792746  7.311054  6.987715  8.664516  8.189024  7.207650  6.816537  7.694915  7.566667  8.039106  8.222857  7.540541  7.395181 
dram[8]:  7.589552  7.823077  8.064343  8.378830  7.162436  7.586021  8.164134  8.239264  7.491477  7.325000  7.465754  7.654494  7.778378  7.757412  7.955958  7.680000 
dram[9]:  7.734491  7.992308  7.792746  7.634518  7.734247  7.448549  8.443397  8.189024  7.945783  7.668605  7.673239  7.587744  8.039106  8.317919  7.629442  7.533834 
dram[10]:  8.072539  8.221636  8.102426  8.168478  7.204082  7.131313  8.387500  8.413794  7.577586  7.365922  7.491620  7.706897  8.107438  8.063014  7.370098  7.298543 
average row locality = 503500/65041 = 7.741271
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2029      2028      2012      2012      1918      1918      1774      1774      1801      1801      1794      1794      1967      1967      2029      2029 
dram[1]:      2028      2028      1979      1979      1949      1949      1774      1774      1800      1800      1799      1799      1967      1967      2028      2027 
dram[2]:      2060      2060      1979      1979      1948      1948      1773      1773      1803      1803      1797      1797      1968      1968      2002      2002 
dram[3]:      2061      2061      1979      1979      1949      1949      1773      1773      1803      1803      1793      1793      1967      1967      2000      2000 
dram[4]:      2060      2060      1978      1978      1924      1924      1805      1805      1804      1804      1793      1793      1967      1967      2005      2005 
dram[5]:      2030      2030      2004      2004      1924      1924      1805      1805      1801      1801      1794      1794      1966      1966      2002      2002 
dram[6]:      2029      2029      2004      2004      1916      1916      1806      1806      1801      1801      1793      1793      1935      1935      2036      2036 
dram[7]:      2029      2029      2006      2006      1916      1916      1806      1806      1780      1780      1826      1826      1935      1935      2033      2033 
dram[8]:      2028      2028      2006      2006      1905      1905      1806      1806      1779      1779      1827      1827      1935      1935      2035      2036 
dram[9]:      2061      2061      2006      2006      1906      1906      1805      1806      1780      1780      1826      1826      1935      1935      2003      2003 
dram[10]:      2060      2060      2004      2004      1907      1907      1804      1804      1779      1779      1806      1806      1967      1967      2004      2004 
total reads: 337180
bank skew: 2061/1773 = 1.16
chip skew: 30672/30640 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:       6596      6548      6328      6284      5934      5891      6383      6335      6463      6421      6502      6456      7089      7033      6800      6752
dram[1]:       6600      6556      6255      6208      6021      5976      6385      6342      6467      6422      6487      6440      7085      7032      6809      6763
dram[2]:       6663      6616      6259      6216      6026      5982      6382      6333      6459      6416      6497      6451      7083      7030      6708      6659
dram[3]:       6663      6616      6255      6206      6021      5976      6391      6347      6460      6412      6518      6467      7089      7031      6716      6669
dram[4]:       6665      6621      6261      6220      5983      5936      6466      6424      6456      6415      6519      6476      7082      7030      6699      6654
dram[5]:       6587      6540      6291      6245      5981      5935      6473      6426      6462      6419      6514      6464      7091      7034      6714      6668
dram[6]:       6592      6551      6292      6251      5996      5951      6463      6421      6464      6425      6519      6475      7019      6967      6775      6729
dram[7]:       6587      6541      6289      6241      5998      5954      6467      6422      6405      6360      6595      6546      7027      6973      6788      6737
dram[8]:       6597      6554      6287      6244      5966      5919      6464      6420      6410      6367      6595      6547      7019      6968      6777      6729
dram[9]:       6658      6611      6290      6240      5967      5921      6469      6420      6406      6358      6595      6545      7027      6972      6715      6665
dram[10]:       6668      6622      6288      6246      5961      5913      6472      6426      6409      6366      6537      6489      7085      7034      6713      6666
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999863 n_act=5849 n_pre=5833 n_req=45761 n_rd=122588 n_write=60456 bw_util=0.3065
n_activity=623470 dram_eff=0.5872
bk0: 8116a 1103384i bk1: 8112a 1107069i bk2: 8048a 1106192i bk3: 8048a 1107002i bk4: 7672a 1113159i bk5: 7672a 1114587i bk6: 7096a 1116271i bk7: 7096a 1117660i bk8: 7204a 1114689i bk9: 7204a 1115769i bk10: 7176a 1114572i bk11: 7176a 1117968i bk12: 7868a 1105575i bk13: 7868a 1106501i bk14: 8116a 1101506i bk15: 8116a 1103160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24974
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f0e8fe843d0 :  mf: uid=7070528, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3123489), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999589 n_act=5987 n_pre=5971 n_req=45761 n_rd=122586 n_write=60456 bw_util=0.3065
n_activity=625518 dram_eff=0.5852
bk0: 8112a 1103844i bk1: 8112a 1108121i bk2: 7916a 1108804i bk3: 7914a 1108933i bk4: 7796a 1110726i bk5: 7796a 1112424i bk6: 7096a 1117149i bk7: 7096a 1118644i bk8: 7200a 1116159i bk9: 7200a 1116071i bk10: 7196a 1116686i bk11: 7196a 1118527i bk12: 7868a 1106351i bk13: 7868a 1108505i bk14: 8112a 1101671i bk15: 8108a 1103598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999675 n_act=5897 n_pre=5881 n_req=45784 n_rd=122640 n_write=60496 bw_util=0.3066
n_activity=625079 dram_eff=0.586
bk0: 8240a 1102140i bk1: 8240a 1105255i bk2: 7916a 1107492i bk3: 7916a 1108695i bk4: 7792a 1111414i bk5: 7792a 1114018i bk6: 7092a 1116563i bk7: 7092a 1119758i bk8: 7212a 1115558i bk9: 7212a 1116497i bk10: 7188a 1116703i bk11: 7188a 1118798i bk12: 7872a 1106671i bk13: 7872a 1108227i bk14: 8008a 1103560i bk15: 8008a 1104524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999541 n_act=6004 n_pre=5988 n_req=45764 n_rd=122600 n_write=60456 bw_util=0.3065
n_activity=622990 dram_eff=0.5877
bk0: 8244a 1100494i bk1: 8244a 1104077i bk2: 7916a 1107093i bk3: 7916a 1108796i bk4: 7796a 1110579i bk5: 7796a 1110758i bk6: 7092a 1117161i bk7: 7092a 1117637i bk8: 7212a 1114345i bk9: 7212a 1115118i bk10: 7172a 1115734i bk11: 7172a 1117919i bk12: 7868a 1105024i bk13: 7868a 1105506i bk14: 8000a 1103393i bk15: 8000a 1104997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2537
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999719 n_act=5847 n_pre=5831 n_req=45798 n_rd=122688 n_write=60504 bw_util=0.3067
n_activity=625180 dram_eff=0.586
bk0: 8240a 1102622i bk1: 8240a 1105966i bk2: 7912a 1108280i bk3: 7912a 1109162i bk4: 7696a 1110685i bk5: 7696a 1115767i bk6: 7220a 1115926i bk7: 7220a 1116766i bk8: 7216a 1116262i bk9: 7216a 1116143i bk10: 7172a 1116619i bk11: 7172a 1119619i bk12: 7868a 1105514i bk13: 7868a 1109302i bk14: 8020a 1104276i bk15: 8020a 1106717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24117
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f0e8ff721e0 :  mf: uid=7070527, sid27:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (3123486), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999645 n_act=5948 n_pre=5932 n_req=45766 n_rd=122608 n_write=60456 bw_util=0.3065
n_activity=623713 dram_eff=0.587
bk0: 8120a 1102945i bk1: 8120a 1104653i bk2: 8016a 1106288i bk3: 8016a 1107062i bk4: 7696a 1112480i bk5: 7696a 1114173i bk6: 7220a 1114601i bk7: 7220a 1117257i bk8: 7204a 1114245i bk9: 7204a 1113234i bk10: 7176a 1116594i bk11: 7176a 1119631i bk12: 7864a 1105563i bk13: 7864a 1107971i bk14: 8008a 1104832i bk15: 8008a 1105628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2547
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999805 n_act=5892 n_pre=5876 n_req=45754 n_rd=122560 n_write=60456 bw_util=0.3064
n_activity=624126 dram_eff=0.5865
bk0: 8116a 1105308i bk1: 8116a 1108251i bk2: 8016a 1107615i bk3: 8016a 1107328i bk4: 7664a 1112545i bk5: 7664a 1115963i bk6: 7224a 1115644i bk7: 7224a 1117186i bk8: 7204a 1114993i bk9: 7204a 1115869i bk10: 7172a 1115239i bk11: 7172a 1119400i bk12: 7740a 1107912i bk13: 7740a 1110094i bk14: 8144a 1103270i bk15: 8144a 1105147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24566
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f0e8f770e70 :  mf: uid=7070526, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3123484), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999469 n_act=5972 n_pre=5956 n_req=45798 n_rd=122648 n_write=60544 bw_util=0.3067
n_activity=624743 dram_eff=0.5865
bk0: 8116a 1103421i bk1: 8116a 1105919i bk2: 8024a 1106377i bk3: 8024a 1109603i bk4: 7664a 1113205i bk5: 7664a 1114793i bk6: 7224a 1115404i bk7: 7224a 1117144i bk8: 7120a 1116162i bk9: 7120a 1116023i bk10: 7304a 1114456i bk11: 7304a 1116975i bk12: 7740a 1107767i bk13: 7740a 1110111i bk14: 8132a 1103808i bk15: 8132a 1105250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22699
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999767 n_act=5905 n_pre=5889 n_req=45757 n_rd=122572 n_write=60456 bw_util=0.3064
n_activity=624530 dram_eff=0.5861
bk0: 8112a 1104317i bk1: 8112a 1107270i bk2: 8024a 1106598i bk3: 8024a 1108876i bk4: 7620a 1112973i bk5: 7620a 1115640i bk6: 7224a 1114499i bk7: 7224a 1116017i bk8: 7116a 1116257i bk9: 7116a 1117012i bk10: 7308a 1113320i bk11: 7308a 1116629i bk12: 7740a 1107576i bk13: 7740a 1108117i bk14: 8140a 1102475i bk15: 8144a 1102714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26432
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999869 n_act=5850 n_pre=5834 n_req=45759 n_rd=122580 n_write=60456 bw_util=0.3064
n_activity=624082 dram_eff=0.5866
bk0: 8244a 1101451i bk1: 8244a 1103416i bk2: 8024a 1106840i bk3: 8024a 1109002i bk4: 7624a 1115057i bk5: 7624a 1114848i bk6: 7220a 1114507i bk7: 7224a 1117371i bk8: 7120a 1116396i bk9: 7120a 1117088i bk10: 7304a 1113073i bk11: 7304a 1116582i bk12: 7740a 1108986i bk13: 7740a 1110504i bk14: 8012a 1103433i bk15: 8012a 1107095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23176
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1194589 n_nop=999631 n_act=5891 n_pre=5875 n_req=45798 n_rd=122648 n_write=60544 bw_util=0.3067
n_activity=625483 dram_eff=0.5858
bk0: 8240a 1102062i bk1: 8240a 1105049i bk2: 8016a 1107224i bk3: 8016a 1108314i bk4: 7628a 1113987i bk5: 7628a 1115435i bk6: 7216a 1115378i bk7: 7216a 1117129i bk8: 7116a 1118259i bk9: 7116a 1118380i bk10: 7224a 1115260i bk11: 7224a 1117980i bk12: 7868a 1105719i bk13: 7868a 1106579i bk14: 8016a 1104645i bk15: 8016a 1106121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24721

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15324, Miss_rate = 0.658, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[1]: Access = 23260, Miss = 15323, Miss_rate = 0.659, Pending_hits = 1322, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15324, Miss_rate = 0.659, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15323, Miss_rate = 0.659, Pending_hits = 1320, Reservation_fails = 0
L2_cache_bank[4]: Access = 23265, Miss = 15330, Miss_rate = 0.659, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[5]: Access = 23260, Miss = 15330, Miss_rate = 0.659, Pending_hits = 1302, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15325, Miss_rate = 0.659, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[7]: Access = 23237, Miss = 15325, Miss_rate = 0.660, Pending_hits = 1307, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15336, Miss_rate = 0.659, Pending_hits = 221, Reservation_fails = 1
L2_cache_bank[9]: Access = 23293, Miss = 15336, Miss_rate = 0.658, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15326, Miss_rate = 0.658, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[11]: Access = 23271, Miss = 15326, Miss_rate = 0.659, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15320, Miss_rate = 0.659, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[13]: Access = 23271, Miss = 15320, Miss_rate = 0.658, Pending_hits = 1333, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15331, Miss_rate = 0.658, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15331, Miss_rate = 0.658, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15321, Miss_rate = 0.658, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[17]: Access = 23266, Miss = 15322, Miss_rate = 0.659, Pending_hits = 1315, Reservation_fails = 0
L2_cache_bank[18]: Access = 23265, Miss = 15322, Miss_rate = 0.659, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15323, Miss_rate = 0.658, Pending_hits = 1310, Reservation_fails = 0
L2_cache_bank[20]: Access = 23304, Miss = 15331, Miss_rate = 0.658, Pending_hits = 200, Reservation_fails = 1
L2_cache_bank[21]: Access = 23304, Miss = 15331, Miss_rate = 0.658, Pending_hits = 1327, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 337180
L2_total_cache_miss_rate = 0.6585
L2_total_cache_pending_hits = 16918
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 157858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 170842
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.095

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59078
	minimum = 6
	maximum = 55
Network latency average = 8.46155
	minimum = 6
	maximum = 42
Slowest packet = 932140
Flit latency average = 6.93344
	minimum = 6
	maximum = 38
Slowest flit = 2619389
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238966
	minimum = 0.0189101 (at node 5)
	maximum = 0.0283651 (at node 0)
Accepted packet rate average = 0.0238966
	minimum = 0.0189101 (at node 5)
	maximum = 0.0283651 (at node 0)
Injected flit rate average = 0.0658626
	minimum = 0.0435754 (at node 5)
	maximum = 0.0873051 (at node 42)
Accepted flit rate average= 0.0658626
	minimum = 0.0606356 (at node 5)
	maximum = 0.0909535 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4681 (11 samples)
	minimum = 6 (11 samples)
	maximum = 172.727 (11 samples)
Network latency average = 9.75428 (11 samples)
	minimum = 6 (11 samples)
	maximum = 160.273 (11 samples)
Flit latency average = 8.82585 (11 samples)
	minimum = 6 (11 samples)
	maximum = 156.545 (11 samples)
Fragmentation average = 0.136646 (11 samples)
	minimum = 0 (11 samples)
	maximum = 115.727 (11 samples)
Injected packet rate average = 0.0212772 (11 samples)
	minimum = 0.0168377 (11 samples)
	maximum = 0.0252548 (11 samples)
Accepted packet rate average = 0.0212772 (11 samples)
	minimum = 0.0168377 (11 samples)
	maximum = 0.0252548 (11 samples)
Injected flit rate average = 0.0586439 (11 samples)
	minimum = 0.0387954 (11 samples)
	maximum = 0.0777617 (11 samples)
Accepted flit rate average = 0.0586439 (11 samples)
	minimum = 0.0539961 (11 samples)
	maximum = 0.0809858 (11 samples)
Injected packet size average = 2.75618 (11 samples)
Accepted packet size average = 2.75618 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 29 sec (2069 sec)
gpgpu_simulation_rate = 153377 (inst/sec)
gpgpu_simulation_rate = 1509 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39352
gpu_sim_insn = 28848876
gpu_ipc =     733.0981
gpu_tot_sim_cycle = 3384992
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =     102.2710
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 10563
partiton_reqs_in_parallel = 865744
partiton_reqs_in_parallel_total    = 14012151
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3953
partiton_reqs_in_parallel_util = 865744
partiton_reqs_in_parallel_util_total    = 14012151
gpu_sim_cycle_parition_util = 39352
gpu_tot_sim_cycle_parition_util    = 642661
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8147
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     112.0104 GB/Sec
L2_BW_total  =      15.6402 GB/Sec
gpu_total_sim_rate=155519

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6946504
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57938, 55697, 55776, 57801, 57949, 55705, 55784, 57809, 14515, 13917, 13972, 10848, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 292185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 301
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360820	W0_Idle:11311735	W0_Scoreboard:14439158	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 5879 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 3384991 
mrq_lat_table:255513 	40089 	26185 	57137 	67027 	48065 	26158 	14921 	9975 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	339209 	203235 	512 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	440376 	17241 	100 	0 	85701 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315255 	60330 	1050 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	850 	119 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.343612  7.473094  7.433708  7.535307  7.008989  7.137300  7.758152  7.821918  8.141666  8.141666  6.797203  6.750000  7.671463  8.309091  7.193965  7.586364 
dram[1]:  7.644495  7.644495  7.304740  7.034782  6.588843  6.902597  7.821918  7.613333  8.161560  8.071626  6.938242  6.971360  7.474299  7.653110  7.054968  7.113007 
dram[2]:  7.416122  7.289079  7.271910  7.578454  7.116071  7.147982  8.131054  7.797814  8.404012  7.927027  7.050725  6.501113  7.748184  7.920792  6.817048  6.976596 
dram[3]:  7.500000  7.634529  7.439080  7.337869  7.086667  6.962882  7.713513  7.471204  7.482143  7.224138  6.907363  6.874704  7.562648  7.527059  7.186403  7.002137 
dram[4]:  7.807340  7.953271  7.684085  7.684085  7.132118  6.926991  7.841823  7.758621  7.371859  7.390428  7.198020  7.162561  7.616667  7.957711  7.245033  7.134783 
dram[5]:  7.579545  7.596811  7.520548  7.520548  6.690171  6.633474  8.170391  8.080111  7.183824  7.272953  7.165025  7.009639  7.857494  7.781022  7.190790  7.021413 
dram[6]:  7.881797  7.771562  7.805687  8.113300  7.243619  7.000000  7.844504  7.929539  7.327500  7.327500  7.058252  7.306533  7.076923  7.412322  7.208602  7.255411 
dram[7]:  7.475337  7.682028  7.340757  7.457014  6.984340  6.656716  8.360000  7.908108  6.966184  6.510158  7.358025  7.078385  7.800499  7.839599  7.233261  7.080338 
dram[8]:  7.277293  7.540724  7.755294  7.980629  6.764192  7.138249  7.720316  7.865592  7.317259  7.100985  7.200483  7.360494  7.465394  7.412322  7.581448  7.255411 
dram[9]:  7.291221  7.467105  7.357143  7.357143  7.431654  7.091533  7.991803  7.865592  7.513021  7.285354  7.303922  7.095238  7.723457  8.041131  7.256637  7.023555 
dram[10]:  7.807340  7.789474  7.714286  7.732394  6.798245  6.768559  7.989071  8.010959  7.394872  7.103448  7.138686  7.280397  7.689904  7.580569  6.951271  6.892857 
average row locality = 550124/74351 = 7.399013
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2218      2217      2204      2204      2105      2105      1931      1931      1971      1971      1968      1968      2143      2143      2216      2216 
dram[1]:      2217      2217      2168      2168      2139      2139      1931      1931      1970      1970      1973      1973      2143      2143      2215      2214 
dram[2]:      2252      2252      2168      2168      2138      2138      1930      1930      1973      1973      1971      1971      2144      2144      2187      2187 
dram[3]:      2253      2253      2168      2168      2139      2139      1930      1930      1973      1973      1966      1966      2143      2143      2185      2185 
dram[4]:      2252      2252      2167      2167      2111      2111      1965      1965      1974      1974      1966      1966      2143      2143      2190      2190 
dram[5]:      2219      2219      2196      2196      2111      2111      1965      1965      1971      1971      1967      1967      2142      2142      2187      2187 
dram[6]:      2218      2218      2196      2196      2102      2102      1966      1966      1971      1971      1966      1966      2108      2108      2224      2224 
dram[7]:      2218      2218      2198      2198      2102      2102      1966      1966      1948      1948      2002      2002      2108      2108      2221      2221 
dram[8]:      2217      2217      2198      2198      2090      2090      1966      1966      1947      1947      2003      2003      2108      2108      2223      2224 
dram[9]:      2253      2253      2198      2198      2091      2091      1965      1966      1949      1949      2002      2002      2108      2108      2188      2188 
dram[10]:      2252      2252      2196      2196      2092      2092      1964      1964      1948      1948      1980      1980      2143      2143      2189      2189 
total reads: 368684
bank skew: 2253/1930 = 1.17
chip skew: 33536/33502 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:       6057      6013      5797      5756      5423      5383      5878      5834      5931      5892      5960      5917      6540      6488      6253      6208
dram[1]:       6060      6020      5730      5686      5503      5461      5880      5840      5934      5893      5948      5903      6537      6487      6261      6218
dram[2]:       6119      6075      5734      5693      5507      5466      5877      5831      5928      5888      5956      5913      6535      6486      6166      6121
dram[3]:       6118      6075      5729      5684      5502      5460      5885      5844      5929      5884      5978      5930      6540      6487      6173      6130
dram[4]:       6120      6080      5734      5697      5470      5426      5954      5915      5925      5887      5979      5938      6534      6486      6159      6117
dram[5]:       6049      6006      5761      5718      5468      5425      5960      5917      5930      5891      5974      5928      6542      6489      6171      6129
dram[6]:       6053      6015      5762      5723      5482      5440      5951      5912      5932      5896      5978      5938      6476      6428      6227      6186
dram[7]:       6049      6007      5759      5715      5484      5442      5954      5913      5879      5837      6049      6003      6484      6434      6239      6193
dram[8]:       6057      6018      5757      5717      5454      5411      5952      5912      5882      5843      6049      6004      6477      6429      6229      6185
dram[9]:       6114      6070      5761      5714      5455      5413      5957      5911      5877      5833      6049      6002      6485      6433      6174      6127
dram[10]:       6123      6080      5758      5719      5450      5405      5959      5917      5880      5839      5996      5951      6537      6489      6171      6128
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054305 n_act=6687 n_pre=6671 n_req=49999 n_rd=134044 n_write=65952 bw_util=0.3155
n_activity=682805 dram_eff=0.5858
bk0: 8872a 1168777i bk1: 8868a 1172808i bk2: 8816a 1171556i bk3: 8816a 1173242i bk4: 8420a 1179166i bk5: 8420a 1181181i bk6: 7724a 1183325i bk7: 7724a 1184978i bk8: 7884a 1181562i bk9: 7884a 1182349i bk10: 7872a 1180969i bk11: 7872a 1184869i bk12: 8572a 1171955i bk13: 8572a 1173452i bk14: 8864a 1167057i bk15: 8864a 1168858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f0e8463a0a0 :  mf: uid=7713172, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3384991), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054058 n_act=6811 n_pre=6795 n_req=49999 n_rd=134043 n_write=65952 bw_util=0.3155
n_activity=685283 dram_eff=0.5837
bk0: 8868a 1170125i bk1: 8868a 1174233i bk2: 8672a 1174324i bk3: 8672a 1174929i bk4: 8556a 1176355i bk5: 8555a 1178791i bk6: 7724a 1183808i bk7: 7724a 1186145i bk8: 7880a 1183275i bk9: 7880a 1183161i bk10: 7892a 1183272i bk11: 7892a 1185692i bk12: 8572a 1172564i bk13: 8572a 1175176i bk14: 8860a 1167519i bk15: 8856a 1169982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054053 n_act=6759 n_pre=6743 n_req=50026 n_rd=134104 n_write=66000 bw_util=0.3157
n_activity=684551 dram_eff=0.5846
bk0: 9008a 1167216i bk1: 9008a 1170874i bk2: 8672a 1173155i bk3: 8672a 1174807i bk4: 8552a 1177230i bk5: 8552a 1179936i bk6: 7720a 1183548i bk7: 7720a 1186858i bk8: 7892a 1182338i bk9: 7892a 1183431i bk10: 7884a 1183482i bk11: 7884a 1185738i bk12: 8576a 1173107i bk13: 8576a 1174663i bk14: 8748a 1169317i bk15: 8748a 1170619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23986
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1053967 n_act=6850 n_pre=6834 n_req=50002 n_rd=134056 n_write=65952 bw_util=0.3156
n_activity=682724 dram_eff=0.5859
bk0: 9012a 1165869i bk1: 9012a 1170389i bk2: 8672a 1172739i bk3: 8672a 1174484i bk4: 8556a 1176008i bk5: 8556a 1176826i bk6: 7720a 1183732i bk7: 7720a 1184697i bk8: 7892a 1180986i bk9: 7892a 1182200i bk10: 7864a 1182485i bk11: 7864a 1185276i bk12: 8572a 1171008i bk13: 8572a 1171902i bk14: 8740a 1168800i bk15: 8740a 1170921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054157 n_act=6687 n_pre=6671 n_req=50036 n_rd=134144 n_write=66000 bw_util=0.3158
n_activity=684264 dram_eff=0.585
bk0: 9008a 1168385i bk1: 9008a 1171580i bk2: 8668a 1174497i bk3: 8668a 1175227i bk4: 8444a 1176608i bk5: 8444a 1181666i bk6: 7860a 1182572i bk7: 7860a 1183943i bk8: 7896a 1183072i bk9: 7896a 1183216i bk10: 7864a 1183642i bk11: 7864a 1186783i bk12: 8572a 1171832i bk13: 8572a 1175572i bk14: 8760a 1170311i bk15: 8760a 1172546i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7f0e84608c50 :  mf: uid=7713170, sid09:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (3384991), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054083 n_act=6788 n_pre=6772 n_req=50004 n_rd=134064 n_write=65952 bw_util=0.3156
n_activity=683017 dram_eff=0.5857
bk0: 8876a 1168853i bk1: 8876a 1170686i bk2: 8784a 1171975i bk3: 8784a 1172777i bk4: 8444a 1178361i bk5: 8444a 1180084i bk6: 7860a 1181266i bk7: 7860a 1184047i bk8: 7884a 1180880i bk9: 7884a 1180140i bk10: 7868a 1183564i bk11: 7868a 1186194i bk12: 8568a 1171804i bk13: 8568a 1174622i bk14: 8748a 1170726i bk15: 8748a 1171471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24847
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054315 n_act=6700 n_pre=6684 n_req=49990 n_rd=134008 n_write=65952 bw_util=0.3155
n_activity=683152 dram_eff=0.5854
bk0: 8872a 1171238i bk1: 8872a 1174377i bk2: 8784a 1173362i bk3: 8784a 1172933i bk4: 8408a 1178466i bk5: 8408a 1182044i bk6: 7864a 1182507i bk7: 7864a 1184325i bk8: 7884a 1181769i bk9: 7884a 1182660i bk10: 7864a 1182110i bk11: 7864a 1186556i bk12: 8432a 1174578i bk13: 8432a 1176891i bk14: 8896a 1168719i bk15: 8896a 1170835i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24732
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7f0e845ba9d0 :  mf: uid=7713171, sid09:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (3384989), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1053871 n_act=6826 n_pre=6810 n_req=50038 n_rd=134104 n_write=66048 bw_util=0.3158
n_activity=684134 dram_eff=0.5851
bk0: 8872a 1168993i bk1: 8872a 1171392i bk2: 8792a 1171676i bk3: 8792a 1175378i bk4: 8408a 1179249i bk5: 8408a 1180987i bk6: 7864a 1182217i bk7: 7864a 1184156i bk8: 7792a 1182612i bk9: 7792a 1183096i bk10: 8008a 1180939i bk11: 8008a 1183793i bk12: 8432a 1174226i bk13: 8432a 1176857i bk14: 8884a 1169459i bk15: 8884a 1170945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22671
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054213 n_act=6745 n_pre=6729 n_req=49993 n_rd=134020 n_write=65952 bw_util=0.3155
n_activity=683985 dram_eff=0.5847
bk0: 8868a 1170043i bk1: 8868a 1173356i bk2: 8792a 1172511i bk3: 8792a 1175071i bk4: 8360a 1178832i bk5: 8360a 1181517i bk6: 7864a 1180958i bk7: 7864a 1183141i bk8: 7788a 1182978i bk9: 7788a 1184059i bk10: 8012a 1179873i bk11: 8012a 1183560i bk12: 8432a 1173968i bk13: 8432a 1174911i bk14: 8892a 1168533i bk15: 8896a 1168493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25895
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1054223 n_act=6732 n_pre=6716 n_req=49997 n_rd=134036 n_write=65952 bw_util=0.3155
n_activity=683713 dram_eff=0.585
bk0: 9012a 1167048i bk1: 9012a 1169109i bk2: 8792a 1171938i bk3: 8792a 1175099i bk4: 8364a 1181304i bk5: 8364a 1181313i bk6: 7860a 1181313i bk7: 7864a 1184237i bk8: 7796a 1182993i bk9: 7796a 1183869i bk10: 8008a 1179226i bk11: 8008a 1183149i bk12: 8432a 1175557i bk13: 8432a 1177837i bk14: 8752a 1169137i bk15: 8752a 1172703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22938
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1267659 n_nop=1053981 n_act=6767 n_pre=6751 n_req=50040 n_rd=134112 n_write=66048 bw_util=0.3158
n_activity=685182 dram_eff=0.5843
bk0: 9008a 1167873i bk1: 9008a 1170926i bk2: 8784a 1172546i bk3: 8784a 1173801i bk4: 8368a 1179964i bk5: 8368a 1181435i bk6: 7856a 1181900i bk7: 7856a 1183897i bk8: 7792a 1185094i bk9: 7792a 1185398i bk10: 7920a 1181786i bk11: 7920a 1185070i bk12: 8572a 1171835i bk13: 8572a 1172992i bk14: 8756a 1170372i bk15: 8756a 1172117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24426

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 16756, Miss_rate = 0.659, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[1]: Access = 25372, Miss = 16755, Miss_rate = 0.660, Pending_hits = 1327, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 16756, Miss_rate = 0.660, Pending_hits = 205, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 16755, Miss_rate = 0.660, Pending_hits = 1325, Reservation_fails = 0
L2_cache_bank[4]: Access = 25380, Miss = 16763, Miss_rate = 0.660, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[5]: Access = 25374, Miss = 16763, Miss_rate = 0.661, Pending_hits = 1308, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 16757, Miss_rate = 0.661, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[7]: Access = 25350, Miss = 16757, Miss_rate = 0.661, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 16768, Miss_rate = 0.660, Pending_hits = 228, Reservation_fails = 1
L2_cache_bank[9]: Access = 25408, Miss = 16768, Miss_rate = 0.660, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 16758, Miss_rate = 0.660, Pending_hits = 233, Reservation_fails = 0
L2_cache_bank[11]: Access = 25384, Miss = 16758, Miss_rate = 0.660, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 16751, Miss_rate = 0.660, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[13]: Access = 25384, Miss = 16751, Miss_rate = 0.660, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 16763, Miss_rate = 0.659, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 16763, Miss_rate = 0.659, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 16752, Miss_rate = 0.660, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[17]: Access = 25378, Miss = 16753, Miss_rate = 0.660, Pending_hits = 1320, Reservation_fails = 0
L2_cache_bank[18]: Access = 25378, Miss = 16754, Miss_rate = 0.660, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 16755, Miss_rate = 0.660, Pending_hits = 1315, Reservation_fails = 0
L2_cache_bank[20]: Access = 25420, Miss = 16764, Miss_rate = 0.659, Pending_hits = 207, Reservation_fails = 1
L2_cache_bank[21]: Access = 25420, Miss = 16764, Miss_rate = 0.659, Pending_hits = 1332, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 368684
L2_total_cache_miss_rate = 0.6601
L2_total_cache_pending_hits = 17032
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 172744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 187226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50492
	minimum = 6
	maximum = 54
Network latency average = 8.38994
	minimum = 6
	maximum = 49
Slowest packet = 1025216
Flit latency average = 6.83753
	minimum = 6
	maximum = 45
Slowest flit = 2831037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236355
	minimum = 0.0187035 (at node 0)
	maximum = 0.0280552 (at node 7)
Accepted packet rate average = 0.0236355
	minimum = 0.0187035 (at node 0)
	maximum = 0.0280552 (at node 7)
Injected flit rate average = 0.0651429
	minimum = 0.0430993 (at node 0)
	maximum = 0.086351 (at node 42)
Accepted flit rate average= 0.0651429
	minimum = 0.0599731 (at node 0)
	maximum = 0.0899596 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3045 (12 samples)
	minimum = 6 (12 samples)
	maximum = 162.833 (12 samples)
Network latency average = 9.64059 (12 samples)
	minimum = 6 (12 samples)
	maximum = 151 (12 samples)
Flit latency average = 8.66016 (12 samples)
	minimum = 6 (12 samples)
	maximum = 147.25 (12 samples)
Fragmentation average = 0.125259 (12 samples)
	minimum = 0 (12 samples)
	maximum = 106.083 (12 samples)
Injected packet rate average = 0.0214737 (12 samples)
	minimum = 0.0169932 (12 samples)
	maximum = 0.0254882 (12 samples)
Accepted packet rate average = 0.0214737 (12 samples)
	minimum = 0.0169932 (12 samples)
	maximum = 0.0254882 (12 samples)
Injected flit rate average = 0.0591855 (12 samples)
	minimum = 0.039154 (12 samples)
	maximum = 0.0784775 (12 samples)
Accepted flit rate average = 0.0591855 (12 samples)
	minimum = 0.0544942 (12 samples)
	maximum = 0.0817336 (12 samples)
Injected packet size average = 2.75618 (12 samples)
Accepted packet size average = 2.75618 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 6 sec (2226 sec)
gpgpu_simulation_rate = 155519 (inst/sec)
gpgpu_simulation_rate = 1520 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 38952
gpu_sim_insn = 28848876
gpu_ipc =     740.6263
gpu_tot_sim_cycle = 3646094
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =     102.8595
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 11039
partiton_reqs_in_parallel = 856944
partiton_reqs_in_parallel_total    = 14877895
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3155
partiton_reqs_in_parallel_util = 856944
partiton_reqs_in_parallel_util_total    = 14877895
gpu_sim_cycle_parition_util = 38952
gpu_tot_sim_cycle_parition_util    = 682013
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8247
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     113.1607 GB/Sec
L2_BW_total  =      15.7291 GB/Sec
gpu_total_sim_rate=157379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7525732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62764, 60341, 60422, 62617, 62775, 60344, 60430, 62625, 14515, 13917, 13972, 10848, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 292216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:390946	W0_Idle:11327009	W0_Scoreboard:15567732	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 5444 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 3646093 
mrq_lat_table:276413 	44079 	28688 	61624 	72709 	52796 	29272 	16041 	10072 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371441 	217474 	545 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	484052 	19539 	114 	0 	86217 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	341540 	65355 	1124 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	925 	121 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.759656  7.893013  7.799564  7.902870  7.388158  7.520089  8.192612  8.257978  8.563342  8.563342  7.160998  7.112613  8.128205  8.783376  7.554167  7.951755 
dram[1]:  8.069197  8.069197  7.663020  7.388186  6.959596  7.283298  8.257978  8.044042  8.537635  8.446809  7.307159  7.341067  7.889140  8.071759  7.413088  7.441478 
dram[2]:  7.838641  7.707725  7.629630  7.905192  7.503268  7.536105  8.574586  8.233421  8.830556  8.343832  7.422535  6.859002  8.207059  8.384615  7.164990  7.297131 
dram[3]:  7.924893  8.063319  7.799554  7.696703  7.472885  7.345416  8.146981  7.898219  7.849383  7.551069  7.277136  7.243678  7.979405  7.943052  7.540254  7.353306 
dram[4]:  8.241072  8.390909  8.048276  8.048276  7.517778  7.306695  8.283854  8.156410  7.737226  7.756098  7.574519  7.538278  8.071759  8.422706  7.631691  7.487395 
dram[5]:  8.002213  8.019956  7.884956  7.884956  7.062631  7.004141  8.620596  8.528151  7.546318  7.600479  7.540670  7.381733  8.280285  8.202353  7.544491  7.372671 
dram[6]:  8.312644  8.199547  8.211982  8.526316  7.633484  7.382932  8.286458  8.329843  7.692494  7.692494  7.431604  7.685366  7.478070  7.821101  7.599165  7.615063 
dram[7]:  7.895196  8.107623  7.701944  7.820176  7.366812  7.029167  8.814404  8.351707  7.320843  6.825327  7.743405  7.457275  8.216867  8.256659  7.592902  7.437628 
dram[8]:  7.691489  7.962555  8.160183  8.390588  7.138593  7.523595  8.158975  8.308094  7.678133  7.458234  7.582160  7.745803  7.875288  7.821101  7.980263  7.615063 
dram[9]:  7.709812  7.891026  7.718615  7.718615  7.824766  7.475446  8.437666  8.308094  7.874055  7.605839  7.688095  7.474537  8.138425  8.461538  7.578723  7.374741 
dram[10]:  8.241072  8.222717  8.118451  8.136987  7.173448  7.142857  8.435013  8.457447  7.754343  7.422803  7.515367  7.660241  8.109303  7.997706  7.301229  7.241870 
average row locality = 596748/76601 = 7.790342
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2407      2406      2388      2388      2278      2278      2104      2104      2137      2137      2130      2130      2335      2335      2408      2408 
dram[1]:      2406      2406      2349      2349      2315      2315      2104      2104      2136      2136      2136      2136      2335      2335      2407      2406 
dram[2]:      2444      2444      2349      2349      2314      2314      2103      2103      2139      2139      2134      2134      2336      2336      2376      2376 
dram[3]:      2445      2445      2349      2349      2315      2315      2103      2103      2139      2139      2129      2129      2335      2335      2374      2374 
dram[4]:      2444      2444      2348      2348      2285      2285      2141      2141      2140      2140      2129      2129      2335      2335      2379      2379 
dram[5]:      2408      2408      2379      2379      2285      2285      2141      2141      2137      2137      2130      2130      2334      2334      2376      2376 
dram[6]:      2407      2407      2379      2379      2276      2276      2142      2142      2137      2137      2129      2129      2297      2297      2416      2416 
dram[7]:      2407      2407      2381      2381      2276      2276      2142      2142      2112      2112      2168      2168      2297      2297      2413      2413 
dram[8]:      2406      2406      2381      2381      2263      2263      2142      2142      2111      2111      2169      2169      2297      2297      2415      2416 
dram[9]:      2445      2445      2381      2381      2264      2264      2141      2142      2112      2112      2168      2168      2297      2297      2377      2377 
dram[10]:      2444      2444      2379      2379      2265      2265      2140      2140      2111      2111      2144      2144      2335      2335      2378      2378 
total reads: 400188
bank skew: 2445/2103 = 1.16
chip skew: 36402/36366 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:       5602      5561      5374      5335      5038      5000      5423      5382      5490      5453      5520      5480      6019      5970      5774      5732
dram[1]:       5605      5567      5312      5271      5111      5072      5425      5388      5492      5454      5508      5466      6016      5969      5781      5741
dram[2]:       5659      5619      5315      5278      5115      5076      5422      5379      5486      5449      5515      5475      6014      5968      5695      5653
dram[3]:       5658      5619      5312      5270      5110      5071      5430      5391      5488      5446      5533      5489      6019      5969      5701      5662
dram[4]:       5660      5622      5316      5281      5079      5039      5493      5456      5484      5448      5534      5497      6013      5968      5689      5650
dram[5]:       5595      5555      5342      5302      5078      5038      5499      5458      5489      5451      5531      5487      6020      5971      5700      5661
dram[6]:       5599      5563      5343      5307      5089      5050      5491      5454      5490      5456      5534      5496      5960      5914      5752      5713
dram[7]:       5595      5555      5340      5299      5091      5053      5494      5455      5441      5402      5599      5556      5967      5920      5762      5719
dram[8]:       5602      5566      5339      5302      5064      5024      5492      5454      5444      5407      5599      5557      5960      5916      5754      5713
dram[9]:       5654      5614      5342      5298      5065      5025      5496      5453      5442      5400      5599      5556      5967      5920      5702      5659
dram[10]:       5662      5623      5339      5302      5060      5019      5497      5458      5444      5406      5551      5509      6015      5971      5701      5660
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7f0ea15c4cb0 :  mf: uid=8355814, sid17:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (3646088), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109292 n_act=6885 n_pre=6869 n_req=54235 n_rd=145492 n_write=71448 bw_util=0.3238
n_activity=738616 dram_eff=0.5874
bk0: 9628a 1234662i bk1: 9624a 1238847i bk2: 9552a 1237593i bk3: 9552a 1239747i bk4: 9112a 1245867i bk5: 9112a 1247743i bk6: 8416a 1249847i bk7: 8416a 1251934i bk8: 8548a 1248128i bk9: 8548a 1249382i bk10: 8520a 1247865i bk11: 8520a 1252286i bk12: 9340a 1237460i bk13: 9340a 1239403i bk14: 9632a 1232479i bk15: 9632a 1234245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23716
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109016 n_act=7019 n_pre=7003 n_req=54237 n_rd=145500 n_write=71448 bw_util=0.3238
n_activity=741280 dram_eff=0.5853
bk0: 9624a 1235836i bk1: 9624a 1240606i bk2: 9396a 1240254i bk3: 9396a 1241369i bk4: 9260a 1243100i bk5: 9260a 1245453i bk6: 8416a 1250402i bk7: 8416a 1253352i bk8: 8544a 1249840i bk9: 8544a 1249359i bk10: 8544a 1250228i bk11: 8544a 1252517i bk12: 9340a 1237754i bk13: 9340a 1241241i bk14: 9628a 1232902i bk15: 9624a 1235509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25109
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f0e8479df30 :  mf: uid=8355816, sid17:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (3646093), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109026 n_act=6961 n_pre=6945 n_req=54264 n_rd=145558 n_write=71496 bw_util=0.324
n_activity=740519 dram_eff=0.5862
bk0: 9776a 1233240i bk1: 9776a 1236954i bk2: 9396a 1239055i bk3: 9394a 1241151i bk4: 9256a 1243890i bk5: 9256a 1246093i bk6: 8412a 1249981i bk7: 8412a 1253869i bk8: 8556a 1249313i bk9: 8556a 1250042i bk10: 8536a 1250650i bk11: 8536a 1253140i bk12: 9344a 1238469i bk13: 9344a 1240362i bk14: 9504a 1234650i bk15: 9504a 1236284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1108926 n_act=7058 n_pre=7042 n_req=54240 n_rd=145512 n_write=71448 bw_util=0.3238
n_activity=738638 dram_eff=0.5875
bk0: 9780a 1231683i bk1: 9780a 1236323i bk2: 9396a 1238695i bk3: 9396a 1240472i bk4: 9260a 1242665i bk5: 9260a 1243695i bk6: 8412a 1250529i bk7: 8412a 1251678i bk8: 8556a 1247228i bk9: 8556a 1249020i bk10: 8516a 1249392i bk11: 8516a 1252498i bk12: 9340a 1236158i bk13: 9340a 1237958i bk14: 9496a 1234179i bk15: 9496a 1236754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24705
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109112 n_act=6889 n_pre=6873 n_req=54278 n_rd=145608 n_write=71504 bw_util=0.3241
n_activity=740154 dram_eff=0.5867
bk0: 9776a 1234495i bk1: 9776a 1237335i bk2: 9392a 1240582i bk3: 9392a 1241409i bk4: 9140a 1243350i bk5: 9140a 1248047i bk6: 8564a 1248910i bk7: 8564a 1250668i bk8: 8560a 1249467i bk9: 8560a 1249901i bk10: 8516a 1250408i bk11: 8516a 1254030i bk12: 9340a 1237292i bk13: 9340a 1241331i bk14: 9516a 1235766i bk15: 9516a 1238218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109042 n_act=6996 n_pre=6980 n_req=54242 n_rd=145520 n_write=71448 bw_util=0.3238
n_activity=739035 dram_eff=0.5872
bk0: 9632a 1234700i bk1: 9632a 1237200i bk2: 9516a 1237952i bk3: 9516a 1238924i bk4: 9140a 1244908i bk5: 9140a 1246778i bk6: 8564a 1248037i bk7: 8564a 1250817i bk8: 8548a 1247386i bk9: 8548a 1246521i bk10: 8520a 1250545i bk11: 8520a 1253542i bk12: 9336a 1237283i bk13: 9336a 1240434i bk14: 9504a 1236518i bk15: 9504a 1237060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24269
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109286 n_act=6902 n_pre=6886 n_req=54228 n_rd=145464 n_write=71448 bw_util=0.3238
n_activity=739215 dram_eff=0.5869
bk0: 9628a 1236989i bk1: 9628a 1240785i bk2: 9516a 1239735i bk3: 9516a 1239367i bk4: 9104a 1245106i bk5: 9104a 1248844i bk6: 8568a 1248680i bk7: 8568a 1251452i bk8: 8548a 1248298i bk9: 8548a 1249413i bk10: 8516a 1248875i bk11: 8516a 1253517i bk12: 9188a 1240206i bk13: 9188a 1242759i bk14: 9664a 1234325i bk15: 9664a 1236135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23844
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1108814 n_act=7034 n_pre=7018 n_req=54280 n_rd=145568 n_write=71552 bw_util=0.3241
n_activity=739913 dram_eff=0.5869
bk0: 9628a 1234788i bk1: 9628a 1237973i bk2: 9524a 1237721i bk3: 9524a 1241784i bk4: 9104a 1245989i bk5: 9104a 1247712i bk6: 8568a 1248966i bk7: 8568a 1250900i bk8: 8448a 1249220i bk9: 8448a 1249563i bk10: 8672a 1247605i bk11: 8672a 1250353i bk12: 9188a 1239520i bk13: 9188a 1242588i bk14: 9652a 1234720i bk15: 9652a 1236369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21435
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109188 n_act=6945 n_pre=6929 n_req=54231 n_rd=145476 n_write=71448 bw_util=0.3238
n_activity=740191 dram_eff=0.5861
bk0: 9624a 1235846i bk1: 9624a 1239821i bk2: 9524a 1238686i bk3: 9524a 1241291i bk4: 9052a 1245444i bk5: 9052a 1248200i bk6: 8568a 1247045i bk7: 8568a 1249938i bk8: 8444a 1249644i bk9: 8444a 1250866i bk10: 8676a 1246595i bk11: 8676a 1250312i bk12: 9188a 1239414i bk13: 9188a 1240599i bk14: 9660a 1233681i bk15: 9664a 1233646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25247
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e84ce4c50 :  mf: uid=8355815, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (3646092), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1109186 n_act=6942 n_pre=6926 n_req=54233 n_rd=145484 n_write=71448 bw_util=0.3238
n_activity=739498 dram_eff=0.5867
bk0: 9780a 1232267i bk1: 9780a 1234962i bk2: 9524a 1238050i bk3: 9524a 1241336i bk4: 9056a 1248285i bk5: 9056a 1248205i bk6: 8564a 1247717i bk7: 8568a 1250824i bk8: 8448a 1249770i bk9: 8448a 1250558i bk10: 8672a 1246050i bk11: 8672a 1250254i bk12: 9188a 1241148i bk13: 9188a 1243581i bk14: 9508a 1234260i bk15: 9508a 1238204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22461
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1339986 n_nop=1108940 n_act=6971 n_pre=6955 n_req=54280 n_rd=145568 n_write=71552 bw_util=0.3241
n_activity=741253 dram_eff=0.5858
bk0: 9776a 1233523i bk1: 9776a 1237036i bk2: 9516a 1238730i bk3: 9516a 1239559i bk4: 9060a 1246912i bk5: 9060a 1248579i bk6: 8560a 1248235i bk7: 8560a 1250969i bk8: 8444a 1251680i bk9: 8444a 1252206i bk10: 8576a 1248561i bk11: 8576a 1251992i bk12: 9340a 1237337i bk13: 9340a 1238335i bk14: 9512a 1235716i bk15: 9512a 1237626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23891

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18187, Miss_rate = 0.661, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[1]: Access = 27484, Miss = 18186, Miss_rate = 0.662, Pending_hits = 1330, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18188, Miss_rate = 0.661, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18187, Miss_rate = 0.662, Pending_hits = 1329, Reservation_fails = 0
L2_cache_bank[4]: Access = 27495, Miss = 18195, Miss_rate = 0.662, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[5]: Access = 27489, Miss = 18195, Miss_rate = 0.662, Pending_hits = 1312, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18189, Miss_rate = 0.662, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[7]: Access = 27462, Miss = 18189, Miss_rate = 0.662, Pending_hits = 1315, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18201, Miss_rate = 0.661, Pending_hits = 232, Reservation_fails = 1
L2_cache_bank[9]: Access = 27523, Miss = 18201, Miss_rate = 0.661, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18190, Miss_rate = 0.661, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[11]: Access = 27497, Miss = 18190, Miss_rate = 0.662, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18183, Miss_rate = 0.662, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[13]: Access = 27497, Miss = 18183, Miss_rate = 0.661, Pending_hits = 1343, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18196, Miss_rate = 0.661, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18196, Miss_rate = 0.661, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18184, Miss_rate = 0.661, Pending_hits = 225, Reservation_fails = 1
L2_cache_bank[17]: Access = 27491, Miss = 18185, Miss_rate = 0.661, Pending_hits = 1324, Reservation_fails = 0
L2_cache_bank[18]: Access = 27490, Miss = 18185, Miss_rate = 0.662, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18186, Miss_rate = 0.661, Pending_hits = 1319, Reservation_fails = 0
L2_cache_bank[20]: Access = 27536, Miss = 18196, Miss_rate = 0.661, Pending_hits = 211, Reservation_fails = 1
L2_cache_bank[21]: Access = 27536, Miss = 18196, Miss_rate = 0.661, Pending_hits = 1336, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 400188
L2_total_cache_miss_rate = 0.6614
L2_total_cache_pending_hits = 17115
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 187661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 203610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.101

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6
	minimum = 6
	maximum = 45
Network latency average = 8.47352
	minimum = 6
	maximum = 44
Slowest packet = 1178905
Flit latency average = 6.94857
	minimum = 6
	maximum = 40
Slowest flit = 3249440
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238782
	minimum = 0.0188955 (at node 0)
	maximum = 0.0283433 (at node 15)
Accepted packet rate average = 0.0238782
	minimum = 0.0188955 (at node 0)
	maximum = 0.0283433 (at node 15)
Injected flit rate average = 0.0658119
	minimum = 0.0435419 (at node 0)
	maximum = 0.0872378 (at node 42)
Accepted flit rate average= 0.0658119
	minimum = 0.0605889 (at node 0)
	maximum = 0.0908834 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1734 (13 samples)
	minimum = 6 (13 samples)
	maximum = 153.769 (13 samples)
Network latency average = 9.55081 (13 samples)
	minimum = 6 (13 samples)
	maximum = 142.769 (13 samples)
Flit latency average = 8.5285 (13 samples)
	minimum = 6 (13 samples)
	maximum = 139 (13 samples)
Fragmentation average = 0.115624 (13 samples)
	minimum = 0 (13 samples)
	maximum = 97.9231 (13 samples)
Injected packet rate average = 0.0216587 (13 samples)
	minimum = 0.0171395 (13 samples)
	maximum = 0.0257078 (13 samples)
Accepted packet rate average = 0.0216587 (13 samples)
	minimum = 0.0171395 (13 samples)
	maximum = 0.0257078 (13 samples)
Injected flit rate average = 0.0596952 (13 samples)
	minimum = 0.0394916 (13 samples)
	maximum = 0.0791513 (13 samples)
Accepted flit rate average = 0.0596952 (13 samples)
	minimum = 0.054963 (13 samples)
	maximum = 0.0824375 (13 samples)
Injected packet size average = 2.75618 (13 samples)
Accepted packet size average = 2.75618 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 43 sec (2383 sec)
gpgpu_simulation_rate = 157379 (inst/sec)
gpgpu_simulation_rate = 1530 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39317
gpu_sim_insn = 28848876
gpu_ipc =     733.7507
gpu_tot_sim_cycle = 3907561
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =     103.3597
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 11386
partiton_reqs_in_parallel = 864974
partiton_reqs_in_parallel_total    = 15734839
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2481
partiton_reqs_in_parallel_util = 864974
partiton_reqs_in_parallel_util_total    = 15734839
gpu_sim_cycle_parition_util = 39317
gpu_tot_sim_cycle_parition_util    = 720965
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8338
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     112.1102 GB/Sec
L2_BW_total  =      15.8046 GB/Sec
gpu_total_sim_rate=158884

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8104960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67592, 64974, 65068, 67427, 67603, 64980, 65077, 67433, 19349, 18551, 18624, 12046, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 292261
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421092	W0_Idle:11342485	W0_Scoreboard:16714329	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 5071 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 3907560 
mrq_lat_table:296645 	46800 	30808 	67238 	79737 	57738 	32005 	17263 	10084 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	400522 	234885 	557 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	14 	528046 	21525 	122 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368303 	69920 	1180 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1002 	122 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.525096  7.581712  7.569472  7.659406  7.097276  7.266932  7.968974  7.875000  8.338200  8.218225  7.074689  6.888889  7.896625  8.392377  7.283582  7.507692 
dram[1]:  7.856855  7.794000  7.376218  7.086143  6.672630  6.971962  8.065217  7.693548  8.356097  8.196173  7.057851  7.057851  7.623218  7.685832  7.214418  7.159633 
dram[2]:  7.668593  7.495292  7.522863  7.738241  7.157390  7.269006  8.101942  7.780886  8.572500  8.030445  7.248408  6.642024  7.865546  8.017131  6.960073  7.049633 
dram[3]:  7.715117  7.805882  7.405088  7.319149  7.131931  7.077799  7.928741  7.501123  7.603104  7.342612  7.115063  7.056016  7.701646  7.546371  7.287072  7.098148 
dram[4]:  8.024194  8.122449  7.832298  7.800000  7.152344  6.896422  7.955814  7.955814  7.505470  7.521930  7.442013  7.345572  7.654397  7.946921  7.310476  7.133829 
dram[5]:  7.736111  7.782435  7.673307  7.673307  6.794063  6.844860  8.283293  8.243374  7.369893  7.385776  7.379610  7.177215  7.995727  7.894515  7.208647  7.115028 
dram[6]:  8.206316  8.004107  8.092437  8.301724  7.217391  6.956191  8.032864  8.032864  7.498906  7.498906  7.282655  7.474725  7.218935  7.546392  7.245841  7.259259 
dram[7]:  7.554264  7.613281  7.369025  7.440155  7.050193  6.788104  8.449383  7.976690  7.069182  6.534883  7.576087  7.321429  7.956522  7.991266  7.267161  7.187156 
dram[8]:  7.552326  7.732143  7.913758  8.113685  6.824859  7.204772  7.921296  8.014051  7.507795  7.280777  7.401274  7.448718  7.500000  7.484663  7.684314  7.313433 
dram[9]:  7.469043  7.597328  7.468992  7.468992  7.520747  7.192461  8.049412  7.866667  7.512249  7.253764  7.494624  7.215321  7.887931  8.097345  7.265152  6.987249 
dram[10]:  7.960000  7.881188  7.688623  7.766129  6.828625  6.777570  8.162292  8.104265  7.577528  7.251613  7.362661  7.426407  7.846960  7.717526  7.131970  7.053309 
average row locality = 643372/85611 = 7.515062
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2596      2595      2580      2580      2465      2465      2261      2261      2307      2307      2304      2304      2511      2511      2595      2595 
dram[1]:      2595      2595      2538      2538      2505      2505      2261      2261      2306      2306      2310      2310      2511      2511      2594      2593 
dram[2]:      2636      2636      2538      2538      2504      2504      2260      2260      2309      2309      2308      2308      2512      2512      2561      2561 
dram[3]:      2637      2637      2538      2538      2505      2505      2260      2260      2309      2309      2302      2302      2511      2511      2559      2559 
dram[4]:      2636      2636      2537      2537      2472      2472      2301      2301      2310      2310      2302      2302      2511      2511      2564      2564 
dram[5]:      2597      2597      2571      2571      2472      2472      2301      2301      2307      2307      2303      2303      2510      2510      2561      2561 
dram[6]:      2596      2596      2571      2571      2462      2462      2302      2302      2307      2307      2302      2302      2470      2470      2604      2604 
dram[7]:      2596      2596      2573      2573      2462      2462      2302      2302      2280      2280      2344      2344      2470      2470      2601      2601 
dram[8]:      2595      2595      2573      2573      2448      2448      2302      2302      2279      2279      2345      2345      2470      2470      2603      2604 
dram[9]:      2637      2637      2573      2573      2449      2449      2301      2302      2281      2281      2344      2344      2470      2470      2562      2562 
dram[10]:      2636      2636      2571      2571      2450      2450      2300      2300      2280      2280      2318      2318      2511      2511      2563      2563 
total reads: 431692
bank skew: 2637/2260 = 1.17
chip skew: 39266/39228 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:       5213      5175      4990      4954      4669      4634      5059      5020      5106      5071      5129      5091      5623      5578      5378      5340
dram[1]:       5215      5180      4933      4895      4737      4700      5060      5025      5108      5072      5119      5079      5620      5577      5385      5348
dram[2]:       5266      5228      4936      4901      4741      4705      5058      5018      5103      5068      5125      5088      5619      5576      5304      5266
dram[3]:       5265      5228      4933      4893      4737      4700      5064      5029      5105      5065      5144      5101      5624      5576      5310      5273
dram[4]:       5267      5232      4937      4904      4709      4671      5123      5089      5101      5067      5144      5109      5618      5576      5299      5262
dram[5]:       5206      5169      4959      4922      4708      4670      5128      5091      5105      5070      5141      5100      5624      5578      5309      5272
dram[6]:       5210      5177      4960      4926      4719      4682      5122      5087      5107      5074      5144      5108      5569      5526      5358      5322
dram[7]:       5206      5169      4958      4919      4720      4684      5124      5088      5061      5024      5205      5164      5575      5531      5367      5326
dram[8]:       5213      5179      4956      4922      4695      4657      5122      5087      5064      5029      5205      5166      5569      5528      5359      5321
dram[9]:       5261      5224      4959      4919      4695      4659      5126      5086      5060      5021      5205      5164      5575      5531      5311      5271
dram[10]:       5269      5232      4957      4922      4692      4653      5127      5091      5062      5026      5160      5120      5620      5579      5310      5272
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163737 n_act=7689 n_pre=7673 n_req=58473 n_rd=156948 n_write=76944 bw_util=0.3311
n_activity=798412 dram_eff=0.5859
bk0: 10384a 1300544i bk1: 10380a 1304548i bk2: 10320a 1303089i bk3: 10320a 1305393i bk4: 9860a 1311443i bk5: 9860a 1313950i bk6: 9044a 1316943i bk7: 9044a 1318801i bk8: 9228a 1314981i bk9: 9228a 1316106i bk10: 9216a 1314423i bk11: 9216a 1319537i bk12: 10044a 1303937i bk13: 10044a 1306108i bk14: 10380a 1298280i bk15: 10380a 1300019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163417 n_act=7845 n_pre=7829 n_req=58475 n_rd=156956 n_write=76944 bw_util=0.3311
n_activity=800530 dram_eff=0.5844
bk0: 10380a 1301794i bk1: 10380a 1306864i bk2: 10152a 1305819i bk3: 10152a 1307076i bk4: 10020a 1308400i bk5: 10020a 1311481i bk6: 9044a 1317097i bk7: 9044a 1320162i bk8: 9224a 1316513i bk9: 9224a 1316169i bk10: 9240a 1316914i bk11: 9240a 1319307i bk12: 10044a 1303737i bk13: 10044a 1307663i bk14: 10376a 1298379i bk15: 10372a 1301210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24219
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163449 n_act=7767 n_pre=7751 n_req=58506 n_rd=157024 n_write=77000 bw_util=0.3312
n_activity=800022 dram_eff=0.585
bk0: 10544a 1298991i bk1: 10544a 1302591i bk2: 10152a 1304970i bk3: 10152a 1306980i bk4: 10016a 1309372i bk5: 10016a 1312194i bk6: 9040a 1316826i bk7: 9040a 1320834i bk8: 9236a 1316047i bk9: 9236a 1317208i bk10: 9232a 1317261i bk11: 9232a 1319874i bk12: 10048a 1304640i bk13: 10048a 1306842i bk14: 10244a 1300511i bk15: 10244a 1301961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22522
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163303 n_act=7896 n_pre=7880 n_req=58478 n_rd=156968 n_write=76944 bw_util=0.3311
n_activity=797787 dram_eff=0.5864
bk0: 10548a 1297605i bk1: 10548a 1302072i bk2: 10152a 1303795i bk3: 10152a 1305858i bk4: 10020a 1308212i bk5: 10020a 1309436i bk6: 9040a 1317329i bk7: 9040a 1318407i bk8: 9236a 1313837i bk9: 9236a 1315646i bk10: 9208a 1315718i bk11: 9208a 1319817i bk12: 10044a 1302033i bk13: 10044a 1304185i bk14: 10236a 1299512i bk15: 10236a 1302472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2376
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e85384ea0 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3907560), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163518 n_act=7713 n_pre=7697 n_req=58516 n_rd=157063 n_write=77000 bw_util=0.3313
n_activity=799559 dram_eff=0.5855
bk0: 10544a 1300062i bk1: 10544a 1302801i bk2: 10148a 1306287i bk3: 10148a 1306981i bk4: 9888a 1308781i bk5: 9887a 1313943i bk6: 9204a 1315570i bk7: 9204a 1317439i bk8: 9240a 1316067i bk9: 9240a 1316520i bk10: 9208a 1317279i bk11: 9208a 1321198i bk12: 10044a 1303309i bk13: 10044a 1307602i bk14: 10256a 1301325i bk15: 10256a 1303977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163511 n_act=7788 n_pre=7772 n_req=58480 n_rd=156976 n_write=76944 bw_util=0.3311
n_activity=797978 dram_eff=0.5863
bk0: 10388a 1300366i bk1: 10388a 1302914i bk2: 10284a 1303601i bk3: 10284a 1304926i bk4: 9888a 1310073i bk5: 9888a 1312633i bk6: 9204a 1314606i bk7: 9204a 1317530i bk8: 9228a 1313696i bk9: 9228a 1313539i bk10: 9212a 1317001i bk11: 9212a 1320644i bk12: 10040a 1303734i bk13: 10040a 1306969i bk14: 10244a 1301834i bk15: 10244a 1302901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23742
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163763 n_act=7694 n_pre=7678 n_req=58464 n_rd=156912 n_write=76944 bw_util=0.331
n_activity=798830 dram_eff=0.5855
bk0: 10384a 1303108i bk1: 10384a 1306675i bk2: 10284a 1305593i bk3: 10284a 1305075i bk4: 9848a 1311064i bk5: 9848a 1314720i bk6: 9208a 1315090i bk7: 9208a 1318498i bk8: 9228a 1315220i bk9: 9228a 1316393i bk10: 9208a 1315614i bk11: 9208a 1320585i bk12: 9880a 1306117i bk13: 9880a 1309555i bk14: 10416a 1299277i bk15: 10416a 1301776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23409
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163147 n_act=7890 n_pre=7874 n_req=58520 n_rd=157024 n_write=77056 bw_util=0.3313
n_activity=799086 dram_eff=0.5859
bk0: 10384a 1300642i bk1: 10384a 1303489i bk2: 10292a 1303107i bk3: 10292a 1307389i bk4: 9848a 1311603i bk5: 9848a 1313487i bk6: 9208a 1315428i bk7: 9208a 1317270i bk8: 9120a 1315661i bk9: 9120a 1316335i bk10: 9376a 1313741i bk11: 9376a 1317504i bk12: 9880a 1305963i bk13: 9880a 1309297i bk14: 10404a 1300248i bk15: 10404a 1302127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2101
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163641 n_act=7749 n_pre=7733 n_req=58467 n_rd=156924 n_write=76944 bw_util=0.331
n_activity=799167 dram_eff=0.5853
bk0: 10380a 1301456i bk1: 10380a 1305842i bk2: 10292a 1304627i bk3: 10292a 1307118i bk4: 9792a 1310965i bk5: 9792a 1314275i bk6: 9208a 1313590i bk7: 9208a 1316677i bk8: 9116a 1316397i bk9: 9116a 1317503i bk10: 9380a 1313428i bk11: 9380a 1317171i bk12: 9880a 1305734i bk13: 9880a 1307050i bk14: 10412a 1299163i bk15: 10416a 1299503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2436
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163543 n_act=7790 n_pre=7774 n_req=58471 n_rd=156940 n_write=76944 bw_util=0.331
n_activity=799036 dram_eff=0.5854
bk0: 10548a 1297461i bk1: 10548a 1300705i bk2: 10292a 1303625i bk3: 10292a 1306937i bk4: 9796a 1314366i bk5: 9796a 1314395i bk6: 9204a 1314289i bk7: 9208a 1317510i bk8: 9124a 1315976i bk9: 9124a 1317323i bk10: 9376a 1312351i bk11: 9376a 1317220i bk12: 9880a 1307755i bk13: 9880a 1310311i bk14: 10248a 1300092i bk15: 10248a 1303856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21934
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e85220b80 :  mf: uid=8998459, sid23:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3907555), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412991 n_nop=1163337 n_act=7791 n_pre=7775 n_req=58522 n_rd=157032 n_write=77056 bw_util=0.3313
n_activity=799894 dram_eff=0.5853
bk0: 10544a 1299190i bk1: 10544a 1302826i bk2: 10284a 1304057i bk3: 10284a 1305212i bk4: 9800a 1312730i bk5: 9800a 1314202i bk6: 9200a 1314820i bk7: 9200a 1317013i bk8: 9120a 1318446i bk9: 9120a 1318876i bk10: 9272a 1314963i bk11: 9272a 1319101i bk12: 10044a 1303520i bk13: 10044a 1304869i bk14: 10252a 1301463i bk15: 10252a 1303578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23147

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 19619, Miss_rate = 0.662, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[1]: Access = 29596, Miss = 19618, Miss_rate = 0.663, Pending_hits = 1341, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 19620, Miss_rate = 0.663, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 19619, Miss_rate = 0.663, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[4]: Access = 29610, Miss = 19628, Miss_rate = 0.663, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[5]: Access = 29603, Miss = 19628, Miss_rate = 0.663, Pending_hits = 1323, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 19621, Miss_rate = 0.663, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[7]: Access = 29575, Miss = 19621, Miss_rate = 0.663, Pending_hits = 1327, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 19633, Miss_rate = 0.663, Pending_hits = 238, Reservation_fails = 1
L2_cache_bank[9]: Access = 29638, Miss = 19633, Miss_rate = 0.662, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 19622, Miss_rate = 0.662, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[11]: Access = 29610, Miss = 19622, Miss_rate = 0.663, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 19614, Miss_rate = 0.663, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[13]: Access = 29610, Miss = 19614, Miss_rate = 0.662, Pending_hits = 1354, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 19628, Miss_rate = 0.662, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 19628, Miss_rate = 0.662, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 19615, Miss_rate = 0.662, Pending_hits = 231, Reservation_fails = 1
L2_cache_bank[17]: Access = 29603, Miss = 19616, Miss_rate = 0.663, Pending_hits = 1336, Reservation_fails = 0
L2_cache_bank[18]: Access = 29603, Miss = 19617, Miss_rate = 0.663, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 19618, Miss_rate = 0.662, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[20]: Access = 29652, Miss = 19629, Miss_rate = 0.662, Pending_hits = 219, Reservation_fails = 1
L2_cache_bank[21]: Access = 29652, Miss = 19629, Miss_rate = 0.662, Pending_hits = 1347, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 431692
L2_total_cache_miss_rate = 0.6626
L2_total_cache_pending_hits = 17308
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49267
	minimum = 6
	maximum = 56
Network latency average = 8.37166
	minimum = 6
	maximum = 50
Slowest packet = 1211222
Flit latency average = 6.81654
	minimum = 6
	maximum = 46
Slowest flit = 3338510
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236565
	minimum = 0.0187201 (at node 1)
	maximum = 0.0280802 (at node 23)
Accepted packet rate average = 0.0236565
	minimum = 0.0187201 (at node 1)
	maximum = 0.0280802 (at node 23)
Injected flit rate average = 0.0652009
	minimum = 0.0431377 (at node 1)
	maximum = 0.0864279 (at node 42)
Accepted flit rate average= 0.0652009
	minimum = 0.0600265 (at node 1)
	maximum = 0.0900397 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0533 (14 samples)
	minimum = 6 (14 samples)
	maximum = 146.786 (14 samples)
Network latency average = 9.46659 (14 samples)
	minimum = 6 (14 samples)
	maximum = 136.143 (14 samples)
Flit latency average = 8.40622 (14 samples)
	minimum = 6 (14 samples)
	maximum = 132.357 (14 samples)
Fragmentation average = 0.107365 (14 samples)
	minimum = 0 (14 samples)
	maximum = 90.9286 (14 samples)
Injected packet rate average = 0.0218014 (14 samples)
	minimum = 0.0172524 (14 samples)
	maximum = 0.0258772 (14 samples)
Accepted packet rate average = 0.0218014 (14 samples)
	minimum = 0.0172524 (14 samples)
	maximum = 0.0258772 (14 samples)
Injected flit rate average = 0.0600885 (14 samples)
	minimum = 0.039752 (14 samples)
	maximum = 0.0796711 (14 samples)
Accepted flit rate average = 0.0600885 (14 samples)
	minimum = 0.0553247 (14 samples)
	maximum = 0.0829805 (14 samples)
Injected packet size average = 2.75618 (14 samples)
Accepted packet size average = 2.75618 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 22 sec (2542 sec)
gpgpu_simulation_rate = 158884 (inst/sec)
gpgpu_simulation_rate = 1537 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38764
gpu_sim_insn = 28848876
gpu_ipc =     744.2183
gpu_tot_sim_cycle = 4168475
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =     103.8109
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 11965
partiton_reqs_in_parallel = 852808
partiton_reqs_in_parallel_total    = 16599813
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1868
partiton_reqs_in_parallel_util = 852808
partiton_reqs_in_parallel_util_total    = 16599813
gpu_sim_cycle_parition_util = 38764
gpu_tot_sim_cycle_parition_util    = 760282
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8418
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.7095 GB/Sec
L2_BW_total  =      15.8728 GB/Sec
gpu_total_sim_rate=160093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8684188
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72419, 69617, 69715, 72247, 72430, 69622, 69724, 72247, 19349, 18551, 18624, 12046, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 292306
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:451283	W0_Idle:11357518	W0_Scoreboard:17838695	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 4748 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 4168474 
mrq_lat_table:317924 	50790 	33262 	71661 	85127 	62307 	35159 	18520 	10192 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	433184 	248693 	591 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	572237 	23821 	138 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394328 	75186 	1273 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1077 	124 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.886793  7.944867  7.885714  7.976879  7.424762  7.598441  8.346512  8.250575  8.703792  8.581776  7.392713  7.203156  8.294239  8.801310  7.594203  7.820896 
dram[1]:  8.226377  8.162109  7.685009  7.363636  6.992982  7.300366  8.444706  8.065168  8.680851  8.519722  7.377016  7.377016  8.013917  8.078156  7.524237  7.468806 
dram[2]:  8.037664  7.860037  7.833656  8.051690  7.490602  7.604962  8.482269  8.154546  8.941606  8.390411  7.571429  6.952471  8.262295  8.417537  7.261023  7.351786 
dram[3]:  8.085227  8.178161  7.714286  7.627119  7.464419  7.408922  8.305555  7.868421  7.920259  7.656250  7.436735  7.376518  8.094378  7.935040  7.620370  7.401079 
dram[4]:  8.401575  8.501992  8.146881  8.114228  7.483747  7.221402  8.337869  8.337869  7.821277  7.837953  7.769723  7.671579  8.045908  8.345756  7.643785  7.463768 
dram[5]:  8.102714  8.150098  7.988372  7.988372  7.116364  7.168498  8.672170  8.631455  7.684101  7.700210  7.706131  7.500000  8.395833  8.292181  7.540293  7.391382 
dram[6]:  8.583162  8.376754  8.412245  8.623431  7.551257  7.283582  8.416476  8.416476  7.781780  7.814894  7.607516  7.802998  7.595376  7.931590  7.581982  7.595668 
dram[7]:  7.916667  7.977099  7.679702  7.751880  7.379962  7.111111  8.841346  8.359091  7.375510  6.831758  7.911017  7.651639  8.351695  8.387234  7.603978  7.495543 
dram[8]:  7.914773  8.098837  8.231537  8.433537  7.147602  7.536965  8.302483  8.397261  7.820346  7.590336  7.732919  7.781250  7.884000  7.868263  8.028625  7.650909 
dram[9]:  7.833027  7.964552  7.781132  7.781132  7.860041  7.524272  8.433486  8.246636  7.822511  7.529167  7.828092  7.543434  8.281512  8.495689  7.569853  7.288496 
dram[10]:  8.335938  8.255320  8.035088  8.114173  7.151291  7.098901  8.548838  8.489608  7.854348  7.527083  7.690377  7.755274  8.243354  8.110664  7.435018  7.355357 
average row locality = 689996/87815 = 7.857382
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2785      2784      2764      2764      2638      2638      2434      2434      2473      2473      2466      2466      2703      2703      2787      2787 
dram[1]:      2784      2784      2719      2719      2681      2681      2434      2434      2472      2472      2473      2473      2703      2703      2786      2785 
dram[2]:      2828      2828      2719      2719      2680      2680      2433      2433      2475      2475      2471      2471      2704      2704      2750      2750 
dram[3]:      2829      2829      2719      2719      2681      2681      2433      2433      2475      2475      2465      2465      2703      2703      2748      2748 
dram[4]:      2828      2828      2718      2718      2646      2646      2477      2477      2476      2476      2465      2465      2703      2703      2753      2753 
dram[5]:      2786      2786      2754      2754      2646      2646      2477      2477      2473      2473      2466      2466      2702      2702      2750      2750 
dram[6]:      2785      2785      2754      2754      2636      2636      2478      2478      2473      2473      2465      2465      2659      2659      2796      2796 
dram[7]:      2785      2785      2756      2756      2636      2636      2478      2478      2444      2444      2510      2510      2659      2659      2793      2793 
dram[8]:      2784      2784      2756      2756      2621      2621      2478      2478      2443      2443      2511      2511      2659      2659      2795      2796 
dram[9]:      2829      2829      2756      2756      2622      2622      2477      2478      2444      2444      2510      2510      2659      2659      2751      2751 
dram[10]:      2828      2828      2754      2754      2623      2623      2476      2476      2443      2443      2482      2482      2703      2703      2752      2752 
total reads: 463196
bank skew: 2829/2433 = 1.16
chip skew: 42132/42092 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:       4877      4840      4677      4643      4384      4351      4722      4685      4778      4746      4804      4768      5237      5195      5024      4988
dram[1]:       4878      4845      4624      4588      4448      4413      4723      4691      4780      4746      4793      4756      5235      5194      5030      4995
dram[2]:       4925      4890      4627      4593      4451      4417      4721      4683      4776      4743      4799      4764      5233      5193      4956      4920
dram[3]:       4925      4891      4624      4587      4447      4412      4727      4694      4778      4740      4815      4775      5238      5193      4961      4926
dram[4]:       4927      4894      4627      4597      4421      4385      4782      4750      4775      4743      4816      4783      5232      5193      4951      4917
dram[5]:       4870      4835      4650      4614      4420      4384      4787      4752      4778      4745      4813      4774      5238      5195      4960      4926
dram[6]:       4874      4842      4650      4618      4429      4394      4781      4748      4779      4749      4815      4782      5186      5146      5006      4972
dram[7]:       4870      4835      4648      4612      4430      4397      4783      4749      4737      4701      4872      4834      5192      5151      5014      4976
dram[8]:       4876      4845      4647      4614      4407      4371      4781      4748      4739      4706      4872      4835      5186      5147      5007      4971
dram[9]:       4922      4886      4650      4611      4407      4373      4784      4747      4737      4700      4872      4834      5192      5151      4963      4924
dram[10]:       4928      4894      4647      4614      4404      4367      4786      4751      4739      4705      4831      4793      5234      5196      4961      4926
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218375 n_act=7887 n_pre=7871 n_req=62709 n_rd=168396 n_write=82440 bw_util=0.3378
n_activity=853888 dram_eff=0.5875
bk0: 11140a 1365831i bk1: 11136a 1370437i bk2: 11056a 1368587i bk3: 11056a 1371000i bk4: 10552a 1377552i bk5: 10552a 1380289i bk6: 9736a 1382772i bk7: 9736a 1385441i bk8: 9892a 1381130i bk9: 9892a 1382273i bk10: 9864a 1380408i bk11: 9864a 1385838i bk12: 10812a 1369482i bk13: 10812a 1371442i bk14: 11148a 1363534i bk15: 11148a 1365373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22568
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218035 n_act=8049 n_pre=8033 n_req=62713 n_rd=168412 n_write=82440 bw_util=0.3379
n_activity=856390 dram_eff=0.5858
bk0: 11136a 1367146i bk1: 11136a 1372998i bk2: 10876a 1371751i bk3: 10876a 1373454i bk4: 10724a 1374385i bk5: 10724a 1377683i bk6: 9736a 1383254i bk7: 9736a 1386646i bk8: 9888a 1382404i bk9: 9888a 1382780i bk10: 9892a 1383183i bk11: 9892a 1386053i bk12: 10812a 1368668i bk13: 10812a 1372890i bk14: 11144a 1363455i bk15: 11140a 1366176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218079 n_act=7965 n_pre=7949 n_req=62744 n_rd=168480 n_write=82496 bw_util=0.338
n_activity=855553 dram_eff=0.5867
bk0: 11312a 1364182i bk1: 11312a 1368443i bk2: 10876a 1370542i bk3: 10876a 1373068i bk4: 10720a 1374856i bk5: 10720a 1378441i bk6: 9732a 1383070i bk7: 9732a 1387256i bk8: 9900a 1382103i bk9: 9900a 1383681i bk10: 9884a 1383579i bk11: 9884a 1386639i bk12: 10816a 1370053i bk13: 10816a 1372495i bk14: 11000a 1365813i bk15: 11000a 1367466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1217929 n_act=8096 n_pre=8080 n_req=62716 n_rd=168424 n_write=82440 bw_util=0.3379
n_activity=853186 dram_eff=0.5881
bk0: 11316a 1362739i bk1: 11316a 1367607i bk2: 10876a 1369235i bk3: 10876a 1371624i bk4: 10724a 1374208i bk5: 10724a 1375787i bk6: 9732a 1383414i bk7: 9732a 1384730i bk8: 9900a 1379997i bk9: 9900a 1381876i bk10: 9860a 1382088i bk11: 9860a 1386235i bk12: 10812a 1367116i bk13: 10812a 1369169i bk14: 10992a 1364288i bk15: 10992a 1367790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218131 n_act=7911 n_pre=7895 n_req=62758 n_rd=168528 n_write=82504 bw_util=0.3381
n_activity=855366 dram_eff=0.587
bk0: 11312a 1365297i bk1: 11312a 1368309i bk2: 10872a 1371858i bk3: 10872a 1372952i bk4: 10584a 1375115i bk5: 10584a 1380579i bk6: 9908a 1381266i bk7: 9908a 1383696i bk8: 9904a 1382086i bk9: 9904a 1382593i bk10: 9860a 1383665i bk11: 9860a 1387907i bk12: 10812a 1368563i bk13: 10812a 1373088i bk14: 11012a 1366226i bk15: 11012a 1369511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22479
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218133 n_act=7990 n_pre=7974 n_req=62718 n_rd=168432 n_write=82440 bw_util=0.3379
n_activity=853479 dram_eff=0.5879
bk0: 11144a 1365659i bk1: 11144a 1368718i bk2: 11016a 1369275i bk3: 11016a 1371016i bk4: 10584a 1376564i bk5: 10584a 1379069i bk6: 9908a 1380764i bk7: 9908a 1383608i bk8: 9892a 1379471i bk9: 9892a 1379774i bk10: 9864a 1383446i bk11: 9864a 1387412i bk12: 10808a 1368803i bk13: 10808a 1372063i bk14: 11000a 1366699i bk15: 11000a 1368241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23218
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218389 n_act=7894 n_pre=7878 n_req=62702 n_rd=168368 n_write=82440 bw_util=0.3378
n_activity=854541 dram_eff=0.587
bk0: 11140a 1368178i bk1: 11140a 1372684i bk2: 11016a 1371242i bk3: 11016a 1370981i bk4: 10544a 1377221i bk5: 10544a 1381241i bk6: 9912a 1381084i bk7: 9912a 1384568i bk8: 9892a 1381198i bk9: 9892a 1382715i bk10: 9860a 1381939i bk11: 9860a 1387093i bk12: 10636a 1371253i bk13: 10636a 1375619i bk14: 11184a 1364151i bk15: 11184a 1367218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23139
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1217757 n_act=8090 n_pre=8074 n_req=62762 n_rd=168488 n_write=82560 bw_util=0.3381
n_activity=854894 dram_eff=0.5873
bk0: 11140a 1366122i bk1: 11140a 1369342i bk2: 11024a 1368565i bk3: 11024a 1373437i bk4: 10544a 1378113i bk5: 10544a 1379893i bk6: 9912a 1381289i bk7: 9912a 1383590i bk8: 9776a 1381876i bk9: 9776a 1383238i bk10: 10040a 1379875i bk11: 10040a 1384242i bk12: 10636a 1371374i bk13: 10636a 1374579i bk14: 11172a 1365332i bk15: 11172a 1367666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20323
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218271 n_act=7947 n_pre=7931 n_req=62705 n_rd=168380 n_write=82440 bw_util=0.3378
n_activity=854759 dram_eff=0.5869
bk0: 11136a 1366657i bk1: 11136a 1371930i bk2: 11024a 1370171i bk3: 11024a 1372869i bk4: 10484a 1377138i bk5: 10484a 1380909i bk6: 9912a 1379219i bk7: 9912a 1382771i bk8: 9772a 1382355i bk9: 9772a 1384236i bk10: 10044a 1379402i bk11: 10044a 1383513i bk12: 10636a 1370846i bk13: 10636a 1373237i bk14: 11180a 1364260i bk15: 11184a 1365086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24073
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e85c22360 :  mf: uid=9641104, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4168474), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1218170 n_act=7994 n_pre=7978 n_req=62707 n_rd=168387 n_write=82440 bw_util=0.3378
n_activity=854469 dram_eff=0.5871
bk0: 11316a 1362671i bk1: 11316a 1366427i bk2: 11024a 1369570i bk3: 11023a 1372772i bk4: 10488a 1380661i bk5: 10488a 1380800i bk6: 9908a 1380149i bk7: 9912a 1383894i bk8: 9776a 1382504i bk9: 9776a 1383828i bk10: 10040a 1378334i bk11: 10040a 1383560i bk12: 10636a 1372765i bk13: 10636a 1375875i bk14: 11004a 1365315i bk15: 11004a 1369674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21882
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1484969 n_nop=1217951 n_act=7993 n_pre=7977 n_req=62762 n_rd=168488 n_write=82560 bw_util=0.3381
n_activity=855508 dram_eff=0.5869
bk0: 11312a 1364196i bk1: 11312a 1368426i bk2: 11016a 1369428i bk3: 11016a 1371165i bk4: 10492a 1379095i bk5: 10492a 1380620i bk6: 9904a 1380765i bk7: 9904a 1383399i bk8: 9772a 1384853i bk9: 9772a 1385615i bk10: 9928a 1381283i bk11: 9928a 1385692i bk12: 10812a 1368378i bk13: 10812a 1370592i bk14: 11008a 1366997i bk15: 11008a 1368731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21050, Miss_rate = 0.663, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[1]: Access = 31708, Miss = 21049, Miss_rate = 0.664, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21052, Miss_rate = 0.664, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21051, Miss_rate = 0.664, Pending_hits = 1341, Reservation_fails = 0
L2_cache_bank[4]: Access = 31725, Miss = 21060, Miss_rate = 0.664, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[5]: Access = 31718, Miss = 21060, Miss_rate = 0.664, Pending_hits = 1327, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21053, Miss_rate = 0.664, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[7]: Access = 31687, Miss = 21053, Miss_rate = 0.664, Pending_hits = 1331, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21066, Miss_rate = 0.664, Pending_hits = 242, Reservation_fails = 1
L2_cache_bank[9]: Access = 31753, Miss = 21066, Miss_rate = 0.663, Pending_hits = 1369, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21054, Miss_rate = 0.663, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[11]: Access = 31723, Miss = 21054, Miss_rate = 0.664, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21046, Miss_rate = 0.664, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[13]: Access = 31723, Miss = 21046, Miss_rate = 0.663, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21061, Miss_rate = 0.663, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21061, Miss_rate = 0.663, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21047, Miss_rate = 0.663, Pending_hits = 235, Reservation_fails = 1
L2_cache_bank[17]: Access = 31716, Miss = 21048, Miss_rate = 0.664, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[18]: Access = 31715, Miss = 21048, Miss_rate = 0.664, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21049, Miss_rate = 0.663, Pending_hits = 1338, Reservation_fails = 0
L2_cache_bank[20]: Access = 31768, Miss = 21061, Miss_rate = 0.663, Pending_hits = 223, Reservation_fails = 1
L2_cache_bank[21]: Access = 31768, Miss = 21061, Miss_rate = 0.663, Pending_hits = 1351, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 463196
L2_total_cache_miss_rate = 0.6635
L2_total_cache_pending_hits = 17393
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 217383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.6254
	minimum = 6
	maximum = 56
Network latency average = 8.494
	minimum = 6
	maximum = 45
Slowest packet = 1304046
Flit latency average = 6.98309
	minimum = 6
	maximum = 41
Slowest flit = 3597053
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023994
	minimum = 0.0189872 (at node 0)
	maximum = 0.0284808 (at node 3)
Accepted packet rate average = 0.023994
	minimum = 0.0189872 (at node 0)
	maximum = 0.0284808 (at node 3)
Injected flit rate average = 0.0661311
	minimum = 0.0437531 (at node 0)
	maximum = 0.0876609 (at node 42)
Accepted flit rate average= 0.0661311
	minimum = 0.0608828 (at node 0)
	maximum = 0.0913242 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.95815 (15 samples)
	minimum = 6 (15 samples)
	maximum = 140.733 (15 samples)
Network latency average = 9.40175 (15 samples)
	minimum = 6 (15 samples)
	maximum = 130.067 (15 samples)
Flit latency average = 8.31134 (15 samples)
	minimum = 6 (15 samples)
	maximum = 126.267 (15 samples)
Fragmentation average = 0.100207 (15 samples)
	minimum = 0 (15 samples)
	maximum = 84.8667 (15 samples)
Injected packet rate average = 0.0219476 (15 samples)
	minimum = 0.017368 (15 samples)
	maximum = 0.0260508 (15 samples)
Accepted packet rate average = 0.0219476 (15 samples)
	minimum = 0.017368 (15 samples)
	maximum = 0.0260508 (15 samples)
Injected flit rate average = 0.0604913 (15 samples)
	minimum = 0.0400187 (15 samples)
	maximum = 0.0802037 (15 samples)
Accepted flit rate average = 0.0604913 (15 samples)
	minimum = 0.0556952 (15 samples)
	maximum = 0.0835367 (15 samples)
Injected packet size average = 2.75617 (15 samples)
Accepted packet size average = 2.75617 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 45 min, 3 sec (2703 sec)
gpgpu_simulation_rate = 160093 (inst/sec)
gpgpu_simulation_rate = 1542 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39294
gpu_sim_insn = 28848876
gpu_ipc =     734.1802
gpu_tot_sim_cycle = 4429919
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =     104.1965
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 12645
partiton_reqs_in_parallel = 864468
partiton_reqs_in_parallel_total    = 17452621
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.1349
partiton_reqs_in_parallel_util = 864468
partiton_reqs_in_parallel_util_total    = 17452621
gpu_sim_cycle_parition_util = 39294
gpu_tot_sim_cycle_parition_util    = 799046
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8492
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.1758 GB/Sec
L2_BW_total  =      15.9310 GB/Sec
gpu_total_sim_rate=161166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9263416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77246, 74254, 74362, 77064, 77257, 74262, 74371, 77061, 19349, 18551, 18624, 12046, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 292344
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:481274	W0_Idle:11372881	W0_Scoreboard:18979392	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 4465 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 4429918 
mrq_lat_table:337109 	53184 	35372 	77316 	92170 	67833 	38330 	20035 	10217 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	461863 	266499 	610 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	15 	616598 	25953 	149 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420798 	80022 	1351 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1153 	126 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.666667  7.691380  7.754816  7.809524  7.239168  7.445633  8.031512  7.981211  8.346808  8.139004  7.297196  7.072464  8.073446  8.489109  7.303922  7.525252 
dram[1]:  8.023381  7.966072  7.456110  7.172185  6.715409  6.956026  8.221505  7.850103  8.470842  8.291755  7.283054  7.123862  7.766304  7.766304  7.435940  7.336617 
dram[2]:  7.868739  7.735144  7.777379  7.862069  7.261905  7.413195  8.254860  7.929461  8.702883  8.076132  7.517308  6.845884  8.136622  8.183207  6.936809  7.082258 
dram[3]:  7.829897  7.884083  7.456110  7.430532  7.166107  7.118333  8.131915  7.736842  7.756917  7.490458  7.251397  7.171271  7.924214  7.696589  7.515411  7.218750 
dram[4]:  8.223826  8.344322  8.065177  8.035251  7.241796  6.896381  7.977597  8.043121  7.608527  7.653021  7.605469  7.459770  7.968401  8.181297  7.286899  7.156352 
dram[5]:  7.885159  7.871252  7.709790  7.764084  6.896381  6.896381  8.515218  8.405580  7.544231  7.558767  7.577821  7.390892  8.226487  8.011215  7.493174  7.306157 
dram[6]:  8.466793  8.157221  8.227612  8.384030  7.273044  6.946844  8.179541  8.111801  7.692157  7.722441  7.431298  7.665354  7.380282  7.649635  7.297561  7.285714 
dram[7]:  7.746528  7.640411  7.516184  7.554794  7.222798  6.889621  8.629956  8.196652  7.121771  6.620926  7.747573  7.485929  8.171540  8.203523  7.437811  7.292683 
dram[8]:  7.826316  7.881626  8.095413  8.216015  6.781046  7.130584  8.213837  8.162500  7.718000  7.478682  7.558712  7.630975  7.720074  7.621818  7.736207  7.309446 
dram[9]:  7.607679  7.569767  7.606896  7.633218  7.729981  7.373002  8.228992  8.028688  7.482558  7.150000  7.673077  7.334559  8.108317  8.300990  7.320000  7.049759 
dram[10]:  8.164874  8.063717  7.860962  7.960289  6.897010  6.874172  8.331915  8.244210  7.813765  7.480620  7.510516  7.568401  7.998134  7.880515  7.225329  7.131494 
average row locality = 736620/96327 = 7.647077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2974      2973      2956      2956      2825      2825      2591      2591      2643      2643      2640      2640      2879      2879      2974      2974 
dram[1]:      2973      2973      2908      2908      2871      2871      2591      2591      2642      2642      2647      2647      2879      2879      2973      2972 
dram[2]:      3020      3020      2908      2908      2870      2870      2590      2590      2645      2645      2645      2645      2880      2880      2935      2935 
dram[3]:      3021      3021      2908      2908      2871      2871      2590      2590      2645      2645      2638      2638      2879      2879      2933      2933 
dram[4]:      3020      3020      2907      2907      2833      2833      2637      2637      2646      2646      2638      2638      2879      2879      2938      2938 
dram[5]:      2975      2975      2946      2946      2833      2833      2637      2637      2643      2643      2639      2639      2878      2878      2935      2935 
dram[6]:      2974      2974      2946      2946      2822      2822      2638      2638      2643      2643      2638      2638      2832      2832      2984      2984 
dram[7]:      2974      2974      2948      2948      2822      2822      2638      2638      2612      2612      2686      2686      2832      2832      2981      2981 
dram[8]:      2973      2973      2948      2948      2806      2806      2638      2638      2611      2611      2687      2687      2832      2832      2983      2984 
dram[9]:      3021      3021      2948      2948      2807      2807      2637      2638      2613      2613      2686      2686      2832      2832      2936      2936 
dram[10]:      3020      3020      2946      2946      2808      2808      2636      2636      2612      2612      2656      2656      2879      2879      2937      2937 
total reads: 494700
bank skew: 3021/2590 = 1.17
chip skew: 44996/44954 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:       4583      4548      4387      4356      4106      4075      4447      4412      4488      4458      4509      4474      4938      4898      4726      4692
dram[1]:       4584      4553      4337      4303      4165      4133      4447      4417      4490      4458      4499      4464      4936      4897      4732      4699
dram[2]:       4628      4595      4340      4309      4168      4136      4446      4410      4486      4455      4504      4471      4935      4897      4661      4627
dram[3]:       4628      4596      4337      4302      4165      4132      4451      4420      4488      4453      4520      4483      4939      4897      4666      4633
dram[4]:       4629      4598      4341      4312      4141      4107      4503      4472      4485      4455      4521      4490      4933      4897      4657      4624
dram[5]:       4577      4544      4361      4327      4140      4107      4507      4474      4488      4457      4519      4482      4939      4898      4665      4633
dram[6]:       4580      4550      4361      4331      4149      4116      4501      4471      4489      4460      4521      4489      4891      4853      4708      4676
dram[7]:       4577      4544      4359      4325      4150      4118      4503      4472      4449      4416      4574      4538      4896      4858      4715      4680
dram[8]:       4582      4553      4358      4327      4128      4094      4502      4470      4452      4420      4575      4540      4891      4854      4709      4675
dram[9]:       4625      4592      4361      4325      4129      4096      4505      4470      4449      4414      4575      4538      4897      4858      4667      4631
dram[10]:       4631      4599      4358      4327      4125      4091      4506      4473      4450      4418      4535      4500      4935      4899      4666      4632
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272809 n_act=8675 n_pre=8659 n_req=66947 n_rd=179852 n_write=87936 bw_util=0.3438
n_activity=913464 dram_eff=0.5863
bk0: 11896a 1431697i bk1: 11892a 1436525i bk2: 11824a 1434289i bk3: 11824a 1436925i bk4: 11300a 1443203i bk5: 11300a 1446273i bk6: 10364a 1449736i bk7: 10364a 1452357i bk8: 10572a 1447947i bk9: 10572a 1448808i bk10: 10560a 1447305i bk11: 10560a 1452804i bk12: 11516a 1435735i bk13: 11516a 1438182i bk14: 11896a 1428938i bk15: 11896a 1431028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22802
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272465 n_act=8839 n_pre=8823 n_req=66951 n_rd=179868 n_write=87936 bw_util=0.3438
n_activity=915937 dram_eff=0.5848
bk0: 11892a 1432738i bk1: 11892a 1439038i bk2: 11632a 1437291i bk3: 11632a 1439406i bk4: 11484a 1440016i bk5: 11484a 1443259i bk6: 10364a 1450253i bk7: 10364a 1453658i bk8: 10568a 1448900i bk9: 10568a 1449695i bk10: 10588a 1450435i bk11: 10588a 1452878i bk12: 11516a 1435207i bk13: 11516a 1439351i bk14: 11892a 1428949i bk15: 11888a 1432014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2453
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272569 n_act=8717 n_pre=8701 n_req=66986 n_rd=179944 n_write=88000 bw_util=0.344
n_activity=914468 dram_eff=0.586
bk0: 12080a 1429832i bk1: 12080a 1434381i bk2: 11632a 1436176i bk3: 11632a 1438869i bk4: 11480a 1440723i bk5: 11480a 1444089i bk6: 10360a 1449877i bk7: 10360a 1454344i bk8: 10580a 1448859i bk9: 10580a 1450390i bk10: 10580a 1450228i bk11: 10580a 1453381i bk12: 11520a 1436635i bk13: 11520a 1438993i bk14: 11740a 1431193i bk15: 11740a 1432925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272363 n_act=8884 n_pre=8868 n_req=66954 n_rd=179880 n_write=87936 bw_util=0.3438
n_activity=912729 dram_eff=0.5868
bk0: 12084a 1427821i bk1: 12084a 1433389i bk2: 11632a 1434789i bk3: 11632a 1437633i bk4: 11484a 1439734i bk5: 11484a 1441260i bk6: 10360a 1449945i bk7: 10360a 1451718i bk8: 10580a 1446506i bk9: 10580a 1448660i bk10: 10552a 1449017i bk11: 10552a 1453149i bk12: 11516a 1433393i bk13: 11516a 1435716i bk14: 11732a 1430065i bk15: 11732a 1433557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e86037770 :  mf: uid=10283747, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4429916), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272597 n_act=8683 n_pre=8667 n_req=66996 n_rd=179984 n_write=88000 bw_util=0.344
n_activity=914538 dram_eff=0.5861
bk0: 12080a 1430691i bk1: 12080a 1434168i bk2: 11628a 1437591i bk3: 11628a 1439199i bk4: 11332a 1440980i bk5: 11332a 1446013i bk6: 10548a 1447997i bk7: 10548a 1450703i bk8: 10584a 1448815i bk9: 10584a 1449212i bk10: 10552a 1450474i bk11: 10552a 1454623i bk12: 11516a 1435259i bk13: 11516a 1439396i bk14: 11752a 1431570i bk15: 11752a 1434719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23537
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272647 n_act=8738 n_pre=8722 n_req=66956 n_rd=179888 n_write=87936 bw_util=0.3438
n_activity=912732 dram_eff=0.5869
bk0: 11900a 1431389i bk1: 11900a 1434320i bk2: 11784a 1434269i bk3: 11784a 1437030i bk4: 11332a 1442249i bk5: 11332a 1444960i bk6: 10548a 1447356i bk7: 10548a 1450488i bk8: 10572a 1445854i bk9: 10572a 1446428i bk10: 10556a 1450438i bk11: 10556a 1454672i bk12: 11512a 1435123i bk13: 11512a 1438587i bk14: 11740a 1432760i bk15: 11740a 1434209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24362
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f0e8637d6c0 :  mf: uid=10283746, sid11:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (4429913), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272851 n_act=8672 n_pre=8656 n_req=66938 n_rd=179816 n_write=87936 bw_util=0.3437
n_activity=913804 dram_eff=0.586
bk0: 11896a 1433845i bk1: 11896a 1438485i bk2: 11784a 1436780i bk3: 11784a 1436678i bk4: 11288a 1443166i bk5: 11288a 1447047i bk6: 10552a 1447755i bk7: 10552a 1451637i bk8: 10572a 1448251i bk9: 10572a 1449396i bk10: 10552a 1448652i bk11: 10552a 1454445i bk12: 11328a 1437709i bk13: 11328a 1442314i bk14: 11936a 1429562i bk15: 11936a 1432387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23906
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272211 n_act=8864 n_pre=8848 n_req=67002 n_rd=179944 n_write=88064 bw_util=0.3441
n_activity=913813 dram_eff=0.5866
bk0: 11896a 1431761i bk1: 11896a 1434733i bk2: 11792a 1433966i bk3: 11792a 1439435i bk4: 11288a 1443941i bk5: 11288a 1445850i bk6: 10552a 1447871i bk7: 10552a 1450350i bk8: 10448a 1448485i bk9: 10448a 1449645i bk10: 10744a 1446558i bk11: 10744a 1451113i bk12: 11328a 1437746i bk13: 11328a 1441565i bk14: 11924a 1431448i bk15: 11924a 1433407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21415
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e861eb170 :  mf: uid=10283748, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4429918), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272739 n_act=8723 n_pre=8707 n_req=66941 n_rd=179826 n_write=87936 bw_util=0.3437
n_activity=914126 dram_eff=0.5858
bk0: 11892a 1432249i bk1: 11892a 1437859i bk2: 11792a 1436035i bk3: 11792a 1438816i bk4: 11224a 1442407i bk5: 11222a 1446483i bk6: 10552a 1445831i bk7: 10552a 1449694i bk8: 10444a 1449076i bk9: 10444a 1451042i bk10: 10748a 1446110i bk11: 10748a 1450434i bk12: 11328a 1437601i bk13: 11328a 1440033i bk14: 11932a 1429988i bk15: 11936a 1430561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24956
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272591 n_act=8788 n_pre=8772 n_req=66945 n_rd=179844 n_write=87936 bw_util=0.3438
n_activity=913510 dram_eff=0.5863
bk0: 12084a 1428171i bk1: 12084a 1431914i bk2: 11792a 1435090i bk3: 11792a 1438331i bk4: 11228a 1446854i bk5: 11228a 1446925i bk6: 10548a 1447017i bk7: 10552a 1450690i bk8: 10452a 1449093i bk9: 10452a 1450458i bk10: 10744a 1444911i bk11: 10744a 1450125i bk12: 11328a 1439190i bk13: 11328a 1442793i bk14: 11744a 1431117i bk15: 11744a 1435035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2255
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1557931 n_nop=1272441 n_act=8745 n_pre=8729 n_req=67004 n_rd=179952 n_write=88064 bw_util=0.3441
n_activity=914901 dram_eff=0.5859
bk0: 12080a 1429580i bk1: 12080a 1434397i bk2: 11784a 1435255i bk3: 11784a 1437099i bk4: 11232a 1444855i bk5: 11232a 1446484i bk6: 10544a 1447043i bk7: 10544a 1450538i bk8: 10448a 1451583i bk9: 10448a 1452568i bk10: 10624a 1448329i bk11: 10624a 1452588i bk12: 11516a 1435143i bk13: 11516a 1437258i bk14: 11748a 1432641i bk15: 11748a 1434612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22482, Miss_rate = 0.664, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[1]: Access = 33820, Miss = 22481, Miss_rate = 0.665, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22484, Miss_rate = 0.664, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22483, Miss_rate = 0.665, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[4]: Access = 33840, Miss = 22493, Miss_rate = 0.665, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[5]: Access = 33832, Miss = 22493, Miss_rate = 0.665, Pending_hits = 1334, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22485, Miss_rate = 0.665, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[7]: Access = 33800, Miss = 22485, Miss_rate = 0.665, Pending_hits = 1340, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22498, Miss_rate = 0.664, Pending_hits = 249, Reservation_fails = 1
L2_cache_bank[9]: Access = 33868, Miss = 22498, Miss_rate = 0.664, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22486, Miss_rate = 0.664, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[11]: Access = 33836, Miss = 22486, Miss_rate = 0.665, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22477, Miss_rate = 0.665, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[13]: Access = 33836, Miss = 22477, Miss_rate = 0.664, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22493, Miss_rate = 0.664, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22493, Miss_rate = 0.664, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22478, Miss_rate = 0.664, Pending_hits = 238, Reservation_fails = 1
L2_cache_bank[17]: Access = 33828, Miss = 22479, Miss_rate = 0.665, Pending_hits = 1347, Reservation_fails = 0
L2_cache_bank[18]: Access = 33828, Miss = 22480, Miss_rate = 0.665, Pending_hits = 236, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22481, Miss_rate = 0.664, Pending_hits = 1345, Reservation_fails = 0
L2_cache_bank[20]: Access = 33884, Miss = 22494, Miss_rate = 0.664, Pending_hits = 228, Reservation_fails = 1
L2_cache_bank[21]: Access = 33884, Miss = 22494, Miss_rate = 0.664, Pending_hits = 1359, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 494700
L2_total_cache_miss_rate = 0.6644
L2_total_cache_pending_hits = 17529
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 232247
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 252762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.107

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53836
	minimum = 6
	maximum = 46
Network latency average = 8.40759
	minimum = 6
	maximum = 43
Slowest packet = 1396894
Flit latency average = 6.87282
	minimum = 6
	maximum = 39
Slowest flit = 3849910
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236704
	minimum = 0.0187311 (at node 0)
	maximum = 0.0280966 (at node 11)
Accepted packet rate average = 0.0236704
	minimum = 0.0187311 (at node 0)
	maximum = 0.0280966 (at node 11)
Injected flit rate average = 0.0652391
	minimum = 0.0431629 (at node 0)
	maximum = 0.0864785 (at node 42)
Accepted flit rate average= 0.0652391
	minimum = 0.0600616 (at node 0)
	maximum = 0.0900924 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.86941 (16 samples)
	minimum = 6 (16 samples)
	maximum = 134.812 (16 samples)
Network latency average = 9.33961 (16 samples)
	minimum = 6 (16 samples)
	maximum = 124.625 (16 samples)
Flit latency average = 8.22143 (16 samples)
	minimum = 6 (16 samples)
	maximum = 120.812 (16 samples)
Fragmentation average = 0.0939441 (16 samples)
	minimum = 0 (16 samples)
	maximum = 79.5625 (16 samples)
Injected packet rate average = 0.0220552 (16 samples)
	minimum = 0.0174532 (16 samples)
	maximum = 0.0261787 (16 samples)
Accepted packet rate average = 0.0220552 (16 samples)
	minimum = 0.0174532 (16 samples)
	maximum = 0.0261787 (16 samples)
Injected flit rate average = 0.060788 (16 samples)
	minimum = 0.0402153 (16 samples)
	maximum = 0.0805959 (16 samples)
Accepted flit rate average = 0.060788 (16 samples)
	minimum = 0.0559681 (16 samples)
	maximum = 0.0839464 (16 samples)
Injected packet size average = 2.75617 (16 samples)
Accepted packet size average = 2.75617 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 47 min, 44 sec (2864 sec)
gpgpu_simulation_rate = 161166 (inst/sec)
gpgpu_simulation_rate = 1546 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38830
gpu_sim_insn = 28848876
gpu_ipc =     742.9533
gpu_tot_sim_cycle = 4690899
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =     104.5494
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 13120
partiton_reqs_in_parallel = 854260
partiton_reqs_in_parallel_total    = 18317089
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0869
partiton_reqs_in_parallel_util = 854260
partiton_reqs_in_parallel_util_total    = 18317089
gpu_sim_cycle_parition_util = 38830
gpu_tot_sim_cycle_parition_util    = 838340
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8559
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.5162 GB/Sec
L2_BW_total  =      15.9843 GB/Sec
gpu_total_sim_rate=162179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9842644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82073, 78894, 79009, 81881, 82084, 78903, 79018, 81873, 19349, 18551, 18624, 12046, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 292363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:511591	W0_Idle:11387713	W0_Scoreboard:20102911	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 4216 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 4690898 
mrq_lat_table:358758 	57196 	37828 	81761 	97692 	72369 	41257 	21051 	10278 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	494747 	280097 	632 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	18 	661002 	28042 	157 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	446894 	85199 	1462 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1229 	127 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.986532  8.011825  8.034188  8.089500  7.528912  7.739511  8.363450  8.312245  8.667359  8.456389  7.579525  7.351064  8.425414  8.849130  7.576433  7.825658 
dram[1]:  8.350352  8.291958  7.727731  7.440129  6.996909  7.243200  8.556723  8.178715  8.793249  8.576132  7.566484  7.404634  8.083039  8.083039  7.684976  7.585327 
dram[2]:  8.196278  8.059900  8.052540  8.138053  7.555926  7.710392  8.590717  8.259635  9.028138  8.392354  7.804511  7.121784  8.489796  8.537313  7.200308  7.370663 
dram[3]:  8.156566  8.211864  7.701842  7.701842  7.457990  7.409165  8.465696  8.063366  8.005758  7.738404  7.535519  7.454054  8.243243  8.012259  7.785000  7.485577 
dram[4]:  8.558304  8.681004  8.343013  8.312840  7.533898  7.180937  8.312749  8.379519  7.886579  7.931559  7.895038  7.747191  8.318182  8.535448  7.578606  7.422222 
dram[5]:  8.209343  8.195164  7.986348  8.041237  7.180937  7.180937  8.859873  8.748427  7.792523  7.807116  7.866920  7.677180  8.549533  8.331511  7.762458  7.573744 
dram[6]:  8.801484  8.486583  8.540146  8.698885  7.566553  7.233279  8.518368  8.449392  7.971319  8.001920  7.718284  7.955769  7.687285  7.960854  7.593005  7.556962 
dram[7]:  8.068027  7.959732  7.790349  7.829432  7.515254  7.174757  8.976344  8.535788  7.364452  6.859532  8.043643  7.777982  8.489564  8.521905  7.710824  7.564184 
dram[8]:  8.149485  8.205882  8.405746  8.528234  7.062600  7.419899  8.553279  8.501019  7.994152  7.752363  7.851852  7.925234  8.032316  7.932624  8.038720  7.580952 
dram[9]:  7.929624  7.890880  7.882155  7.908784  8.031022  7.667247  8.568789  8.364730  7.725047  7.390991  7.968045  7.624101  8.425612  8.620424  7.563107  7.337520 
dram[10]:  8.498245  8.395147  8.139131  8.239436  7.181077  7.157723  8.673596  8.584362  8.088758  7.752363  7.800000  7.858757  8.318182  8.198925  7.491987  7.397152 
average row locality = 783244/98575 = 7.945666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3163      3162      3140      3140      2998      2998      2764      2764      2809      2809      2802      2802      3071      3071      3166      3166 
dram[1]:      3162      3162      3089      3089      3047      3047      2764      2764      2808      2808      2810      2810      3071      3071      3165      3164 
dram[2]:      3212      3212      3089      3089      3046      3046      2763      2763      2811      2811      2808      2808      3072      3072      3124      3124 
dram[3]:      3213      3213      3089      3089      3047      3047      2763      2763      2811      2811      2801      2801      3071      3071      3122      3122 
dram[4]:      3212      3212      3088      3088      3007      3007      2813      2813      2812      2812      2801      2801      3071      3071      3127      3127 
dram[5]:      3164      3164      3129      3129      3007      3007      2813      2813      2809      2809      2802      2802      3070      3070      3124      3124 
dram[6]:      3163      3163      3129      3129      2996      2996      2814      2814      2809      2809      2801      2801      3021      3021      3176      3176 
dram[7]:      3163      3163      3131      3131      2996      2996      2814      2814      2776      2776      2852      2852      3021      3021      3173      3173 
dram[8]:      3162      3162      3131      3131      2979      2979      2814      2814      2775      2775      2853      2853      3021      3021      3175      3176 
dram[9]:      3213      3213      3131      3131      2980      2980      2813      2814      2776      2776      2852      2852      3021      3021      3125      3125 
dram[10]:      3212      3212      3129      3129      2981      2981      2812      2812      2775      2775      2820      2820      3071      3071      3126      3126 
total reads: 526204
bank skew: 3213/2763 = 1.16
chip skew: 47862/47818 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:       4324      4291      4147      4116      3887      3857      4187      4154      4236      4207      4258      4226      4641      4604      4453      4421
dram[1]:       4325      4296      4099      4067      3943      3912      4188      4160      4238      4207      4248      4215      4639      4602      4458      4427
dram[2]:       4367      4335      4102      4072      3945      3915      4186      4152      4234      4205      4253      4222      4638      4602      4393      4360
dram[3]:       4366      4336      4100      4066      3942      3911      4191      4162      4236      4203      4268      4232      4642      4602      4397      4366
dram[4]:       4367      4338      4103      4075      3919      3887      4240      4211      4234      4205      4268      4239      4636      4602      4389      4358
dram[5]:       4318      4287      4122      4091      3918      3887      4244      4213      4236      4206      4266      4231      4642      4603      4397      4366
dram[6]:       4321      4293      4122      4094      3926      3895      4239      4210      4237      4210      4268      4238      4596      4561      4437      4407
dram[7]:       4318      4287      4121      4088      3927      3897      4241      4211      4200      4168      4319      4284      4602      4565      4444      4410
dram[8]:       4323      4295      4120      4091      3907      3874      4240      4210      4202      4172      4319      4286      4596      4562      4438      4406
dram[9]:       4363      4332      4122      4088      3907      3876      4242      4209      4200      4167      4319      4284      4602      4565      4399      4364
dram[10]:       4369      4338      4120      4091      3904      3871      4243      4212      4201      4171      4282      4248      4638      4604      4398      4366
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327573 n_act=8871 n_pre=8855 n_req=71183 n_rd=191300 n_write=93432 bw_util=0.3494
n_activity=969213 dram_eff=0.5876
bk0: 12652a 1496900i bk1: 12648a 1502526i bk2: 12560a 1499641i bk3: 12560a 1502886i bk4: 11992a 1509661i bk5: 11992a 1512663i bk6: 11056a 1515950i bk7: 11056a 1518866i bk8: 11236a 1514378i bk9: 11236a 1515724i bk10: 11208a 1513904i bk11: 11208a 1519366i bk12: 12284a 1501055i bk13: 12284a 1503900i bk14: 12664a 1494048i bk15: 12664a 1496504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22057
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327197 n_act=9047 n_pre=9031 n_req=71189 n_rd=191324 n_write=93432 bw_util=0.3494
n_activity=971753 dram_eff=0.5861
bk0: 12648a 1498252i bk1: 12648a 1505128i bk2: 12356a 1503347i bk3: 12356a 1505724i bk4: 12188a 1506408i bk5: 12188a 1509614i bk6: 11056a 1516072i bk7: 11056a 1519928i bk8: 11232a 1515022i bk9: 11232a 1516254i bk10: 11240a 1516699i bk11: 11240a 1519405i bk12: 12284a 1500728i bk13: 12284a 1504825i bk14: 12660a 1493858i bk15: 12656a 1497101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23439
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327325 n_act=8913 n_pre=8897 n_req=71224 n_rd=191400 n_write=93496 bw_util=0.3496
n_activity=970023 dram_eff=0.5874
bk0: 12848a 1495172i bk1: 12848a 1499926i bk2: 12356a 1501533i bk3: 12356a 1504890i bk4: 12184a 1507032i bk5: 12184a 1510291i bk6: 11052a 1515987i bk7: 11052a 1520846i bk8: 11244a 1515290i bk9: 11244a 1517153i bk10: 11232a 1516682i bk11: 11232a 1520284i bk12: 12288a 1502225i bk13: 12288a 1504841i bk14: 12496a 1496088i bk15: 12496a 1498415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327087 n_act=9096 n_pre=9080 n_req=71192 n_rd=191336 n_write=93432 bw_util=0.3494
n_activity=968243 dram_eff=0.5882
bk0: 12852a 1493150i bk1: 12852a 1499217i bk2: 12356a 1500446i bk3: 12356a 1504018i bk4: 12188a 1505899i bk5: 12188a 1507874i bk6: 11052a 1515951i bk7: 11052a 1518128i bk8: 11244a 1512798i bk9: 11244a 1514852i bk10: 11204a 1515441i bk11: 11204a 1520109i bk12: 12284a 1498553i bk13: 12284a 1501092i bk14: 12488a 1495530i bk15: 12488a 1499369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327329 n_act=8883 n_pre=8867 n_req=71238 n_rd=191448 n_write=93504 bw_util=0.3496
n_activity=970595 dram_eff=0.5872
bk0: 12848a 1495994i bk1: 12848a 1499659i bk2: 12352a 1503447i bk3: 12352a 1505527i bk4: 12028a 1507054i bk5: 12028a 1512400i bk6: 11252a 1514078i bk7: 11252a 1517177i bk8: 11248a 1514935i bk9: 11248a 1515683i bk10: 11204a 1517123i bk11: 11204a 1521585i bk12: 12284a 1500913i bk13: 12284a 1505240i bk14: 12508a 1496678i bk15: 12508a 1500073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22101
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327375 n_act=8948 n_pre=8932 n_req=71194 n_rd=191344 n_write=93432 bw_util=0.3494
n_activity=968737 dram_eff=0.5879
bk0: 12656a 1496864i bk1: 12656a 1500437i bk2: 12516a 1500141i bk3: 12516a 1503052i bk4: 12028a 1508554i bk5: 12028a 1511173i bk6: 11252a 1513572i bk7: 11252a 1516967i bk8: 11236a 1512106i bk9: 11236a 1512541i bk10: 11208a 1516840i bk11: 11208a 1521682i bk12: 12280a 1500604i bk13: 12280a 1504276i bk14: 12496a 1497842i bk15: 12496a 1499919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23508
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327599 n_act=8872 n_pre=8856 n_req=71176 n_rd=191272 n_write=93432 bw_util=0.3493
n_activity=969467 dram_eff=0.5873
bk0: 12652a 1499039i bk1: 12652a 1504054i bk2: 12516a 1502637i bk3: 12516a 1502792i bk4: 11984a 1509279i bk5: 11984a 1513496i bk6: 11256a 1513625i bk7: 11256a 1518159i bk8: 11236a 1514671i bk9: 11236a 1515830i bk10: 11204a 1515132i bk11: 11204a 1521035i bk12: 12084a 1502894i bk13: 12084a 1508141i bk14: 12704a 1494564i bk15: 12704a 1497628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22715
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1326923 n_act=9074 n_pre=9058 n_req=71244 n_rd=191408 n_write=93568 bw_util=0.3497
n_activity=969781 dram_eff=0.5877
bk0: 12652a 1497128i bk1: 12652a 1500516i bk2: 12524a 1499843i bk3: 12524a 1505785i bk4: 11984a 1510070i bk5: 11984a 1512102i bk6: 11256a 1514264i bk7: 11256a 1516913i bk8: 11104a 1514596i bk9: 11104a 1516174i bk10: 11408a 1512929i bk11: 11408a 1517872i bk12: 12084a 1503267i bk13: 12084a 1506905i bk14: 12692a 1496740i bk15: 12692a 1498877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2041
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327485 n_act=8923 n_pre=8907 n_req=71179 n_rd=191284 n_write=93432 bw_util=0.3493
n_activity=969937 dram_eff=0.5871
bk0: 12648a 1497933i bk1: 12648a 1503545i bk2: 12524a 1501718i bk3: 12524a 1504950i bk4: 11916a 1508433i bk5: 11916a 1512909i bk6: 11256a 1511809i bk7: 11256a 1516330i bk8: 11100a 1515344i bk9: 11100a 1517305i bk10: 11412a 1512227i bk11: 11412a 1516921i bk12: 12084a 1502782i bk13: 12084a 1505916i bk14: 12700a 1494867i bk15: 12704a 1496038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23594
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e867b1910 :  mf: uid=10926392, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4690898), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327329 n_act=8998 n_pre=8982 n_req=71181 n_rd=191290 n_write=93432 bw_util=0.3493
n_activity=969362 dram_eff=0.5874
bk0: 12852a 1493576i bk1: 12852a 1497624i bk2: 12524a 1500951i bk3: 12522a 1504486i bk4: 11920a 1513583i bk5: 11920a 1512984i bk6: 11252a 1513244i bk7: 11256a 1516924i bk8: 11104a 1515540i bk9: 11104a 1517067i bk10: 11408a 1511402i bk11: 11408a 1516481i bk12: 12084a 1504970i bk13: 12084a 1508031i bk14: 12500a 1496292i bk15: 12500a 1500478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21792
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1630031 n_nop=1327169 n_act=8951 n_pre=8935 n_req=71244 n_rd=191408 n_write=93568 bw_util=0.3497
n_activity=970863 dram_eff=0.5871
bk0: 12848a 1494941i bk1: 12848a 1500256i bk2: 12516a 1500910i bk3: 12516a 1503508i bk4: 11924a 1511332i bk5: 11924a 1513530i bk6: 11248a 1513126i bk7: 11248a 1517290i bk8: 11100a 1518016i bk9: 11100a 1519344i bk10: 11280a 1515214i bk11: 11280a 1519491i bk12: 12284a 1500467i bk13: 12284a 1502696i bk14: 12504a 1497994i bk15: 12504a 1500143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 23913, Miss_rate = 0.665, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[1]: Access = 35932, Miss = 23912, Miss_rate = 0.665, Pending_hits = 1355, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 23916, Miss_rate = 0.665, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 23915, Miss_rate = 0.665, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[4]: Access = 35955, Miss = 23925, Miss_rate = 0.665, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[5]: Access = 35947, Miss = 23925, Miss_rate = 0.666, Pending_hits = 1337, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 23917, Miss_rate = 0.666, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[7]: Access = 35912, Miss = 23917, Miss_rate = 0.666, Pending_hits = 1344, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 23931, Miss_rate = 0.665, Pending_hits = 251, Reservation_fails = 1
L2_cache_bank[9]: Access = 35983, Miss = 23931, Miss_rate = 0.665, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 23918, Miss_rate = 0.665, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[11]: Access = 35949, Miss = 23918, Miss_rate = 0.665, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 23909, Miss_rate = 0.665, Pending_hits = 253, Reservation_fails = 0
L2_cache_bank[13]: Access = 35949, Miss = 23909, Miss_rate = 0.665, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 23926, Miss_rate = 0.665, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 23926, Miss_rate = 0.665, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 23910, Miss_rate = 0.665, Pending_hits = 241, Reservation_fails = 1
L2_cache_bank[17]: Access = 35941, Miss = 23911, Miss_rate = 0.665, Pending_hits = 1350, Reservation_fails = 0
L2_cache_bank[18]: Access = 35940, Miss = 23911, Miss_rate = 0.665, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 23912, Miss_rate = 0.665, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[20]: Access = 36000, Miss = 23926, Miss_rate = 0.665, Pending_hits = 231, Reservation_fails = 1
L2_cache_bank[21]: Access = 36000, Miss = 23926, Miss_rate = 0.665, Pending_hits = 1361, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 526204
L2_total_cache_miss_rate = 0.6652
L2_total_cache_pending_hits = 17597
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 247179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 269146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.109

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59949
	minimum = 6
	maximum = 56
Network latency average = 8.47037
	minimum = 6
	maximum = 49
Slowest packet = 1490062
Flit latency average = 6.9518
	minimum = 6
	maximum = 45
Slowest flit = 4109736
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239532
	minimum = 0.0189549 (at node 0)
	maximum = 0.0284324 (at node 19)
Accepted packet rate average = 0.0239532
	minimum = 0.0189549 (at node 0)
	maximum = 0.0284324 (at node 19)
Injected flit rate average = 0.0660187
	minimum = 0.0436787 (at node 0)
	maximum = 0.0875119 (at node 42)
Accepted flit rate average= 0.0660187
	minimum = 0.0607793 (at node 0)
	maximum = 0.091169 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.79471 (17 samples)
	minimum = 6 (17 samples)
	maximum = 130.176 (17 samples)
Network latency average = 9.28848 (17 samples)
	minimum = 6 (17 samples)
	maximum = 120.176 (17 samples)
Flit latency average = 8.14675 (17 samples)
	minimum = 6 (17 samples)
	maximum = 116.353 (17 samples)
Fragmentation average = 0.088418 (17 samples)
	minimum = 0 (17 samples)
	maximum = 74.8824 (17 samples)
Injected packet rate average = 0.0221669 (17 samples)
	minimum = 0.0175416 (17 samples)
	maximum = 0.0263112 (17 samples)
Accepted packet rate average = 0.0221669 (17 samples)
	minimum = 0.0175416 (17 samples)
	maximum = 0.0263112 (17 samples)
Injected flit rate average = 0.0610957 (17 samples)
	minimum = 0.040419 (17 samples)
	maximum = 0.0810027 (17 samples)
Accepted flit rate average = 0.0610957 (17 samples)
	minimum = 0.0562511 (17 samples)
	maximum = 0.0843713 (17 samples)
Injected packet size average = 2.75617 (17 samples)
Accepted packet size average = 2.75617 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 24 sec (3024 sec)
gpgpu_simulation_rate = 162179 (inst/sec)
gpgpu_simulation_rate = 1551 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39389
gpu_sim_insn = 28848876
gpu_ipc =     732.4095
gpu_tot_sim_cycle = 4952438
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =     104.8534
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 13441
partiton_reqs_in_parallel = 866558
partiton_reqs_in_parallel_total    = 19171349
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0461
partiton_reqs_in_parallel_util = 866558
partiton_reqs_in_parallel_util_total    = 19171349
gpu_sim_cycle_parition_util = 39389
gpu_tot_sim_cycle_parition_util    = 877170
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8621
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     111.9052 GB/Sec
L2_BW_total  =      16.0302 GB/Sec
gpu_total_sim_rate=163090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10421872
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86903, 83528, 83656, 86695, 86911, 83544, 83666, 86689, 24188, 23192, 23279, 16866, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 292389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 505
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:541259	W0_Idle:11403784	W0_Scoreboard:21247619	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 3994 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 4952437 
mrq_lat_table:377723 	59633 	39759 	87402 	104698 	77941 	44777 	22577 	10304 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	523133 	298192 	655 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	705334 	30200 	170 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473326 	90110 	1503 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1305 	129 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.804348  7.778638  7.904913  7.955343  7.262346  7.422713  8.141777  8.065543  8.385200  8.229051  7.404040  7.198036  8.188135  8.596086  7.471810  7.584337 
dram[1]:  8.184039  8.131068  7.565891  7.327327  6.825532  7.024817  8.445098  8.065543  8.696851  8.528957  7.367893  7.222951  7.779388  7.855285  7.459259  7.327511 
dram[2]:  8.006240  7.883256  7.934959  7.960848  7.322679  7.435858  8.377432  8.018622  8.771826  8.171904  7.554031  6.902822  8.273973  8.288165  7.036984  7.107759 
dram[3]:  7.945820  8.070755  7.542504  7.519260  7.171386  7.066079  8.361165  7.930018  7.880570  7.583190  7.360738  7.311666  8.024917  7.842533  7.584356  7.315089 
dram[4]:  8.358306  8.440789  8.200000  8.118136  7.201220  6.916544  8.112132  8.112132  7.717278  7.757895  7.683012  7.603119  8.146711  8.401739  7.311669  7.132565 
dram[5]:  8.004777  7.966720  7.835962  7.885714  6.957290  6.896350  8.669941  8.602339  7.685217  7.645329  7.738977  7.539519  8.414634  8.158784  7.587423  7.394619 
dram[6]:  8.680484  8.307438  8.335570  8.506849  7.271605  6.960118  8.265918  8.143911  7.821239  7.933573  7.524871  7.764602  7.510334  7.808264  7.359534  7.264368 
dram[7]:  7.902516  7.804348  7.634408  7.693499  7.182927  6.949852  8.775348  8.375711  7.258765  6.730650  7.885965  7.696918  8.346290  8.435715  7.644478  7.419971 
dram[8]:  8.052885  7.976191  8.214876  8.324958  6.786647  7.138931  8.296992  8.250467  7.804309  7.586388  7.659285  7.698630  7.821192  7.782537  7.705793  7.327536 
dram[9]:  7.789074  7.661194  7.693499  7.646154  7.743378  7.400316  8.470249  8.250467  7.485370  7.260434  7.790295  7.429752  8.287720  8.465950  7.451807  7.181422 
dram[10]:  8.331169  8.211200  8.000000  8.117647  6.950966  6.950966  8.533849  8.452107  7.862568  7.614711  7.629310  7.629310  8.038270  7.932676  7.299410  7.193314 
average row locality = 829868/107079 = 7.750054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3352      3351      3332      3332      3185      3185      2921      2921      2979      2979      2976      2976      3247      3247      3353      3353 
dram[1]:      3351      3351      3278      3278      3237      3237      2921      2921      2978      2978      2984      2984      3247      3247      3352      3351 
dram[2]:      3404      3404      3278      3278      3236      3236      2920      2920      2981      2981      2982      2982      3248      3248      3309      3309 
dram[3]:      3405      3405      3278      3278      3237      3237      2920      2920      2981      2981      2974      2974      3247      3247      3307      3307 
dram[4]:      3404      3404      3277      3277      3194      3194      2973      2973      2982      2982      2974      2974      3247      3247      3312      3312 
dram[5]:      3353      3353      3321      3321      3194      3194      2973      2973      2979      2979      2975      2975      3246      3246      3309      3309 
dram[6]:      3352      3352      3321      3321      3182      3182      2974      2974      2979      2979      2974      2974      3194      3194      3364      3364 
dram[7]:      3352      3352      3323      3323      3182      3182      2974      2974      2944      2944      3028      3028      3194      3194      3361      3361 
dram[8]:      3351      3351      3323      3323      3164      3164      2974      2974      2943      2943      3029      3029      3194      3194      3363      3364 
dram[9]:      3405      3405      3323      3323      3165      3165      2973      2974      2945      2945      3028      3028      3194      3194      3310      3310 
dram[10]:      3404      3404      3321      3321      3166      3166      2972      2972      2944      2944      2994      2994      3247      3247      3311      3311 
total reads: 557708
bank skew: 3405/2920 = 1.17
chip skew: 50726/50680 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:       4094      4063      3920      3891      3669      3641      3972      3940      4009      3982      4027      3996      4408      4372      4220      4189
dram[1]:       4095      4067      3876      3845      3722      3693      3973      3946      4011      3982      4018      3987      4405      4371      4225      4195
dram[2]:       4134      4104      3878      3850      3724      3696      3971      3939      4008      3980      4023      3993      4405      4371      4162      4131
dram[3]:       4134      4105      3876      3844      3721      3692      3975      3948      4010      3978      4037      4004      4408      4371      4166      4137
dram[4]:       4135      4107      3878      3853      3701      3670      4021      3994      4007      3980      4038      4010      4403      4370      4159      4130
dram[5]:       4089      4059      3896      3867      3699      3670      4026      3996      4009      3981      4036      4003      4408      4372      4166      4137
dram[6]:       4091      4065      3896      3870      3707      3678      4020      3993      4010      3984      4038      4009      4366      4332      4204      4175
dram[7]:       4089      4059      3895      3864      3708      3680      4022      3994      3975      3945      4086      4053      4371      4336      4210      4178
dram[8]:       4093      4066      3894      3866      3689      3658      4021      3993      3977      3949      4086      4054      4365      4333      4204      4175
dram[9]:       4131      4101      3896      3864      3689      3660      4023      3992      3975      3943      4086      4053      4371      4336      4168      4135
dram[10]:       4137      4107      3894      3866      3687      3655      4024      3995      3976      3947      4051      4019      4405      4373      4167      4137
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1382195 n_act=9653 n_pre=9637 n_req=75421 n_rd=202756 n_write=98928 bw_util=0.3543
n_activity=1028781 dram_eff=0.5865
bk0: 13408a 1562378i bk1: 13404a 1568334i bk2: 13328a 1565390i bk3: 13328a 1569057i bk4: 12740a 1575488i bk5: 12740a 1578857i bk6: 11684a 1582760i bk7: 11684a 1585887i bk8: 11916a 1581022i bk9: 11916a 1582745i bk10: 11904a 1580596i bk11: 11904a 1585959i bk12: 12988a 1567598i bk13: 12988a 1570577i bk14: 13412a 1559979i bk15: 13412a 1562201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23117
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1381859 n_act=9809 n_pre=9793 n_req=75427 n_rd=202780 n_write=98928 bw_util=0.3543
n_activity=1030635 dram_eff=0.5855
bk0: 13404a 1563865i bk1: 13404a 1571305i bk2: 13112a 1568874i bk3: 13112a 1571721i bk4: 12948a 1572060i bk5: 12948a 1575287i bk6: 11684a 1583492i bk7: 11684a 1586975i bk8: 11912a 1581749i bk9: 11912a 1583102i bk10: 11936a 1583333i bk11: 11936a 1586212i bk12: 12988a 1566889i bk13: 12988a 1571124i bk14: 13408a 1559671i bk15: 13404a 1562321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1381907 n_act=9707 n_pre=9691 n_req=75466 n_rd=202864 n_write=99000 bw_util=0.3545
n_activity=1029029 dram_eff=0.5867
bk0: 13616a 1560611i bk1: 13616a 1565900i bk2: 13112a 1567429i bk3: 13112a 1571101i bk4: 12944a 1572668i bk5: 12944a 1576241i bk6: 11680a 1583083i bk7: 11680a 1587854i bk8: 11924a 1582404i bk9: 11924a 1584219i bk10: 11928a 1583414i bk11: 11928a 1587053i bk12: 12992a 1568678i bk13: 12992a 1571308i bk14: 13236a 1562013i bk15: 13236a 1563975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22585
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1381717 n_act=9874 n_pre=9858 n_req=75430 n_rd=202792 n_write=98928 bw_util=0.3543
n_activity=1026447 dram_eff=0.5879
bk0: 13620a 1558466i bk1: 13620a 1565020i bk2: 13112a 1565786i bk3: 13112a 1569783i bk4: 12948a 1571626i bk5: 12948a 1573341i bk6: 11680a 1582834i bk7: 11680a 1585453i bk8: 11924a 1579358i bk9: 11924a 1581580i bk10: 11896a 1582071i bk11: 11896a 1586956i bk12: 12988a 1564727i bk13: 12988a 1567273i bk14: 13228a 1561479i bk15: 13228a 1565030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24076
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e8713e2b0 :  mf: uid=11569036, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4952437), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1381933 n_act=9675 n_pre=9659 n_req=75476 n_rd=202902 n_write=99000 bw_util=0.3545
n_activity=1029615 dram_eff=0.5864
bk0: 13616a 1561615i bk1: 13616a 1565596i bk2: 13108a 1568945i bk3: 13108a 1571554i bk4: 12776a 1572556i bk5: 12774a 1578092i bk6: 11892a 1580961i bk7: 11892a 1584017i bk8: 11928a 1581887i bk9: 11928a 1582644i bk10: 11896a 1583762i bk11: 11896a 1588390i bk12: 12988a 1567338i bk13: 12988a 1572161i bk14: 13248a 1562524i bk15: 13248a 1565524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1382061 n_act=9698 n_pre=9682 n_req=75432 n_rd=202800 n_write=98928 bw_util=0.3543
n_activity=1026780 dram_eff=0.5877
bk0: 13412a 1562215i bk1: 13412a 1566157i bk2: 13284a 1565638i bk3: 13284a 1568789i bk4: 12776a 1574578i bk5: 12776a 1576989i bk6: 11892a 1580106i bk7: 11892a 1584162i bk8: 11916a 1579119i bk9: 11916a 1579506i bk10: 11900a 1583767i bk11: 11900a 1588506i bk12: 12984a 1567256i bk13: 12984a 1570673i bk14: 13236a 1563659i bk15: 13236a 1565592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24512
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1382233 n_act=9652 n_pre=9636 n_req=75412 n_rd=202720 n_write=98928 bw_util=0.3542
n_activity=1028108 dram_eff=0.5868
bk0: 13408a 1564977i bk1: 13408a 1569929i bk2: 13284a 1567873i bk3: 13284a 1568608i bk4: 12728a 1575209i bk5: 12728a 1579713i bk6: 11896a 1580445i bk7: 11896a 1585217i bk8: 11916a 1581518i bk9: 11916a 1582751i bk10: 11896a 1581741i bk11: 11896a 1587936i bk12: 12776a 1569324i bk13: 12776a 1574415i bk14: 13456a 1560067i bk15: 13456a 1562833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23932
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1381633 n_act=9808 n_pre=9792 n_req=75484 n_rd=202864 n_write=99072 bw_util=0.3546
n_activity=1028458 dram_eff=0.5872
bk0: 13408a 1562676i bk1: 13408a 1566161i bk2: 13292a 1565068i bk3: 13292a 1571708i bk4: 12728a 1575665i bk5: 12728a 1577905i bk6: 11896a 1581064i bk7: 11896a 1583836i bk8: 11776a 1581516i bk9: 11776a 1583300i bk10: 12112a 1579523i bk11: 12112a 1584516i bk12: 12776a 1569925i bk13: 12776a 1573878i bk14: 13444a 1562408i bk15: 13444a 1564606i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e94f93c40 :  mf: uid=11569034, sid27:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (4952437), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1382075 n_act=9725 n_pre=9709 n_req=75415 n_rd=202732 n_write=98928 bw_util=0.3542
n_activity=1028787 dram_eff=0.5864
bk0: 13404a 1563586i bk1: 13404a 1569531i bk2: 13292a 1567215i bk3: 13292a 1570745i bk4: 12656a 1573923i bk5: 12656a 1578759i bk6: 11896a 1578538i bk7: 11896a 1583170i bk8: 11772a 1582435i bk9: 11772a 1584225i bk10: 12116a 1578934i bk11: 12116a 1583669i bk12: 12776a 1569567i bk13: 12776a 1573072i bk14: 13452a 1560249i bk15: 13456a 1561672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24401
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1381989 n_act=9760 n_pre=9744 n_req=75419 n_rd=202748 n_write=98928 bw_util=0.3543
n_activity=1027983 dram_eff=0.5869
bk0: 13620a 1558672i bk1: 13620a 1563141i bk2: 13292a 1566037i bk3: 13292a 1570106i bk4: 12660a 1579502i bk5: 12660a 1579067i bk6: 11892a 1579999i bk7: 11896a 1583966i bk8: 11780a 1582354i bk9: 11780a 1584022i bk10: 12112a 1577826i bk11: 12112a 1583371i bk12: 12776a 1571680i bk13: 12776a 1574976i bk14: 13240a 1562183i bk15: 13240a 1566596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2259
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e87117410 :  mf: uid=11569035, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4952433), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1703169 n_nop=1381803 n_act=9719 n_pre=9703 n_req=75486 n_rd=202872 n_write=99072 bw_util=0.3546
n_activity=1029269 dram_eff=0.5867
bk0: 13616a 1560780i bk1: 13616a 1566098i bk2: 13284a 1566263i bk3: 13284a 1569235i bk4: 12664a 1577139i bk5: 12664a 1579640i bk6: 11888a 1580384i bk7: 11888a 1584312i bk8: 11776a 1584603i bk9: 11776a 1586214i bk10: 11976a 1582036i bk11: 11976a 1586429i bk12: 12988a 1566890i bk13: 12988a 1569143i bk14: 13244a 1563625i bk15: 13244a 1565659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25345, Miss_rate = 0.665, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[1]: Access = 38044, Miss = 25344, Miss_rate = 0.666, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25348, Miss_rate = 0.666, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25347, Miss_rate = 0.666, Pending_hits = 1362, Reservation_fails = 0
L2_cache_bank[4]: Access = 38070, Miss = 25358, Miss_rate = 0.666, Pending_hits = 219, Reservation_fails = 0
L2_cache_bank[5]: Access = 38061, Miss = 25358, Miss_rate = 0.666, Pending_hits = 1348, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25349, Miss_rate = 0.667, Pending_hits = 221, Reservation_fails = 0
L2_cache_bank[7]: Access = 38025, Miss = 25349, Miss_rate = 0.667, Pending_hits = 1353, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25363, Miss_rate = 0.666, Pending_hits = 256, Reservation_fails = 1
L2_cache_bank[9]: Access = 38098, Miss = 25363, Miss_rate = 0.666, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25350, Miss_rate = 0.666, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[11]: Access = 38062, Miss = 25350, Miss_rate = 0.666, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25340, Miss_rate = 0.666, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[13]: Access = 38062, Miss = 25340, Miss_rate = 0.666, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25358, Miss_rate = 0.665, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25358, Miss_rate = 0.665, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25341, Miss_rate = 0.666, Pending_hits = 246, Reservation_fails = 1
L2_cache_bank[17]: Access = 38053, Miss = 25342, Miss_rate = 0.666, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[18]: Access = 38053, Miss = 25343, Miss_rate = 0.666, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25344, Miss_rate = 0.666, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[20]: Access = 38116, Miss = 25359, Miss_rate = 0.665, Pending_hits = 237, Reservation_fails = 1
L2_cache_bank[21]: Access = 38116, Miss = 25359, Miss_rate = 0.665, Pending_hits = 1370, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 557708
L2_total_cache_miss_rate = 0.6659
L2_total_cache_pending_hits = 17747
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262029
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 285530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.111

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.536
	minimum = 6
	maximum = 52
Network latency average = 8.41099
	minimum = 6
	maximum = 52
Slowest packet = 1588402
Flit latency average = 6.88344
	minimum = 6
	maximum = 48
Slowest flit = 4378583
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236133
	minimum = 0.0186859 (at node 5)
	maximum = 0.0280288 (at node 0)
Accepted packet rate average = 0.0236133
	minimum = 0.0186859 (at node 5)
	maximum = 0.0280288 (at node 0)
Injected flit rate average = 0.0650818
	minimum = 0.0430588 (at node 5)
	maximum = 0.0862699 (at node 42)
Accepted flit rate average= 0.0650818
	minimum = 0.0599167 (at node 5)
	maximum = 0.0898751 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.72478 (18 samples)
	minimum = 6 (18 samples)
	maximum = 125.833 (18 samples)
Network latency average = 9.23973 (18 samples)
	minimum = 6 (18 samples)
	maximum = 116.389 (18 samples)
Flit latency average = 8.07657 (18 samples)
	minimum = 6 (18 samples)
	maximum = 112.556 (18 samples)
Fragmentation average = 0.0835059 (18 samples)
	minimum = 0 (18 samples)
	maximum = 70.7222 (18 samples)
Injected packet rate average = 0.0222472 (18 samples)
	minimum = 0.0176051 (18 samples)
	maximum = 0.0264067 (18 samples)
Accepted packet rate average = 0.0222472 (18 samples)
	minimum = 0.0176051 (18 samples)
	maximum = 0.0264067 (18 samples)
Injected flit rate average = 0.0613172 (18 samples)
	minimum = 0.0405656 (18 samples)
	maximum = 0.0812954 (18 samples)
Accepted flit rate average = 0.0613172 (18 samples)
	minimum = 0.0564548 (18 samples)
	maximum = 0.0846771 (18 samples)
Injected packet size average = 2.75617 (18 samples)
Accepted packet size average = 2.75617 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 4 sec (3184 sec)
gpgpu_simulation_rate = 163090 (inst/sec)
gpgpu_simulation_rate = 1555 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 39020
gpu_sim_insn = 28848876
gpu_ipc =     739.3356
gpu_tot_sim_cycle = 5213608
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     105.1342
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 13776
partiton_reqs_in_parallel = 858440
partiton_reqs_in_parallel_total    = 20037907
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0080
partiton_reqs_in_parallel_util = 858440
partiton_reqs_in_parallel_util_total    = 20037907
gpu_sim_cycle_parition_util = 39020
gpu_tot_sim_cycle_parition_util    = 916559
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8677
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     112.9635 GB/Sec
L2_BW_total  =      16.0727 GB/Sec
gpu_total_sim_rate=164110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11001100
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91730, 88168, 88303, 91517, 91738, 88184, 88313, 91496, 24188, 23192, 23279, 16866, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 292425
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 541
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:571435	W0_Idle:11419011	W0_Scoreboard:22371601	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 3795 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 5213607 
mrq_lat_table:399211 	63577 	42317 	91812 	110112 	82584 	47695 	23750 	10380 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	555962 	311844 	678 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	749704 	32323 	179 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499607 	95154 	1562 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1382 	130 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.091463  8.065350  8.155039  8.205928  7.520485  7.683721  8.438889  8.361468  8.671003  8.512774  7.656765  7.447833  8.475165  8.887153  7.715942  7.852508 
dram[1]:  8.477635  8.423809  7.808801  7.567647  7.078212  7.281609  8.746641  8.330895  8.952015  8.783427  7.621312  7.474277  8.061418  8.138315  7.703329  7.570413 
dram[2]:  8.300153  8.174962  8.155309  8.181240  7.585330  7.700608  8.678095  8.313869  9.062136  8.454710  7.810084  7.149231  8.561872  8.576215  7.272601  7.364789 
dram[3]:  8.238602  8.365741  7.785174  7.761689  7.431085  7.323699  8.628788  8.194244  8.102430  7.804348  7.615131  7.565360  8.310065  8.125397  7.801493  7.531700 
dram[4]:  8.658147  8.741936  8.420622  8.338736  7.460270  7.170029  8.412613  8.412613  7.938776  7.979487  7.941681  7.860781  8.461157  8.691002  7.571635  7.389831 
dram[5]:  8.295313  8.256610  8.083333  8.133540  7.211594  7.149426  8.978847  8.876426  7.906780  7.866779  7.998273  7.796296  8.704082  8.445544  7.827844  7.633577 
dram[6]:  8.981387  8.602918  8.586885  8.759197  7.532625  7.215117  8.568808  8.444846  8.043103  8.155595  7.781513  8.024263  7.785381  8.087237  7.623395  7.526761 
dram[7]:  8.191358  8.091463  7.879699  7.939394  7.442279  7.204644  9.085603  8.648149  7.475570  6.944024  8.151203  7.959732  8.631035  8.721254  7.912592  7.662841 
dram[8]:  8.344339  8.266356  8.465266  8.576105  7.037143  7.396396  8.600368  8.521898  7.994773  7.777966  7.921536  7.961410  8.100324  8.061192  7.974627  7.590909 
dram[9]:  8.078986  7.948680  7.939394  7.891566  8.011382  7.662519  8.776316  8.553114  7.727273  7.475570  8.054329  7.688817  8.571918  8.751748  7.691176  7.439545 
dram[10]:  8.630573  8.508635  8.248819  8.367413  7.204679  7.204679  8.840909  8.757974  8.050878  7.804422  7.888514  7.888514  8.323577  8.216694  7.559248  7.451567 
average row locality = 876492/109373 = 8.013787
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3541      3540      3516      3516      3358      3358      3094      3094      3145      3145      3138      3138      3439      3439      3545      3545 
dram[1]:      3540      3540      3459      3459      3413      3413      3094      3094      3144      3144      3147      3147      3439      3439      3544      3543 
dram[2]:      3596      3596      3459      3459      3412      3412      3093      3093      3147      3147      3145      3145      3440      3440      3498      3498 
dram[3]:      3597      3597      3459      3459      3413      3413      3093      3093      3147      3147      3137      3137      3439      3439      3496      3496 
dram[4]:      3596      3596      3458      3458      3368      3368      3149      3149      3148      3148      3137      3137      3439      3439      3501      3501 
dram[5]:      3542      3542      3504      3504      3368      3368      3149      3149      3145      3145      3138      3138      3438      3438      3498      3498 
dram[6]:      3541      3541      3504      3504      3356      3356      3150      3150      3145      3145      3137      3137      3383      3383      3556      3556 
dram[7]:      3541      3541      3506      3506      3356      3356      3150      3150      3108      3108      3194      3194      3383      3383      3553      3553 
dram[8]:      3540      3540      3506      3506      3337      3337      3150      3150      3107      3107      3195      3195      3383      3383      3555      3556 
dram[9]:      3597      3597      3506      3506      3338      3338      3149      3150      3108      3108      3194      3194      3383      3383      3499      3499 
dram[10]:      3596      3596      3504      3504      3339      3339      3148      3148      3107      3107      3158      3158      3439      3439      3500      3500 
total reads: 589212
bank skew: 3597/3093 = 1.16
chip skew: 53592/53544 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:       3889      3858      3729      3702      3496      3469      3766      3736      3810      3783      3828      3799      4172      4138      4003      3974
dram[1]:       3890      3863      3687      3657      3545      3517      3767      3741      3811      3783      3820      3790      4170      4137      4008      3980
dram[2]:       3927      3898      3689      3663      3547      3520      3765      3735      3808      3781      3823      3795      4169      4137      3950      3920
dram[3]:       3926      3899      3687      3657      3545      3517      3769      3743      3810      3779      3837      3805      4173      4137      3953      3925
dram[4]:       3927      3900      3690      3665      3525      3495      3813      3787      3808      3782      3838      3811      4168      4137      3947      3919
dram[5]:       3883      3855      3707      3679      3523      3495      3817      3788      3809      3783      3836      3804      4173      4138      3953      3925
dram[6]:       3885      3861      3707      3682      3531      3503      3812      3786      3810      3786      3837      3810      4132      4100      3989      3962
dram[7]:       3883      3855      3706      3676      3531      3505      3814      3787      3777      3748      3883      3851      4136      4104      3995      3965
dram[8]:       3887      3862      3706      3679      3513      3484      3813      3786      3779      3752      3883      3853      4132      4101      3990      3961
dram[9]:       3924      3895      3707      3676      3513      3486      3815      3785      3778      3747      3882      3851      4137      4104      3955      3924
dram[10]:       3928      3901      3705      3678      3511      3481      3816      3788      3778      3751      3850      3819      4170      4139      3954      3926
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1437304 n_act=9853 n_pre=9837 n_req=79657 n_rd=214204 n_write=104424 bw_util=0.3589
n_activity=1084699 dram_eff=0.5875
bk0: 14164a 1628209i bk1: 14160a 1634574i bk2: 14064a 1631433i bk3: 14064a 1635390i bk4: 13432a 1642454i bk5: 13432a 1645233i bk6: 12376a 1649562i bk7: 12376a 1652964i bk8: 12580a 1647872i bk9: 12580a 1649495i bk10: 12552a 1647494i bk11: 12552a 1652943i bk12: 13756a 1633260i bk13: 13756a 1636714i bk14: 14180a 1625162i bk15: 14180a 1627955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1436944 n_act=10017 n_pre=10001 n_req=79665 n_rd=214236 n_write=104424 bw_util=0.3589
n_activity=1086562 dram_eff=0.5865
bk0: 14160a 1630241i bk1: 14160a 1637585i bk2: 13836a 1634904i bk3: 13836a 1638130i bk4: 13652a 1638588i bk5: 13652a 1642014i bk6: 12376a 1649831i bk7: 12376a 1653814i bk8: 12576a 1648564i bk9: 12576a 1649924i bk10: 12588a 1650088i bk11: 12588a 1653120i bk12: 13756a 1632495i bk13: 13756a 1636931i bk14: 14176a 1625030i bk15: 14172a 1628255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23738
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1437000 n_act=9911 n_pre=9895 n_req=79704 n_rd=214320 n_write=104496 bw_util=0.3591
n_activity=1084666 dram_eff=0.5879
bk0: 14384a 1626000i bk1: 14384a 1631953i bk2: 13836a 1633605i bk3: 13836a 1637452i bk4: 13648a 1639760i bk5: 13648a 1642587i bk6: 12372a 1649485i bk7: 12372a 1654619i bk8: 12588a 1649270i bk9: 12588a 1650651i bk10: 12580a 1650293i bk11: 12580a 1653925i bk12: 13760a 1634362i bk13: 13760a 1637573i bk14: 13992a 1627486i bk15: 13992a 1629282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21756
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1436782 n_act=10092 n_pre=10076 n_req=79668 n_rd=214248 n_write=104424 bw_util=0.3589
n_activity=1082343 dram_eff=0.5889
bk0: 14388a 1624201i bk1: 14388a 1630684i bk2: 13836a 1631892i bk3: 13836a 1636357i bk4: 13652a 1638284i bk5: 13652a 1640192i bk6: 12372a 1649508i bk7: 12372a 1652081i bk8: 12588a 1645991i bk9: 12588a 1648592i bk10: 12548a 1648853i bk11: 12548a 1653797i bk12: 13756a 1630617i 
GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
bk13: 13756a 1632766i bk14: 13984a 1626918i bk15: 13984a 1630652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1437000 n_act=9883 n_pre=9867 n_req=79718 n_rd=214368 n_write=104504 bw_util=0.3592
n_activity=1085548 dram_eff=0.5875
bk0: 14384a 1627503i bk1: 14384a 1631686i bk2: 13832a 1635199i bk3: 13832a 1637741i bk4: 13472a 1639601i bk5: 13472a 1645033i bk6: 12596a 1647672i bk7: 12596a 1650656i bk8: 12592a 1648293i bk9: 12592a 1649337i bk10: 12548a 1650835i bk11: 12548a 1655512i bk12: 13756a 1633021i bk13: 13756a 1638176i bk14: 14004a 1627733i bk15: 14004a 1631246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1437138 n_act=9910 n_pre=9894 n_req=79670 n_rd=214256 n_write=104424 bw_util=0.359
n_activity=1082716 dram_eff=0.5887
bk0: 14168a 1628037i bk1: 14168a 1632165i bk2: 14016a 1631800i bk3: 14016a 1634751i bk4: 13472a 1641662i bk5: 13472a 1643601i bk6: 12596a 1647011i bk7: 12596a 1651179i bk8: 12580a 1645727i bk9: 12580a 1646217i bk10: 12552a 1650569i bk11: 12552a 1655448i bk12: 13752a 1632773i bk13: 13752a 1636780i bk14: 13992a 1628894i bk15: 13992a 1631810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23886
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1437322 n_act=9858 n_pre=9842 n_req=79650 n_rd=214176 n_write=104424 bw_util=0.3589
n_activity=1084095 dram_eff=0.5878
bk0: 14164a 1630962i bk1: 14164a 1636176i bk2: 14016a 1633831i bk3: 14016a 1635009i bk4: 13424a 1642023i bk5: 13424a 1646420i bk6: 12600a 1646858i bk7: 12600a 1651835i bk8: 12580a 1648064i bk9: 12580a 1649454i bk10: 12548a 1648078i bk11: 12548a 1655036i bk12: 13532a 1634922i bk13: 13532a 1640480i bk14: 14224a 1625292i bk15: 14224a 1628367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23388
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1436698 n_act=10018 n_pre=10002 n_req=79726 n_rd=214328 n_write=104576 bw_util=0.3592
n_activity=1084504 dram_eff=0.5881
bk0: 14164a 1628278i bk1: 14164a 1632398i bk2: 14024a 1631326i bk3: 14024a 1638177i bk4: 13424a 1642680i bk5: 13424a 1644723i bk6: 12600a 1647842i bk7: 12600a 1650595i bk8: 12432a 1648487i bk9: 12432a 1650345i bk10: 12776a 1646150i bk11: 12776a 1651401i bk12: 13532a 1635976i bk13: 13532a 1639916i bk14: 14212a 1628166i bk15: 14212a 1630376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20959
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1437152 n_act=9937 n_pre=9921 n_req=79653 n_rd=214188 n_write=104424 bw_util=0.3589
n_activity=1084815 dram_eff=0.5874
bk0: 14160a 1629728i bk1: 14160a 1635750i bk2: 14024a 1633380i bk3: 14024a 1637300i bk4: 13348a 1640631i bk5: 13348a 1645762i bk6: 12600a 1645146i bk7: 12600a 1649500i bk8: 12428a 1648635i bk9: 12428a 1651205i bk10: 12780a 1645729i bk11: 12780a 1650625i bk12: 13532a 1634993i bk13: 13532a 1638931i bk14: 14220a 1625657i bk15: 14224a 1627355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23744
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0ea3568fc0 :  mf: uid=12211680, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5213607), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1437088 n_act=9966 n_pre=9950 n_req=79655 n_rd=214194 n_write=104424 bw_util=0.3589
n_activity=1084186 dram_eff=0.5878
bk0: 14388a 1624186i bk1: 14388a 1629483i bk2: 14024a 1631951i bk3: 14022a 1636461i bk4: 13352a 1646691i bk5: 13352a 1645664i bk6: 12596a 1646082i bk7: 12600a 1650831i bk8: 12432a 1649043i bk9: 12432a 1650765i bk10: 12776a 1644660i bk11: 12776a 1650410i bk12: 13532a 1637636i bk13: 13532a 1641014i bk14: 13996a 1627836i bk15: 13996a 1632279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22162
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1775622 n_nop=1436876 n_act=9929 n_pre=9913 n_req=79726 n_rd=214328 n_write=104576 bw_util=0.3592
n_activity=1085272 dram_eff=0.5877
bk0: 14384a 1627021i bk1: 14384a 1631785i bk2: 14016a 1632213i bk3: 14016a 1635613i bk4: 13356a 1644321i bk5: 13356a 1646500i bk6: 12592a 1646788i bk7: 12592a 1650698i bk8: 12428a 1651522i bk9: 12428a 1653473i bk10: 12632a 1648921i bk11: 12632a 1653479i bk12: 13756a 1632620i bk13: 13756a 1634867i bk14: 14000a 1629466i bk15: 14000a 1631877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22246

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 26776, Miss_rate = 0.666, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[1]: Access = 40156, Miss = 26775, Miss_rate = 0.667, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 26780, Miss_rate = 0.667, Pending_hits = 234, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 26779, Miss_rate = 0.667, Pending_hits = 1365, Reservation_fails = 0
L2_cache_bank[4]: Access = 40185, Miss = 26790, Miss_rate = 0.667, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[5]: Access = 40176, Miss = 26790, Miss_rate = 0.667, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 26781, Miss_rate = 0.667, Pending_hits = 224, Reservation_fails = 0
L2_cache_bank[7]: Access = 40137, Miss = 26781, Miss_rate = 0.667, Pending_hits = 1358, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 26796, Miss_rate = 0.667, Pending_hits = 259, Reservation_fails = 1
L2_cache_bank[9]: Access = 40213, Miss = 26796, Miss_rate = 0.666, Pending_hits = 1390, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 26782, Miss_rate = 0.666, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[11]: Access = 40175, Miss = 26782, Miss_rate = 0.667, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 26772, Miss_rate = 0.667, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[13]: Access = 40175, Miss = 26772, Miss_rate = 0.666, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 26791, Miss_rate = 0.666, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 26791, Miss_rate = 0.666, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 26773, Miss_rate = 0.666, Pending_hits = 249, Reservation_fails = 1
L2_cache_bank[17]: Access = 40166, Miss = 26774, Miss_rate = 0.667, Pending_hits = 1360, Reservation_fails = 0
L2_cache_bank[18]: Access = 40165, Miss = 26774, Miss_rate = 0.667, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 26775, Miss_rate = 0.666, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[20]: Access = 40232, Miss = 26791, Miss_rate = 0.666, Pending_hits = 240, Reservation_fails = 1
L2_cache_bank[21]: Access = 40232, Miss = 26791, Miss_rate = 0.666, Pending_hits = 1374, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 589212
L2_total_cache_miss_rate = 0.6665
L2_total_cache_pending_hits = 17819
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 276957
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56213
	minimum = 6
	maximum = 44
Network latency average = 8.43599
	minimum = 6
	maximum = 42
Slowest packet = 1676056
Flit latency average = 6.90131
	minimum = 6
	maximum = 38
Slowest flit = 4619608
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238366
	minimum = 0.0188626 (at node 0)
	maximum = 0.0282939 (at node 7)
Accepted packet rate average = 0.0238366
	minimum = 0.0188626 (at node 0)
	maximum = 0.0282939 (at node 7)
Injected flit rate average = 0.0656972
	minimum = 0.043466 (at node 0)
	maximum = 0.0870858 (at node 42)
Accepted flit rate average= 0.0656972
	minimum = 0.0604834 (at node 0)
	maximum = 0.090725 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.66359 (19 samples)
	minimum = 6 (19 samples)
	maximum = 121.526 (19 samples)
Network latency average = 9.19743 (19 samples)
	minimum = 6 (19 samples)
	maximum = 112.474 (19 samples)
Flit latency average = 8.01471 (19 samples)
	minimum = 6 (19 samples)
	maximum = 108.632 (19 samples)
Fragmentation average = 0.0791108 (19 samples)
	minimum = 0 (19 samples)
	maximum = 67 (19 samples)
Injected packet rate average = 0.0223309 (19 samples)
	minimum = 0.0176713 (19 samples)
	maximum = 0.026506 (19 samples)
Accepted packet rate average = 0.0223309 (19 samples)
	minimum = 0.0176713 (19 samples)
	maximum = 0.026506 (19 samples)
Injected flit rate average = 0.0615477 (19 samples)
	minimum = 0.0407183 (19 samples)
	maximum = 0.0816001 (19 samples)
Accepted flit rate average = 0.0615477 (19 samples)
	minimum = 0.0566668 (19 samples)
	maximum = 0.0849954 (19 samples)
Injected packet size average = 2.75617 (19 samples)
Accepted packet size average = 2.75617 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 55 min, 40 sec (3340 sec)
gpgpu_simulation_rate = 164110 (inst/sec)
gpgpu_simulation_rate = 1560 (cycle/sec)
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39341
gpu_sim_insn = 28848876
gpu_ipc =     733.3030
gpu_tot_sim_cycle = 5475099
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     105.3821
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 14214
partiton_reqs_in_parallel = 865502
partiton_reqs_in_parallel_total    = 20896347
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9747
partiton_reqs_in_parallel_util = 865502
partiton_reqs_in_parallel_util_total    = 20896347
gpu_sim_cycle_parition_util = 39341
gpu_tot_sim_cycle_parition_util    = 955579
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8730
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.0418 GB/Sec
L2_BW_total  =      16.1101 GB/Sec
gpu_total_sim_rate=164992

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11580328
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96557, 92806, 92950, 96335, 96565, 92822, 92959, 96317, 24188, 23192, 23279, 16866, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 292453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 569
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:601624	W0_Idle:11434620	W0_Scoreboard:23512390	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 3617 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 5475098 
mrq_lat_table:418136 	65959 	44354 	97426 	117229 	88339 	50978 	25224 	10417 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	584338 	329949 	701 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	794080 	34444 	186 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	526185 	99910 	1612 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1458 	132 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  7.873240  7.762500  8.028944  8.052250  7.321678  7.489270  8.203767  8.079258  8.445017  8.246644  7.514593  7.301493  8.307573  8.627608  7.509383  7.673973 
dram[1]:  8.366767  8.292285  7.612903  7.335135  6.951948  7.080688  8.632432  8.189744  8.854054  8.605954  7.437026  7.282318  7.789855  7.835277  7.497992  7.320261 
dram[2]:  8.165952  8.028130  8.089418  8.065379  7.371901  7.474860  8.388792  7.983333  8.764706  8.195000  7.630841  7.069264  8.386895  8.321981  7.046095  7.109819 
dram[3]:  8.132479  8.155714  7.591609  7.528433  7.194892  7.099470  8.433099  7.983333  7.982143  7.658878  7.405159  7.316342  8.181127  7.892805  7.577135  7.315160 
dram[4]:  8.494047  8.570571  8.310873  8.235205  7.329149  7.006667  8.087315  8.114050  7.831210  7.793978  7.795527  7.672956  8.269231  8.424765  7.370817  7.206806 
dram[5]:  8.126453  8.091172  7.827196  7.849432  7.025401  6.951058  8.797491  8.673145  7.727987  7.691706  7.723101  7.520801  8.516641  8.204580  7.621884  7.466757 
dram[6]:  8.803149  8.355755  8.398176  8.554179  7.311018  7.008021  8.307953  8.169717  7.901929  7.953074  7.648903  7.870968  7.573487  7.821429  7.449007  7.361257 
dram[7]:  8.031610  7.895480  7.603851  7.677778  7.190672  6.961487  8.894928  8.436426  7.239521  6.744770  8.025682  7.800312  8.574225  8.546342  7.731774  7.524765 
dram[8]:  8.171053  8.076590  8.238450  8.337858  6.862797  7.126028  8.393163  8.322034  7.849026  7.650316  7.717593  7.777605  7.833085  7.729412  7.681694  7.361257 
dram[9]:  7.874483  7.673387  7.785915  7.742297  7.754098  7.443491  8.642606  8.350340  7.441538  7.219403  7.936508  7.598784  8.436597  8.546342  7.478261  7.270806 
dram[10]:  8.443787  8.260492  8.020319  8.126471  7.051490  7.013477  8.610526  8.595447  7.927869  7.676190  7.678627  7.726845  7.951183  7.789855  7.379356  7.262533 
average row locality = 923116/118157 = 7.812622
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3730      3729      3708      3708      3545      3545      3251      3251      3315      3315      3312      3312      3615      3615      3732      3732 
dram[1]:      3729      3729      3648      3648      3603      3603      3251      3251      3314      3314      3321      3321      3615      3615      3731      3730 
dram[2]:      3788      3788      3648      3648      3602      3602      3250      3250      3317      3317      3319      3319      3616      3616      3683      3683 
dram[3]:      3789      3789      3648      3648      3603      3603      3250      3250      3317      3317      3310      3310      3615      3615      3681      3681 
dram[4]:      3788      3788      3647      3647      3555      3555      3309      3309      3318      3318      3310      3310      3615      3615      3686      3686 
dram[5]:      3731      3731      3696      3696      3555      3555      3309      3309      3315      3315      3311      3311      3614      3614      3683      3683 
dram[6]:      3730      3730      3696      3696      3542      3542      3310      3310      3315      3315      3310      3310      3556      3556      3744      3744 
dram[7]:      3730      3730      3698      3698      3542      3542      3310      3310      3276      3276      3370      3370      3556      3556      3741      3741 
dram[8]:      3729      3729      3698      3698      3522      3522      3310      3310      3275      3275      3371      3371      3556      3556      3743      3744 
dram[9]:      3789      3789      3698      3698      3523      3523      3309      3310      3277      3277      3370      3370      3556      3556      3684      3684 
dram[10]:      3788      3788      3696      3696      3524      3524      3308      3308      3276      3276      3332      3332      3615      3615      3685      3685 
total reads: 620716
bank skew: 3789/3250 = 1.17
chip skew: 56456/56406 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:       3704      3675      3547      3521      3321      3295      3593      3564      3627      3602      3643      3615      3984      3952      3816      3788
dram[1]:       3705      3679      3507      3479      3368      3342      3594      3569      3629      3602      3635      3606      3983      3951      3820      3793
dram[2]:       3740      3713      3509      3484      3370      3344      3592      3563      3626      3600      3638      3612      3982      3951      3764      3736
dram[3]:       3740      3713      3508      3478      3367      3341      3596      3571      3628      3599      3652      3621      3985      3951      3767      3741
dram[4]:       3740      3715      3510      3486      3349      3321      3638      3613      3626      3601      3653      3627      3980      3951      3762      3735
dram[5]:       3699      3671      3526      3499      3348      3321      3641      3614      3627      3601      3651      3620      3985      3952      3767      3741
dram[6]:       3701      3677      3526      3501      3355      3328      3637      3612      3628      3604      3653      3626      3947      3916      3802      3776
dram[7]:       3699      3672      3525      3496      3355      3330      3639      3613      3596      3569      3695      3666      3951      3920      3807      3778
dram[8]:       3702      3679      3524      3498      3338      3310      3637      3612      3598      3573      3695      3667      3947      3917      3802      3775
dram[9]:       3737      3710      3526      3497      3338      3312      3639      3611      3596      3567      3695      3665      3951      3920      3770      3740
dram[10]:       3742      3715      3524      3498      3336      3308      3640      3614      3597      3571      3664      3635      3982      3953      3768      3741
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491813 n_act=10647 n_pre=10631 n_req=83895 n_rd=225660 n_write=109920 bw_util=0.363
n_activity=1143843 dram_eff=0.5868
bk0: 14920a 1693768i bk1: 14916a 1700544i bk2: 14832a 1697444i bk3: 14832a 1701517i bk4: 14180a 1708277i bk5: 14180a 1711550i bk6: 13004a 1716265i bk7: 13004a 1720003i bk8: 13260a 1714711i bk9: 13260a 1716332i bk10: 13248a 1713923i bk11: 13248a 1719711i bk12: 14460a 1699901i bk13: 14460a 1703351i bk14: 14928a 1690914i bk15: 14928a 1693331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23046
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491461 n_act=10807 n_pre=10791 n_req=83903 n_rd=225692 n_write=109920 bw_util=0.3631
n_activity=1145876 dram_eff=0.5858
bk0: 14916a 1696043i bk1: 14916a 1703871i bk2: 14592a 1700505i bk3: 14592a 1704074i bk4: 14412a 1704288i bk5: 14412a 1707740i bk6: 13004a 1716938i bk7: 13004a 1720698i bk8: 13256a 1715534i bk9: 13256a 1716798i bk10: 13284a 1717007i bk11: 13284a 1719862i bk12: 14460a 1698337i bk13: 14460a 1703274i bk14: 14924a 1690682i bk15: 14920a 1694141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24383
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491493 n_act=10705 n_pre=10689 n_req=83946 n_rd=225784 n_write=110000 bw_util=0.3633
n_activity=1144007 dram_eff=0.587
bk0: 15152a 1691626i bk1: 15152a 1697914i bk2: 14592a 1699700i bk3: 14592a 1703268i bk4: 14408a 1705730i bk5: 14408a 1708485i bk6: 13000a 1716310i bk7: 13000a 1721486i bk8: 13268a 1715974i bk9: 13268a 1717434i bk10: 13276a 1716722i bk11: 13276a 1720921i bk12: 14464a 1701114i bk13: 14464a 1704303i bk14: 14732a 1693145i bk15: 14732a 1694704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22386
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491255 n_act=10904 n_pre=10888 n_req=83906 n_rd=225704 n_write=109920 bw_util=0.3631
n_activity=1141465 dram_eff=0.5881
bk0: 15156a 1689822i bk1: 15156a 1696217i bk2: 14592a 1697263i bk3: 14592a 1702141i bk4: 14412a 1704069i bk5: 14412a 1706015i bk6: 13000a 1716291i bk7: 13000a 1719028i bk8: 13268a 1712521i bk9: 13268a 1714912i bk10: 13240a 1715195i bk11: 13240a 1720326i bk12: 14460a 1697079i bk13: 14460a 1699117i bk14: 14724a 1692624i bk15: 14724a 1696531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e87debd20 :  mf: uid=12854324, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5475098), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491567 n_act=10649 n_pre=10633 n_req=83956 n_rd=225822 n_write=110000 bw_util=0.3633
n_activity=1144445 dram_eff=0.5869
bk0: 15152a 1693370i bk1: 15152a 1697557i bk2: 14588a 1701099i bk3: 14588a 1704016i bk4: 14220a 1705737i bk5: 14218a 1710935i bk6: 13236a 1714160i bk7: 13236a 1717523i bk8: 13272a 1715141i bk9: 13272a 1716056i bk10: 13240a 1717465i bk11: 13240a 1722368i bk12: 14460a 1699178i bk13: 14460a 1704567i bk14: 14744a 1692992i bk15: 14744a 1697060i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23271
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491619 n_act=10718 n_pre=10702 n_req=83908 n_rd=225712 n_write=109920 bw_util=0.3631
n_activity=1142084 dram_eff=0.5878
bk0: 14924a 1693732i bk1: 14924a 1698169i bk2: 14784a 1697171i bk3: 14784a 1700442i bk4: 14220a 1707438i bk5: 14220a 1709579i bk6: 13236a 1713644i bk7: 13236a 1718208i bk8: 13260a 1712496i bk9: 13260a 1713074i bk10: 13244a 1717137i bk11: 13244a 1722287i bk12: 14456a 1699550i bk13: 14456a 1703147i bk14: 14732a 1694722i bk15: 14732a 1697754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2445
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491847 n_act=10648 n_pre=10632 n_req=83886 n_rd=225624 n_write=109920 bw_util=0.363
n_activity=1143129 dram_eff=0.5871
bk0: 14920a 1696945i bk1: 14920a 1702297i bk2: 14784a 1699413i bk3: 14784a 1700937i bk4: 14168a 1708286i bk5: 14168a 1712829i bk6: 13240a 1713751i bk7: 13240a 1718734i bk8: 13260a 1714611i bk9: 13260a 1716397i bk10: 13240a 1714732i bk11: 13240a 1721827i bk12: 14224a 1701334i bk13: 14224a 1707167i bk14: 14976a 1690959i bk15: 14976a 1693717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24307
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491187 n_act=10818 n_pre=10802 n_req=83966 n_rd=225784 n_write=110080 bw_util=0.3634
n_activity=1143494 dram_eff=0.5874
bk0: 14920a 1694022i bk1: 14920a 1698224i bk2: 14792a 1696580i bk3: 14792a 1703791i bk4: 14168a 1708592i bk5: 14168a 1710514i bk6: 13240a 1714435i bk7: 13240a 1717186i bk8: 13104a 1714993i bk9: 13104a 1717262i bk10: 13480a 1712913i bk11: 13480a 1718336i bk12: 14224a 1702722i bk13: 14224a 1706610i bk14: 14964a 1693807i bk15: 14964a 1695978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22186
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e7c015d30 :  mf: uid=12854323, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5475095), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491613 n_act=10759 n_pre=10743 n_req=83889 n_rd=225636 n_write=109920 bw_util=0.363
n_activity=1144093 dram_eff=0.5866
bk0: 14916a 1695755i bk1: 14916a 1701605i bk2: 14792a 1698710i bk3: 14792a 1703181i bk4: 14088a 1706813i bk5: 14088a 1711934i bk6: 13240a 1712085i bk7: 13240a 1716172i bk8: 13100a 1715400i bk9: 13100a 1717788i bk10: 13484a 1712191i bk11: 13484a 1717331i bk12: 14224a 1701197i bk13: 14224a 1705441i bk14: 14972a 1691014i bk15: 14976a 1693120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24528
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491599 n_act=10758 n_pre=10742 n_req=83893 n_rd=225652 n_write=109920 bw_util=0.363
n_activity=1143295 dram_eff=0.587
bk0: 15156a 1690091i bk1: 15156a 1694839i bk2: 14792a 1697363i bk3: 14792a 1701858i bk4: 14092a 1712131i bk5: 14092a 1711849i bk6: 13236a 1712885i bk7: 13240a 1717977i bk8: 13108a 1715591i bk9: 13108a 1717583i bk10: 13480a 1711500i bk11: 13480a 1717365i bk12: 14224a 1704449i bk13: 14224a 1707760i bk14: 14736a 1693467i bk15: 14736a 1697824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23156
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1848671 n_nop=1491325 n_act=10745 n_pre=10729 n_req=83968 n_rd=225792 n_write=110080 bw_util=0.3634
n_activity=1144822 dram_eff=0.5868
bk0: 15152a 1692828i bk1: 15152a 1697618i bk2: 14784a 1697609i bk3: 14784a 1701552i bk4: 14096a 1710493i bk5: 14096a 1712740i bk6: 13232a 1713309i bk7: 13232a 1717895i bk8: 13104a 1718120i bk9: 13104a 1720063i bk10: 13328a 1715727i bk11: 13328a 1720296i bk12: 14460a 1699099i bk13: 14460a 1701280i bk14: 14740a 1695107i bk15: 14740a 1697795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28208, Miss_rate = 0.667, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[1]: Access = 42268, Miss = 28207, Miss_rate = 0.667, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28212, Miss_rate = 0.667, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28211, Miss_rate = 0.667, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[4]: Access = 42300, Miss = 28223, Miss_rate = 0.667, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[5]: Access = 42290, Miss = 28223, Miss_rate = 0.667, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28213, Miss_rate = 0.668, Pending_hits = 227, Reservation_fails = 0
L2_cache_bank[7]: Access = 42250, Miss = 28213, Miss_rate = 0.668, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28228, Miss_rate = 0.667, Pending_hits = 263, Reservation_fails = 1
L2_cache_bank[9]: Access = 42328, Miss = 28228, Miss_rate = 0.667, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28214, Miss_rate = 0.667, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[11]: Access = 42288, Miss = 28214, Miss_rate = 0.667, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28203, Miss_rate = 0.667, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[13]: Access = 42288, Miss = 28203, Miss_rate = 0.667, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28223, Miss_rate = 0.666, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28223, Miss_rate = 0.666, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28204, Miss_rate = 0.667, Pending_hits = 252, Reservation_fails = 1
L2_cache_bank[17]: Access = 42278, Miss = 28205, Miss_rate = 0.667, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[18]: Access = 42278, Miss = 28206, Miss_rate = 0.667, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28207, Miss_rate = 0.667, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[20]: Access = 42348, Miss = 28224, Miss_rate = 0.666, Pending_hits = 245, Reservation_fails = 1
L2_cache_bank[21]: Access = 42348, Miss = 28224, Miss_rate = 0.666, Pending_hits = 1381, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 620716
L2_total_cache_miss_rate = 0.6670
L2_total_cache_pending_hits = 17954
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 291822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 318298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.113

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52126
	minimum = 6
	maximum = 54
Network latency average = 8.39701
	minimum = 6
	maximum = 51
Slowest packet = 1768910
Flit latency average = 6.85966
	minimum = 6
	maximum = 47
Slowest flit = 4875206
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236421
	minimum = 0.0187087 (at node 0)
	maximum = 0.028063 (at node 15)
Accepted packet rate average = 0.0236421
	minimum = 0.0187087 (at node 0)
	maximum = 0.028063 (at node 15)
Injected flit rate average = 0.0651612
	minimum = 0.0431113 (at node 0)
	maximum = 0.0863752 (at node 42)
Accepted flit rate average= 0.0651612
	minimum = 0.0599898 (at node 0)
	maximum = 0.0899847 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.60647 (20 samples)
	minimum = 6 (20 samples)
	maximum = 118.15 (20 samples)
Network latency average = 9.15741 (20 samples)
	minimum = 6 (20 samples)
	maximum = 109.4 (20 samples)
Flit latency average = 7.95696 (20 samples)
	minimum = 6 (20 samples)
	maximum = 105.55 (20 samples)
Fragmentation average = 0.0751553 (20 samples)
	minimum = 0 (20 samples)
	maximum = 63.65 (20 samples)
Injected packet rate average = 0.0223965 (20 samples)
	minimum = 0.0177232 (20 samples)
	maximum = 0.0265838 (20 samples)
Accepted packet rate average = 0.0223965 (20 samples)
	minimum = 0.0177232 (20 samples)
	maximum = 0.0265838 (20 samples)
Injected flit rate average = 0.0617284 (20 samples)
	minimum = 0.0408379 (20 samples)
	maximum = 0.0818389 (20 samples)
Accepted flit rate average = 0.0617284 (20 samples)
	minimum = 0.056833 (20 samples)
	maximum = 0.0852449 (20 samples)
Injected packet size average = 2.75617 (20 samples)
Accepted packet size average = 2.75617 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 58 min, 17 sec (3497 sec)
gpgpu_simulation_rate = 164992 (inst/sec)
gpgpu_simulation_rate = 1565 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38986
gpu_sim_insn = 28848876
gpu_ipc =     739.9804
gpu_tot_sim_cycle = 5736235
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     105.6139
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 14622
partiton_reqs_in_parallel = 857692
partiton_reqs_in_parallel_total    = 21761849
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9433
partiton_reqs_in_parallel_util = 857692
partiton_reqs_in_parallel_util_total    = 21761849
gpu_sim_cycle_parition_util = 38986
gpu_tot_sim_cycle_parition_util    = 994920
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8778
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.0620 GB/Sec
L2_BW_total  =      16.1451 GB/Sec
gpu_total_sim_rate=165843

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12159556
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101386, 97444, 97597, 101147, 101399, 97462, 97610, 101138, 29022, 27825, 27939, 18065, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 292496
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:631878	W0_Idle:11449894	W0_Scoreboard:24637130	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 3455 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 5736234 
mrq_lat_table:439456 	69999 	46780 	102006 	122761 	92929 	53894 	26386 	10475 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	617104 	343667 	721 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23 	838369 	36646 	197 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552512 	104912 	1667 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1533 	134 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.132964  8.020492  8.255320  8.278805  7.555097  7.725352  8.472269  8.318481  8.703204  8.502471  7.743590  7.527859  8.593323  8.918110  7.729659  7.895442 
dram[1]:  8.633823  8.558309  7.832187  7.531746  7.181818  7.312907  8.906361  8.458054  9.084507  8.835616  7.666170  7.509489  8.044034  8.090000  7.698039  7.519796 
dram[2]:  8.433192  8.293222  8.312408  8.288210  7.609227  7.713893  8.659794  8.221860  9.026224  8.450082  7.862385  7.293617  8.673813  8.607903  7.258469  7.322785 
dram[3]:  8.399159  8.422752  7.810699  7.725916  7.429139  7.332026  8.704663  8.248773  8.182250  7.858448  7.634873  7.544919  8.439642  8.148201  7.793800  7.529948 
dram[4]:  8.766082  8.843657  8.535233  8.459138  7.564560  7.236531  8.357605  8.384740  8.056162  8.018634  8.029780  7.905864  8.554380  8.712308  7.605782  7.439589 
dram[5]:  8.390000  8.354197  8.050000  8.050000  7.255599  7.179922  9.077329  8.951473  7.927804  7.891438  7.956522  7.751891  8.778295  8.463378  7.838753  7.682603 
dram[6]:  9.075734  8.622614  8.650746  8.808511  7.546703  7.238472  8.552980  8.413681  8.127559  8.179081  7.881538  8.106012  7.822034  8.072886  7.687906  7.598972 
dram[7]:  8.293785  8.155556  7.824562  7.899183  7.424325  7.191100  9.175843  8.711636  7.434846  6.937159  8.266142  8.038285  8.832536  8.804452  7.952894  7.744430 
dram[8]:  8.435345  8.339489  8.489019  8.564254  7.089727  7.357625  8.667786  8.595674  8.071542  7.871318  7.954545  8.015267  8.084672  7.979827  7.923593  7.598972 
dram[9]:  8.137042  7.932539  8.008287  7.964286  7.995601  7.680282  8.920552  8.624374  7.636090  7.413139  8.176012  7.834328  8.693877  8.804452  7.694149  7.485123 
dram[10]:  8.715117  8.529160  8.268188  8.375723  7.281709  7.243028  8.888124  8.872852  8.149278  7.871318  7.912711  7.961479  8.207247  8.044034  7.594488  7.476744 
average row locality = 969740/120417 = 8.053182
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3919      3918      3892      3892      3718      3718      3424      3424      3481      3481      3474      3474      3807      3807      3924      3924 
dram[1]:      3918      3918      3829      3829      3779      3779      3424      3424      3480      3480      3484      3484      3807      3807      3923      3922 
dram[2]:      3980      3980      3829      3829      3778      3778      3423      3423      3483      3483      3482      3482      3808      3808      3872      3872 
dram[3]:      3981      3981      3829      3829      3779      3779      3423      3423      3483      3483      3473      3473      3807      3807      3870      3870 
dram[4]:      3980      3980      3828      3828      3729      3729      3485      3485      3484      3484      3473      3473      3807      3807      3875      3875 
dram[5]:      3920      3920      3879      3879      3729      3729      3485      3485      3481      3481      3474      3474      3806      3806      3872      3872 
dram[6]:      3919      3919      3879      3879      3716      3716      3486      3486      3481      3481      3473      3473      3745      3745      3936      3936 
dram[7]:      3919      3919      3881      3881      3716      3716      3486      3486      3440      3440      3536      3536      3745      3745      3933      3933 
dram[8]:      3918      3918      3881      3881      3695      3695      3486      3486      3439      3439      3537      3537      3745      3745      3935      3936 
dram[9]:      3981      3981      3881      3881      3696      3696      3485      3486      3440      3440      3536      3536      3745      3745      3873      3873 
dram[10]:      3980      3980      3879      3879      3697      3697      3484      3484      3439      3439      3496      3496      3807      3807      3874      3874 
total reads: 652220
bank skew: 3981/3423 = 1.16
chip skew: 59322/59270 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:       3537      3509      3392      3367      3180      3156      3426      3398      3465      3441      3482      3455      3793      3762      3640      3613
dram[1]:       3537      3513      3354      3326      3225      3199      3427      3403      3466      3441      3473      3446      3791      3761      3644      3619
dram[2]:       3571      3545      3356      3331      3226      3202      3425      3397      3463      3439      3477      3451      3790      3761      3591      3565
dram[3]:       3571      3545      3354      3326      3224      3199      3429      3405      3466      3437      3489      3460      3794      3761      3594      3569
dram[4]:       3571      3547      3356      3334      3206      3179      3468      3445      3464      3440      3489      3465      3789      3761      3589      3563
dram[5]:       3532      3506      3372      3346      3205      3179      3472      3445      3465      3440      3488      3459      3793      3762      3594      3569
dram[6]:       3534      3511      3372      3349      3211      3186      3468      3443      3465      3443      3490      3464      3757      3727      3627      3603
dram[7]:       3532      3506      3371      3344      3212      3188      3469      3444      3436      3409      3530      3502      3761      3731      3632      3605
dram[8]:       3535      3512      3371      3346      3196      3169      3468      3444      3437      3413      3530      3503      3757      3728      3628      3602
dram[9]:       3568      3542      3372      3344      3196      3171      3470      3443      3436      3408      3530      3501      3761      3731      3597      3568
dram[10]:       3573      3547      3370      3346      3194      3167      3470      3445      3437      3411      3501      3473      3791      3763      3596      3570
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546859 n_act=10847 n_pre=10831 n_req=88131 n_rd=237108 n_write=115416 bw_util=0.367
n_activity=1199204 dram_eff=0.5879
bk0: 15676a 1759155i bk1: 15672a 1766746i bk2: 15568a 1763429i bk3: 15568a 1767752i bk4: 14872a 1775169i bk5: 14872a 1777977i bk6: 13696a 1782932i bk7: 13696a 1786458i bk8: 13924a 1781241i bk9: 13924a 1782603i bk10: 13896a 1780572i bk11: 13896a 1786306i bk12: 15228a 1765223i bk13: 15228a 1769178i bk14: 15696a 1756092i bk15: 15696a 1758880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f0e7c65a4d0 :  mf: uid=13496968, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5736234), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546477 n_act=11019 n_pre=11003 n_req=88141 n_rd=237146 n_write=115416 bw_util=0.367
n_activity=1201759 dram_eff=0.5867
bk0: 15672a 1761737i bk1: 15672a 1770191i bk2: 15316a 1766520i bk3: 15314a 1770356i bk4: 15116a 1770958i bk5: 15116a 1774463i bk6: 13696a 1783775i bk7: 13696a 1787560i bk8: 13920a 1782514i bk9: 13920a 1783545i bk10: 13936a 1784004i bk11: 13936a 1787005i bk12: 15228a 1763833i bk13: 15228a 1768864i bk14: 15692a 1755833i bk15: 15688a 1759436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23687
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546531 n_act=10905 n_pre=10889 n_req=88184 n_rd=237240 n_write=115496 bw_util=0.3672
n_activity=1199601 dram_eff=0.5881
bk0: 15920a 1757215i bk1: 15920a 1763826i bk2: 15316a 1765388i bk3: 15316a 1769364i bk4: 15112a 1772492i bk5: 15112a 1775234i bk6: 13692a 1782882i bk7: 13692a 1788387i bk8: 13932a 1782692i bk9: 13932a 1784188i bk10: 13928a 1783549i bk11: 13928a 1787770i bk12: 15232a 1766254i bk13: 15232a 1770330i bk14: 15488a 1758646i bk15: 15488a 1760223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21464
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546269 n_act=11116 n_pre=11100 n_req=88144 n_rd=237160 n_write=115416 bw_util=0.3671
n_activity=1197161 dram_eff=0.589
bk0: 15924a 1755673i bk1: 15924a 1762260i bk2: 15316a 1763282i bk3: 15316a 1768710i bk4: 15116a 1770556i bk5: 15116a 1772742i bk6: 13692a 1782607i bk7: 13692a 1785349i bk8: 13932a 1779096i bk9: 13932a 1781601i bk10: 13892a 1782199i bk11: 13892a 1787444i bk12: 15228a 1762466i bk13: 15228a 1764823i bk14: 15480a 1757897i bk15: 15480a 1762419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23562
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546591 n_act=10847 n_pre=10831 n_req=88198 n_rd=237288 n_write=115504 bw_util=0.3673
n_activity=1200644 dram_eff=0.5877
bk0: 15920a 1758931i bk1: 15920a 1763417i bk2: 15312a 1767375i bk3: 15312a 1770263i bk4: 14916a 1772474i bk5: 14916a 1777963i bk6: 13940a 1780902i bk7: 13940a 1784376i bk8: 13936a 1781778i bk9: 13936a 1782720i bk10: 13892a 1784190i bk11: 13892a 1789213i bk12: 15228a 1764558i bk13: 15228a 1770554i bk14: 15500a 1758482i bk15: 15500a 1762646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22241
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546633 n_act=10930 n_pre=10914 n_req=88146 n_rd=237168 n_write=115416 bw_util=0.3671
n_activity=1198002 dram_eff=0.5886
bk0: 15680a 1759354i bk1: 15680a 1764498i bk2: 15516a 1763359i bk3: 15516a 1766533i bk4: 14916a 1774133i bk5: 14916a 1776569i bk6: 13940a 1780114i bk7: 13940a 1784922i bk8: 13924a 1779075i bk9: 13924a 1779290i bk10: 13896a 1784249i bk11: 13896a 1789547i bk12: 15224a 1765032i bk13: 15224a 1768930i bk14: 15488a 1760162i bk15: 15488a 1763846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23725
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546881 n_act=10850 n_pre=10834 n_req=88124 n_rd=237080 n_write=115416 bw_util=0.367
n_activity=1198727 dram_eff=0.5881
bk0: 15676a 1762440i bk1: 15676a 1768186i bk2: 15516a 1765448i bk3: 15516a 1766854i bk4: 14864a 1774948i bk5: 14864a 1779576i bk6: 13944a 1780502i bk7: 13944a 1785539i bk8: 13924a 1781255i bk9: 13924a 1782934i bk10: 13892a 1781283i bk11: 13892a 1788839i bk12: 14980a 1766761i bk13: 14980a 1773539i bk14: 15744a 1756386i bk15: 15744a 1759310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23313
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f0e7c55a560 :  mf: uid=13496967, sid23:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (5736234), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546189 n_act=11028 n_pre=11012 n_req=88208 n_rd=237248 n_write=115584 bw_util=0.3673
n_activity=1199521 dram_eff=0.5883
bk0: 15676a 1759613i bk1: 15676a 1764742i bk2: 15524a 1762876i bk3: 15524a 1770255i bk4: 14864a 1775514i bk5: 14864a 1777305i bk6: 13944a 1780702i bk7: 13944a 1783974i bk8: 13760a 1781661i bk9: 13760a 1783927i bk10: 14144a 1779427i bk11: 14144a 1785095i bk12: 14980a 1768577i bk13: 14980a 1772201i bk14: 15732a 1759413i bk15: 15732a 1761703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21547
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546651 n_act=10959 n_pre=10943 n_req=88127 n_rd=237092 n_write=115416 bw_util=0.367
n_activity=1200100 dram_eff=0.5875
bk0: 15672a 1761315i bk1: 15672a 1767777i bk2: 15524a 1765025i bk3: 15524a 1769780i bk4: 14780a 1773813i bk5: 14780a 1778508i bk6: 13944a 1778409i bk7: 13944a 1782914i bk8: 13756a 1782021i bk9: 13756a 1784410i bk10: 14148a 1778687i bk11: 14148a 1784131i bk12: 14980a 1766596i bk13: 14980a 1771308i bk14: 15740a 1756333i bk15: 15744a 1758676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23804
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546625 n_act=10968 n_pre=10952 n_req=88129 n_rd=237100 n_write=115416 bw_util=0.367
n_activity=1198906 dram_eff=0.5881
bk0: 15924a 1755652i bk1: 15924a 1760905i bk2: 15524a 1763433i bk3: 15524a 1768034i bk4: 14784a 1779160i bk5: 14784a 1778582i bk6: 13940a 1779141i bk7: 13944a 1784496i bk8: 13760a 1782487i bk9: 13760a 1784271i bk10: 14144a 1778642i bk11: 14144a 1784420i bk12: 14980a 1770427i bk13: 14980a 1773390i bk14: 15492a 1758788i bk15: 15492a 1763674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22259
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1921061 n_nop=1546347 n_act=10949 n_pre=10933 n_req=88208 n_rd=237248 n_write=115584 bw_util=0.3673
n_activity=1200503 dram_eff=0.5878
bk0: 15920a 1758358i bk1: 15920a 1763858i bk2: 15516a 1763956i bk3: 15516a 1767973i bk4: 14788a 1777274i bk5: 14788a 1779426i bk6: 13936a 1779977i bk7: 13936a 1784776i bk8: 13756a 1784900i bk9: 13756a 1786817i bk10: 13984a 1782391i bk11: 13984a 1787467i bk12: 15228a 1764782i bk13: 15228a 1766991i bk14: 15496a 1760448i bk15: 15496a 1763575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 29639, Miss_rate = 0.667, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[1]: Access = 44380, Miss = 29638, Miss_rate = 0.668, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 29644, Miss_rate = 0.668, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 29643, Miss_rate = 0.668, Pending_hits = 1377, Reservation_fails = 0
L2_cache_bank[4]: Access = 44415, Miss = 29655, Miss_rate = 0.668, Pending_hits = 231, Reservation_fails = 0
L2_cache_bank[5]: Access = 44405, Miss = 29655, Miss_rate = 0.668, Pending_hits = 1364, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 29645, Miss_rate = 0.668, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[7]: Access = 44362, Miss = 29645, Miss_rate = 0.668, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 29661, Miss_rate = 0.668, Pending_hits = 266, Reservation_fails = 1
L2_cache_bank[9]: Access = 44443, Miss = 29661, Miss_rate = 0.667, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 29646, Miss_rate = 0.667, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[11]: Access = 44401, Miss = 29646, Miss_rate = 0.668, Pending_hits = 1411, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 29635, Miss_rate = 0.668, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[13]: Access = 44401, Miss = 29635, Miss_rate = 0.667, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 29656, Miss_rate = 0.667, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 29656, Miss_rate = 0.667, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 29636, Miss_rate = 0.667, Pending_hits = 255, Reservation_fails = 1
L2_cache_bank[17]: Access = 44391, Miss = 29637, Miss_rate = 0.668, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[18]: Access = 44390, Miss = 29637, Miss_rate = 0.668, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 29638, Miss_rate = 0.667, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[20]: Access = 44464, Miss = 29656, Miss_rate = 0.667, Pending_hits = 249, Reservation_fails = 1
L2_cache_bank[21]: Access = 44464, Miss = 29656, Miss_rate = 0.667, Pending_hits = 1385, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 652220
L2_total_cache_miss_rate = 0.6675
L2_total_cache_pending_hits = 18019
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 306757
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 334682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.115

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57147
	minimum = 6
	maximum = 40
Network latency average = 8.44426
	minimum = 6
	maximum = 40
Slowest packet = 1862063
Flit latency average = 6.91045
	minimum = 6
	maximum = 36
Slowest flit = 5371224
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238574
	minimum = 0.0188791 (at node 1)
	maximum = 0.0283186 (at node 23)
Accepted packet rate average = 0.0238574
	minimum = 0.0188791 (at node 1)
	maximum = 0.0283186 (at node 23)
Injected flit rate average = 0.0657545
	minimum = 0.0435039 (at node 1)
	maximum = 0.0871617 (at node 42)
Accepted flit rate average= 0.0657545
	minimum = 0.0605361 (at node 1)
	maximum = 0.0908042 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.55719 (21 samples)
	minimum = 6 (21 samples)
	maximum = 114.429 (21 samples)
Network latency average = 9.12345 (21 samples)
	minimum = 6 (21 samples)
	maximum = 106.095 (21 samples)
Flit latency average = 7.90712 (21 samples)
	minimum = 6 (21 samples)
	maximum = 102.238 (21 samples)
Fragmentation average = 0.0715765 (21 samples)
	minimum = 0 (21 samples)
	maximum = 60.619 (21 samples)
Injected packet rate average = 0.022466 (21 samples)
	minimum = 0.0177782 (21 samples)
	maximum = 0.0266665 (21 samples)
Accepted packet rate average = 0.022466 (21 samples)
	minimum = 0.0177782 (21 samples)
	maximum = 0.0266665 (21 samples)
Injected flit rate average = 0.0619201 (21 samples)
	minimum = 0.0409649 (21 samples)
	maximum = 0.0820923 (21 samples)
Accepted flit rate average = 0.0619201 (21 samples)
	minimum = 0.0570093 (21 samples)
	maximum = 0.0855096 (21 samples)
Injected packet size average = 2.75617 (21 samples)
Accepted packet size average = 2.75617 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 53 sec (3653 sec)
gpgpu_simulation_rate = 165843 (inst/sec)
gpgpu_simulation_rate = 1570 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39123
gpu_sim_insn = 28848876
gpu_ipc =     737.3892
gpu_tot_sim_cycle = 5997508
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     105.8232
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 14842
partiton_reqs_in_parallel = 860706
partiton_reqs_in_parallel_total    = 22619541
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9150
partiton_reqs_in_parallel_util = 860706
partiton_reqs_in_parallel_util_total    = 22619541
gpu_sim_cycle_parition_util = 39123
gpu_tot_sim_cycle_parition_util    = 1033906
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8822
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     112.6661 GB/Sec
L2_BW_total  =      16.1767 GB/Sec
gpu_total_sim_rate=166581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12738784
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106213, 102089, 102244, 105961, 106226, 102105, 102257, 105951, 29022, 27825, 27939, 18065, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 292544
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 660
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:661816	W0_Idle:11465264	W0_Scoreboard:25774700	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 3308 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 5997507 
mrq_lat_table:458558 	72509 	48894 	107542 	129778 	98447 	57016 	28070 	10496 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	645877 	361384 	735 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	882724 	38778 	213 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	579176 	109581 	1718 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1609 	136 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.013021  7.808376  8.133156  8.111554  7.370844  7.564304  8.333333  8.115385  8.441498  8.210926  7.628895  7.449516  8.431623  8.730088  7.671642  7.768262 
dram[1]:  8.475206  8.475206  7.671373  7.414392  6.991696  7.025030  8.704620  8.268025  8.898026  8.725806  7.536313  7.351499  7.819023  7.839735  7.622992  7.366786 
dram[2]:  8.301188  8.108387  8.175102  8.175102  7.338730  7.468948  8.533980  8.076570  8.787337  8.213961  7.738881  7.192000  8.481376  8.397163  7.086550  7.161939 
dram[3]:  8.183594  8.248032  7.671373  7.574144  7.214198  7.075630  8.465489  8.076570  8.067064  7.766140  7.483287  7.380495  8.198061  7.871011  7.667089  7.386585 
dram[4]:  8.584700  8.631868  8.380084  8.287101  7.342639  7.030376  8.164653  8.140060  7.950073  7.892128  7.936484  7.730935  8.324895  8.467812  7.419828  7.268585 
dram[5]:  8.206667  8.109354  7.820051  7.860465  7.205480  7.064713  8.875205  8.731826  7.853411  7.796830  7.777134  7.569014  8.601745  8.265363  7.669620  7.508055 
dram[6]:  8.983942  8.488276  8.497207  8.617564  7.362245  7.082209  8.368421  8.190909  8.040119  8.064083  7.798258  7.913107  7.666225  7.896317  7.451263  7.319149 
dram[7]:  8.161803  7.950904  7.598002  7.645729  7.324873  7.056235  8.965174  8.540284  7.283174  6.808184  8.071848  7.909483  8.690691  8.587537  7.765370  7.575275 
dram[8]:  8.225936  8.096052  8.325582  8.394483  6.876350  7.151061  8.473354  8.381395  8.028658  7.816446  7.744022  7.865714  7.972452  7.853460  7.797229  7.406699 
dram[9]:  7.986023  7.740148  7.822622  7.723350  7.826503  7.498691  8.675762  8.433698  7.426778  7.244898  8.060029  7.699301  8.562130  8.587537  7.537313  7.345455 
dram[10]:  8.538043  8.367510  8.166443  8.288828  7.065351  6.996337  8.702093  8.688103  8.054463  7.795022  7.763610  7.675637  7.923695  7.819023  7.538557  7.355583 
average row locality = 1016364/128953 = 7.881662
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4108      4107      4084      4084      3905      3905      3581      3581      3651      3651      3648      3648      3983      3983      4111      4111 
dram[1]:      4107      4107      4018      4018      3969      3969      3581      3581      3650      3650      3658      3658      3983      3983      4110      4109 
dram[2]:      4172      4172      4018      4018      3968      3968      3580      3580      3653      3653      3656      3656      3984      3984      4057      4057 
dram[3]:      4173      4173      4018      4018      3969      3969      3580      3580      3653      3653      3646      3646      3983      3983      4055      4055 
dram[4]:      4172      4172      4017      4017      3916      3916      3645      3645      3654      3654      3646      3646      3983      3983      4060      4060 
dram[5]:      4109      4109      4071      4071      3916      3916      3645      3645      3651      3651      3647      3647      3982      3982      4057      4057 
dram[6]:      4108      4108      4071      4071      3902      3902      3646      3646      3651      3651      3646      3646      3918      3918      4124      4124 
dram[7]:      4108      4108      4073      4073      3902      3902      3646      3646      3608      3608      3712      3712      3918      3918      4121      4121 
dram[8]:      4107      4107      4073      4073      3880      3880      3646      3646      3607      3607      3713      3713      3918      3918      4123      4124 
dram[9]:      4173      4173      4073      4073      3881      3881      3645      3646      3609      3609      3712      3712      3918      3918      4058      4058 
dram[10]:      4172      4172      4071      4071      3882      3882      3644      3644      3608      3608      3670      3670      3983      3983      4059      4059 
total reads: 683724
bank skew: 4173/3580 = 1.17
chip skew: 62186/62132 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:       3385      3359      3242      3218      3036      3013      3284      3257      3315      3292      3329      3303      3639      3609      3486      3461
dram[1]:       3386      3362      3206      3180      3079      3055      3285      3262      3316      3292      3322      3296      3638      3608      3490      3465
dram[2]:       3418      3393      3208      3185      3081      3057      3284      3256      3314      3290      3325      3300      3637      3608      3439      3413
dram[3]:       3418      3393      3207      3179      3078      3054      3286      3264      3316      3289      3337      3309      3640      3609      3442      3418
dram[4]:       3418      3395      3208      3187      3062      3036      3324      3301      3314      3291      3338      3314      3635      3608      3437      3412
dram[5]:       3381      3355      3223      3198      3061      3036      3328      3302      3315      3292      3336      3308      3639      3609      3442      3418
dram[6]:       3382      3360      3223      3201      3067      3043      3324      3300      3316      3294      3338      3313      3605      3576      3473      3450
dram[7]:       3381      3355      3222      3196      3068      3044      3325      3301      3287      3262      3377      3350      3608      3580      3478      3452
dram[8]:       3383      3362      3222      3198      3052      3026      3324      3300      3288      3265      3377      3351      3605      3577      3474      3449
dram[9]:       3415      3390      3224      3196      3052      3028      3326      3300      3287      3260      3377      3349      3609      3580      3444      3416
dram[10]:       3419      3395      3221      3198      3050      3024      3326      3302      3288      3263      3349      3322      3637      3610      3443      3418
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1601055 n_act=11595 n_pre=11579 n_req=92369 n_rd=248564 n_write=120912 bw_util=0.3706
n_activity=1258774 dram_eff=0.587
bk0: 16432a 1824594i bk1: 16428a 1832532i bk2: 16336a 1828676i bk3: 16336a 1833160i bk4: 15620a 1840778i bk5: 15620a 1843842i bk6: 14324a 1849627i bk7: 14324a 1853219i bk8: 14604a 1847542i bk9: 14604a 1848708i bk10: 14592a 1846840i bk11: 14592a 1852958i bk12: 15932a 1831420i bk13: 15932a 1835473i bk14: 16444a 1821307i bk15: 16444a 1824470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f0e943a4070 :  mf: uid=14139612, sid05:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5997507), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600608 n_act=11799 n_pre=11783 n_req=92379 n_rd=248603 n_write=120912 bw_util=0.3707
n_activity=1261786 dram_eff=0.5857
bk0: 16428a 1827242i bk1: 16428a 1836371i bk2: 16072a 1832131i bk3: 16072a 1836296i bk4: 15876a 1836213i bk5: 15875a 1839672i bk6: 14324a 1850178i bk7: 14324a 1854403i bk8: 14600a 1848798i bk9: 14600a 1850378i bk10: 14632a 1850602i bk11: 14632a 1853625i bk12: 15932a 1829944i bk13: 15932a 1834825i bk14: 16440a 1821123i bk15: 16436a 1824885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600651 n_act=11683 n_pre=11667 n_req=92426 n_rd=248704 n_write=121000 bw_util=0.3709
n_activity=1259302 dram_eff=0.5872
bk0: 16688a 1822541i bk1: 16688a 1829191i bk2: 16072a 1830474i bk3: 16072a 1834987i bk4: 15872a 1837879i bk5: 15872a 1840559i bk6: 14320a 1849526i bk7: 14320a 1855081i bk8: 14612a 1849031i bk9: 14612a 1850826i bk10: 14624a 1849908i bk11: 14624a 1854560i bk12: 15936a 1832284i bk13: 15936a 1836986i bk14: 16228a 1823886i bk15: 16228a 1825774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22276
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600349 n_act=11922 n_pre=11906 n_req=92382 n_rd=248616 n_write=120912 bw_util=0.3707
n_activity=1256810 dram_eff=0.588
bk0: 16692a 1820771i bk1: 16692a 1827898i bk2: 16072a 1828853i bk3: 16072a 1834514i bk4: 15876a 1836298i bk5: 15876a 1837936i bk6: 14320a 1849165i bk7: 14320a 1852004i bk8: 14612a 1845541i bk9: 14612a 1848466i bk10: 14584a 1848594i bk11: 14584a 1853980i bk12: 15932a 1828198i bk13: 15932a 1830670i bk14: 16220a 1823286i bk15: 16220a 1827899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600715 n_act=11631 n_pre=11615 n_req=92436 n_rd=248744 n_write=121000 bw_util=0.3709
n_activity=1260151 dram_eff=0.5868
bk0: 16688a 1824185i bk1: 16688a 1828732i bk2: 16068a 1832649i bk3: 16068a 1835977i bk4: 15664a 1837860i bk5: 15664a 1843587i bk6: 14580a 1847214i bk7: 14580a 1850935i bk8: 14616a 1848005i bk9: 14616a 1849287i bk10: 14584a 1850521i bk11: 14584a 1856079i bk12: 15932a 1830515i bk13: 15932a 1836918i bk14: 16240a 1823638i bk15: 16240a 1828298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600793 n_act=11696 n_pre=11680 n_req=92384 n_rd=248624 n_write=120912 bw_util=0.3707
n_activity=1257064 dram_eff=0.5879
bk0: 16436a 1824780i bk1: 16436a 1830324i bk2: 16284a 1828439i bk3: 16284a 1831721i bk4: 15664a 1840087i bk5: 15664a 1842021i bk6: 14580a 1846334i bk7: 14580a 1851837i bk8: 14604a 1845799i bk9: 14604a 1846193i bk10: 14588a 1850968i bk11: 14588a 1856019i bk12: 15928a 1831131i bk13: 15928a 1834723i bk14: 16228a 1825707i bk15: 16228a 1829643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24315
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1601053 n_act=11614 n_pre=11598 n_req=92360 n_rd=248528 n_write=120912 bw_util=0.3706
n_activity=1257625 dram_eff=0.5875
bk0: 16432a 1827841i bk1: 16432a 1833629i bk2: 16284a 1830640i bk3: 16284a 1832319i bk4: 15608a 1840644i bk5: 15608a 1845368i bk6: 14584a 1847037i bk7: 14584a 1852298i bk8: 14604a 1847770i bk9: 14604a 1849471i bk10: 14584a 1848153i bk11: 14584a 1855318i bk12: 15672a 1832905i bk13: 15672a 1840157i bk14: 16496a 1821588i bk15: 16496a 1824263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24189
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7f0e7cdeaf60 :  mf: uid=14139611, sid05:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5997503), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600305 n_act=11812 n_pre=11796 n_req=92448 n_rd=248704 n_write=121088 bw_util=0.371
n_activity=1258610 dram_eff=0.5876
bk0: 16432a 1825216i bk1: 16432a 1830310i bk2: 16292a 1827783i bk3: 16292a 1835540i bk4: 15608a 1841333i bk5: 15608a 1842782i bk6: 14584a 1847241i bk7: 14584a 1850674i bk8: 14432a 1847997i bk9: 14432a 1850476i bk10: 14848a 1846048i bk11: 14848a 1851482i bk12: 15672a 1834780i bk13: 15672a 1838374i bk14: 16484a 1824603i bk15: 16484a 1827036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2259
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600811 n_act=11729 n_pre=11713 n_req=92363 n_rd=248540 n_write=120912 bw_util=0.3706
n_activity=1259485 dram_eff=0.5867
bk0: 16428a 1826976i bk1: 16428a 1833380i bk2: 16292a 1830171i bk3: 16292a 1835554i bk4: 15520a 1839411i bk5: 15520a 1844180i bk6: 14584a 1844778i bk7: 14584a 1849792i bk8: 14428a 1848528i bk9: 14428a 1851153i bk10: 14852a 1844906i bk11: 14852a 1850454i bk12: 15672a 1832909i bk13: 15672a 1837935i bk14: 16492a 1821761i bk15: 16496a 1824073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24566
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600745 n_act=11754 n_pre=11738 n_req=92367 n_rd=248556 n_write=120912 bw_util=0.3706
n_activity=1258185 dram_eff=0.5873
bk0: 16692a 1820585i bk1: 16692a 1826300i bk2: 16292a 1828138i bk3: 16292a 1833135i bk4: 15524a 1844746i bk5: 15524a 1844247i bk6: 14580a 1845303i bk7: 14584a 1851179i bk8: 14436a 1848653i bk9: 14436a 1850701i bk10: 14848a 1845241i bk11: 14848a 1851089i bk12: 15672a 1836558i bk13: 15672a 1839771i bk14: 16232a 1824430i bk15: 16232a 1829138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23199
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1993705 n_nop=1600483 n_act=11719 n_pre=11703 n_req=92450 n_rd=248712 n_write=121088 bw_util=0.371
n_activity=1260096 dram_eff=0.5869
bk0: 16688a 1823804i bk1: 16688a 1829518i bk2: 16284a 1829356i bk3: 16284a 1833709i bk4: 15528a 1842667i bk5: 15528a 1845017i bk6: 14576a 1846428i bk7: 14576a 1851235i bk8: 14432a 1851455i bk9: 14432a 1853627i bk10: 14680a 1848836i bk11: 14680a 1853554i bk12: 15932a 1830540i bk13: 15932a 1833281i bk14: 16236a 1826246i bk15: 16236a 1829159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31071, Miss_rate = 0.668, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[1]: Access = 46492, Miss = 31070, Miss_rate = 0.668, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31076, Miss_rate = 0.668, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31075, Miss_rate = 0.668, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[4]: Access = 46530, Miss = 31088, Miss_rate = 0.668, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[5]: Access = 46519, Miss = 31088, Miss_rate = 0.668, Pending_hits = 1370, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31077, Miss_rate = 0.669, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[7]: Access = 46475, Miss = 31077, Miss_rate = 0.669, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31093, Miss_rate = 0.668, Pending_hits = 270, Reservation_fails = 1
L2_cache_bank[9]: Access = 46558, Miss = 31093, Miss_rate = 0.668, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31078, Miss_rate = 0.668, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[11]: Access = 46514, Miss = 31078, Miss_rate = 0.668, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31066, Miss_rate = 0.668, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[13]: Access = 46514, Miss = 31066, Miss_rate = 0.668, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31088, Miss_rate = 0.667, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31088, Miss_rate = 0.667, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31067, Miss_rate = 0.668, Pending_hits = 260, Reservation_fails = 1
L2_cache_bank[17]: Access = 46503, Miss = 31068, Miss_rate = 0.668, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[18]: Access = 46503, Miss = 31069, Miss_rate = 0.668, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31070, Miss_rate = 0.668, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[20]: Access = 46580, Miss = 31089, Miss_rate = 0.667, Pending_hits = 254, Reservation_fails = 1
L2_cache_bank[21]: Access = 46580, Miss = 31089, Miss_rate = 0.667, Pending_hits = 1390, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 683724
L2_total_cache_miss_rate = 0.6680
L2_total_cache_pending_hits = 18133
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 321643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 351066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.116

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51673
	minimum = 6
	maximum = 44
Network latency average = 8.39764
	minimum = 6
	maximum = 44
Slowest packet = 1984423
Flit latency average = 6.85871
	minimum = 6
	maximum = 40
Slowest flit = 5564152
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237738
	minimum = 0.0188129 (at node 0)
	maximum = 0.0282194 (at node 3)
Accepted packet rate average = 0.0237738
	minimum = 0.0188129 (at node 0)
	maximum = 0.0282194 (at node 3)
Injected flit rate average = 0.0655243
	minimum = 0.0433516 (at node 0)
	maximum = 0.0868565 (at node 42)
Accepted flit rate average= 0.0655243
	minimum = 0.0603241 (at node 0)
	maximum = 0.0904862 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50989 (22 samples)
	minimum = 6 (22 samples)
	maximum = 111.227 (22 samples)
Network latency average = 9.09046 (22 samples)
	minimum = 6 (22 samples)
	maximum = 103.273 (22 samples)
Flit latency average = 7.85947 (22 samples)
	minimum = 6 (22 samples)
	maximum = 99.4091 (22 samples)
Fragmentation average = 0.068323 (22 samples)
	minimum = 0 (22 samples)
	maximum = 57.8636 (22 samples)
Injected packet rate average = 0.0225255 (22 samples)
	minimum = 0.0178253 (22 samples)
	maximum = 0.026737 (22 samples)
Accepted packet rate average = 0.0225255 (22 samples)
	minimum = 0.0178253 (22 samples)
	maximum = 0.026737 (22 samples)
Injected flit rate average = 0.0620839 (22 samples)
	minimum = 0.0410734 (22 samples)
	maximum = 0.0823089 (22 samples)
Accepted flit rate average = 0.0620839 (22 samples)
	minimum = 0.05716 (22 samples)
	maximum = 0.0857358 (22 samples)
Injected packet size average = 2.75617 (22 samples)
Accepted packet size average = 2.75617 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 30 sec (3810 sec)
gpgpu_simulation_rate = 166581 (inst/sec)
gpgpu_simulation_rate = 1574 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 39034
gpu_sim_insn = 28848876
gpu_ipc =     739.0704
gpu_tot_sim_cycle = 6258692
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     106.0164
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 15253
partiton_reqs_in_parallel = 858748
partiton_reqs_in_parallel_total    = 23480247
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8888
partiton_reqs_in_parallel_util = 858748
partiton_reqs_in_parallel_util_total    = 23480247
gpu_sim_cycle_parition_util = 39034
gpu_tot_sim_cycle_parition_util    = 1073029
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8863
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     112.9230 GB/Sec
L2_BW_total  =      16.2059 GB/Sec
gpu_total_sim_rate=167176

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13318012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111040, 106728, 106891, 110784, 111053, 106745, 106905, 110773, 29022, 27825, 27939, 18065, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 292586
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 702
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:692408	W0_Idle:11480522	W0_Scoreboard:26898440	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 3174 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 6258691 
mrq_lat_table:480122 	76512 	51329 	111987 	135192 	103213 	59925 	29091 	10563 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	678737 	375005 	758 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	28 	927175 	40813 	227 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	605558 	114486 	1815 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1686 	137 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.251282  8.043750  8.339869  8.318123  7.583859  7.780077  8.579192  8.358547  8.676380  8.443284  7.838440  7.657143  8.693277  8.995652  7.873171  7.970370 
dram[1]:  8.719512  8.719512  7.871375  7.612195  7.201405  7.235294  8.925687  8.486943  9.107890  8.935229  7.745879  7.558981  8.050584  8.071522  7.805320  7.548538 
dram[2]:  8.546164  8.350698  8.378524  8.356091  7.554054  7.686250  8.782194  8.319277  9.025518  8.446269  7.950634  7.397638  8.743662  8.658298  7.280138  7.356149 
dram[3]:  8.426923  8.492249  7.871375  7.773350  7.427536  7.286730  8.685534  8.294294  8.249271  7.948034  7.693151  7.589189  8.433424  8.103133  7.864764  7.564439 
dram[4]:  8.833333  8.881081  8.584594  8.468114  7.556946  7.239808  8.411590  8.386666  8.155620  8.097281  8.150944  7.943423  8.585062  8.729958  7.634176  7.463530 
dram[5]:  8.447507  8.348898  8.022727  8.063452  7.417690  7.274699  9.130645  8.985714  8.035511  7.978843  7.990043  7.779778  8.840456  8.501369  7.867246  7.686060 
dram[6]:  9.233859  8.732700  8.728022  8.825000  7.577359  7.292978  8.617960  8.413075  8.246356  8.270468  8.011413  8.127352  7.893368  8.125836  7.668639  7.517401 
dram[7]:  8.402089  8.188295  7.798773  7.846914  7.539424  7.266586  9.221498  8.791925  7.461126  6.983689  8.291066  8.127119  8.926471  8.822675  7.966790  7.775510 
dram[8]:  8.467105  8.335492  8.554509  8.600812  7.082938  7.362069  8.697389  8.604863  8.207965  7.995690  7.959889  8.082865  8.202703  8.082557  8.018564  7.605634 
dram[9]:  8.226533  7.976942  8.025252  7.925187  8.047107  7.714839  8.929022  8.684049  7.603825  7.421333  8.279137  7.914718  8.797101  8.822675  7.715329  7.541023 
dram[10]:  8.786097  8.613368  8.393660  8.494653  7.274939  7.204819  8.927444  8.913385  8.232248  7.972779  7.977465  7.888579  8.156373  8.050584  7.735366  7.551190 
average row locality = 1062988/131243 = 8.099388
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4297      4296      4268      4268      4078      4078      3754      3754      3817      3817      3810      3810      4175      4175      4303      4303 
dram[1]:      4296      4296      4199      4199      4145      4145      3754      3754      3816      3816      3821      3821      4175      4175      4302      4301 
dram[2]:      4364      4364      4199      4199      4144      4144      3753      3753      3819      3819      3819      3819      4176      4176      4246      4246 
dram[3]:      4365      4365      4199      4199      4145      4145      3753      3753      3819      3819      3809      3809      4175      4175      4244      4244 
dram[4]:      4364      4364      4198      4198      4090      4090      3821      3821      3820      3820      3809      3809      4175      4175      4249      4249 
dram[5]:      4298      4298      4254      4254      4090      4090      3821      3821      3817      3817      3810      3810      4174      4174      4246      4246 
dram[6]:      4297      4297      4254      4254      4076      4076      3822      3822      3817      3817      3809      3809      4107      4107      4316      4316 
dram[7]:      4297      4297      4256      4256      4076      4076      3822      3822      3772      3772      3878      3878      4107      4107      4313      4313 
dram[8]:      4296      4296      4256      4256      4053      4053      3822      3822      3771      3771      3879      3879      4107      4107      4315      4316 
dram[9]:      4365      4365      4256      4256      4054      4054      3821      3822      3772      3772      3878      3878      4107      4107      4247      4247 
dram[10]:      4364      4364      4254      4254      4055      4055      3820      3820      3771      3771      3834      3834      4175      4175      4248      4248 
total reads: 715228
bank skew: 4365/3753 = 1.16
chip skew: 65052/64996 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:       3247      3221      3114      3091      2920      2897      3145      3120      3181      3159      3195      3171      3480      3452      3340      3316
dram[1]:       3247      3224      3079      3054      2960      2937      3146      3124      3182      3158      3188      3163      3479      3451      3344      3320
dram[2]:       3278      3254      3081      3058      2962      2939      3145      3119      3179      3157      3191      3167      3478      3451      3296      3271
dram[3]:       3278      3254      3080      3053      2960      2936      3148      3126      3182      3155      3202      3175      3481      3451      3298      3275
dram[4]:       3278      3256      3081      3060      2944      2918      3184      3162      3180      3157      3203      3180      3477      3450      3294      3270
dram[5]:       3242      3218      3096      3072      2943      2919      3187      3163      3181      3158      3201      3174      3481      3451      3299      3276
dram[6]:       3244      3223      3095      3074      2948      2925      3183      3161      3181      3160      3203      3179      3447      3420      3329      3306
dram[7]:       3242      3218      3095      3070      2949      2926      3185      3162      3154      3129      3240      3214      3451      3424      3333      3308
dram[8]:       3245      3224      3095      3072      2934      2909      3184      3161      3155      3133      3240      3215      3448      3421      3329      3305
dram[9]:       3275      3251      3096      3070      2934      2911      3185      3161      3154      3128      3240      3213      3451      3424      3301      3274
dram[10]:       3279      3256      3094      3071      2932      2907      3186      3162      3155      3131      3213      3187      3478      3452      3300      3276
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1656194 n_act=11793 n_pre=11777 n_req=96605 n_rd=260012 n_write=126408 bw_util=0.374
n_activity=1314609 dram_eff=0.5879
bk0: 17188a 1890344i bk1: 17184a 1899224i bk2: 17072a 1894673i bk3: 17072a 1899579i bk4: 16312a 1907622i bk5: 16312a 1911019i bk6: 15016a 1915964i bk7: 15016a 1920183i bk8: 15268a 1913979i bk9: 15268a 1915482i bk10: 15240a 1913940i bk11: 15240a 1920237i bk12: 16700a 1896964i bk13: 16700a 1901637i bk14: 17212a 1887124i bk15: 17212a 1890256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655706 n_act=12013 n_pre=11997 n_req=96617 n_rd=260060 n_write=126408 bw_util=0.3741
n_activity=1317797 dram_eff=0.5865
bk0: 17184a 1893295i bk1: 17184a 1903059i bk2: 16796a 1898202i bk3: 16796a 1902704i bk4: 16580a 1903396i bk5: 16580a 1906428i bk6: 15016a 1916714i bk7: 15016a 1920951i bk8: 15264a 1915164i bk9: 15264a 1916876i bk10: 15284a 1917355i bk11: 15284a 1920832i bk12: 16700a 1895789i bk13: 16700a 1900866i bk14: 17208a 1886680i bk15: 17204a 1890416i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23644
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f0e7d4e1380 :  mf: uid=14782254, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (6258691), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655778 n_act=11883 n_pre=11867 n_req=96664 n_rd=260160 n_write=126496 bw_util=0.3743
n_activity=1314892 dram_eff=0.5881
bk0: 17456a 1888010i bk1: 17456a 1895417i bk2: 16796a 1896617i bk3: 16796a 1901262i bk4: 16576a 1904443i bk5: 16576a 1907113i bk6: 15012a 1916083i bk7: 15012a 1921871i bk8: 15276a 1915804i bk9: 15276a 1917175i bk10: 15276a 1916768i bk11: 15276a 1921890i bk12: 16704a 1898207i bk13: 16704a 1903064i bk14: 16984a 1889304i bk15: 16984a 1891237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21314
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655444 n_act=12138 n_pre=12122 n_req=96620 n_rd=260072 n_write=126408 bw_util=0.3741
n_activity=1312717 dram_eff=0.5888
bk0: 17460a 1886788i bk1: 17460a 1893938i bk2: 16796a 1894814i bk3: 16796a 1900677i bk4: 16580a 1903151i bk5: 16580a 1904503i bk6: 15012a 1915906i bk7: 15012a 1918510i bk8: 15276a 1912001i bk9: 15276a 1915285i bk10: 15236a 1915657i bk11: 15236a 1921037i bk12: 16700a 1893869i bk13: 16700a 1896200i bk14: 16976a 1888895i bk15: 16976a 1893952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f0e7d38bff0 :  mf: uid=14782255, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (6258687), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655822 n_act=11833 n_pre=11817 n_req=96678 n_rd=260208 n_write=126504 bw_util=0.3743
n_activity=1315973 dram_eff=0.5877
bk0: 17456a 1889924i bk1: 17456a 1894601i bk2: 16792a 1898882i bk3: 16792a 1902408i bk4: 16360a 1904655i bk5: 16360a 1910562i bk6: 15284a 1913512i bk7: 15284a 1917766i bk8: 15280a 1914668i bk9: 15280a 1915652i bk10: 15236a 1917240i bk11: 15236a 1923523i bk12: 16700a 1896009i bk13: 16700a 1903061i bk14: 16996a 1889565i bk15: 16996a 1894014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21882
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655896 n_act=11908 n_pre=11892 n_req=96622 n_rd=260080 n_write=126408 bw_util=0.3741
n_activity=1312982 dram_eff=0.5887
bk0: 17192a 1890670i bk1: 17192a 1896728i bk2: 17016a 1894983i bk3: 17016a 1898114i bk4: 16360a 1906864i bk5: 16360a 1909086i bk6: 15284a 1912783i bk7: 15284a 1918668i bk8: 15268a 1912355i bk9: 15268a 1912979i bk10: 15240a 1918057i bk11: 15240a 1923421i bk12: 16696a 1896937i bk13: 16696a 1900302i bk14: 16984a 1891427i bk15: 16984a 1895724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23608
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1656172 n_act=11818 n_pre=11802 n_req=96598 n_rd=259984 n_write=126408 bw_util=0.374
n_activity=1313318 dram_eff=0.5884
bk0: 17188a 1893678i bk1: 17188a 1899962i bk2: 17016a 1897018i bk3: 17016a 1898474i bk4: 16304a 1907359i bk5: 16304a 1912006i bk6: 15288a 1913653i bk7: 15288a 1919223i bk8: 15268a 1914782i bk9: 15268a 1916332i bk10: 15236a 1914931i bk11: 15236a 1922747i bk12: 16428a 1898743i bk13: 16428a 1906183i bk14: 17264a 1887068i bk15: 17264a 1889703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23153
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655396 n_act=12022 n_pre=12006 n_req=96690 n_rd=260168 n_write=126592 bw_util=0.3744
n_activity=1314664 dram_eff=0.5884
bk0: 17188a 1891367i bk1: 17188a 1896837i bk2: 17024a 1894310i bk3: 17024a 1901849i bk4: 16304a 1907904i bk5: 16304a 1909623i bk6: 15288a 1913567i bk7: 15288a 1917510i bk8: 15088a 1914736i bk9: 15088a 1917312i bk10: 15512a 1913140i bk11: 15512a 1918195i bk12: 16428a 1900773i bk13: 16428a 1904397i bk14: 17252a 1890340i bk15: 17252a 1893114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2151
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655918 n_act=11939 n_pre=11923 n_req=96601 n_rd=259996 n_write=126408 bw_util=0.374
n_activity=1315478 dram_eff=0.5875
bk0: 17184a 1892928i bk1: 17184a 1900091i bk2: 17024a 1896547i bk3: 17024a 1902179i bk4: 16212a 1906132i bk5: 16212a 1911277i bk6: 15288a 1911217i bk7: 15288a 1916015i bk8: 15084a 1915334i bk9: 15084a 1918019i bk10: 15516a 1911727i bk11: 15516a 1917316i bk12: 16428a 1898526i bk13: 16428a 1903943i bk14: 17260a 1887249i bk15: 17264a 1889626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23387
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e7d4d3370 :  mf: uid=14782256, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6258691), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655858 n_act=11966 n_pre=11950 n_req=96603 n_rd=260002 n_write=126408 bw_util=0.374
n_activity=1314316 dram_eff=0.588
bk0: 17460a 1885982i bk1: 17460a 1892328i bk2: 17024a 1894626i bk3: 17022a 1899872i bk4: 16216a 1911423i bk5: 16216a 1911282i bk6: 15284a 1911829i bk7: 15288a 1917796i bk8: 15088a 1915341i bk9: 15088a 1917797i bk10: 15512a 1911924i bk11: 15512a 1918078i bk12: 16428a 1902254i bk13: 16428a 1905722i bk14: 16988a 1889938i bk15: 16988a 1894910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22488
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2066184 n_nop=1655578 n_act=11931 n_pre=11915 n_req=96690 n_rd=260168 n_write=126592 bw_util=0.3744
n_activity=1316233 dram_eff=0.5877
bk0: 17456a 1889553i bk1: 17456a 1895801i bk2: 17016a 1895731i bk3: 17016a 1900000i bk4: 16220a 1909756i bk5: 16220a 1912291i bk6: 15280a 1912755i bk7: 15280a 1917805i bk8: 15084a 1917952i bk9: 15084a 1920694i bk10: 15336a 1915421i bk11: 15336a 1920467i bk12: 16700a 1896075i bk13: 16700a 1899239i bk14: 16992a 1892077i bk15: 16992a 1894934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22276

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32502, Miss_rate = 0.668, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[1]: Access = 48604, Miss = 32501, Miss_rate = 0.669, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32508, Miss_rate = 0.669, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32507, Miss_rate = 0.669, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[4]: Access = 48645, Miss = 32520, Miss_rate = 0.669, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[5]: Access = 48634, Miss = 32520, Miss_rate = 0.669, Pending_hits = 1374, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32509, Miss_rate = 0.669, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[7]: Access = 48587, Miss = 32509, Miss_rate = 0.669, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32526, Miss_rate = 0.668, Pending_hits = 273, Reservation_fails = 1
L2_cache_bank[9]: Access = 48673, Miss = 32526, Miss_rate = 0.668, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32510, Miss_rate = 0.668, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 48627, Miss = 32510, Miss_rate = 0.669, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32498, Miss_rate = 0.669, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[13]: Access = 48627, Miss = 32498, Miss_rate = 0.668, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32521, Miss_rate = 0.668, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32521, Miss_rate = 0.668, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32499, Miss_rate = 0.668, Pending_hits = 263, Reservation_fails = 1
L2_cache_bank[17]: Access = 48616, Miss = 32500, Miss_rate = 0.669, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[18]: Access = 48615, Miss = 32500, Miss_rate = 0.669, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32501, Miss_rate = 0.668, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[20]: Access = 48696, Miss = 32521, Miss_rate = 0.668, Pending_hits = 257, Reservation_fails = 1
L2_cache_bank[21]: Access = 48696, Miss = 32521, Miss_rate = 0.668, Pending_hits = 1393, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 715228
L2_total_cache_miss_rate = 0.6684
L2_total_cache_pending_hits = 18200
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17806
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 367450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.117

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56127
	minimum = 6
	maximum = 46
Network latency average = 8.43647
	minimum = 6
	maximum = 44
Slowest packet = 2048080
Flit latency average = 6.90541
	minimum = 6
	maximum = 40
Slowest flit = 5658582
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023828
	minimum = 0.0188558 (at node 0)
	maximum = 0.0282838 (at node 11)
Accepted packet rate average = 0.023828
	minimum = 0.0188558 (at node 0)
	maximum = 0.0282838 (at node 11)
Injected flit rate average = 0.0656737
	minimum = 0.0434504 (at node 0)
	maximum = 0.0870545 (at node 42)
Accepted flit rate average= 0.0656737
	minimum = 0.0604617 (at node 0)
	maximum = 0.0906925 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.46865 (23 samples)
	minimum = 6 (23 samples)
	maximum = 108.391 (23 samples)
Network latency average = 9.06202 (23 samples)
	minimum = 6 (23 samples)
	maximum = 100.696 (23 samples)
Flit latency average = 7.81799 (23 samples)
	minimum = 6 (23 samples)
	maximum = 96.8261 (23 samples)
Fragmentation average = 0.0653524 (23 samples)
	minimum = 0 (23 samples)
	maximum = 55.3478 (23 samples)
Injected packet rate average = 0.0225821 (23 samples)
	minimum = 0.0178701 (23 samples)
	maximum = 0.0268043 (23 samples)
Accepted packet rate average = 0.0225821 (23 samples)
	minimum = 0.0178701 (23 samples)
	maximum = 0.0268043 (23 samples)
Injected flit rate average = 0.06224 (23 samples)
	minimum = 0.0411767 (23 samples)
	maximum = 0.0825152 (23 samples)
Accepted flit rate average = 0.06224 (23 samples)
	minimum = 0.0573035 (23 samples)
	maximum = 0.0859513 (23 samples)
Injected packet size average = 2.75617 (23 samples)
Accepted packet size average = 2.75617 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 9 sec (3969 sec)
gpgpu_simulation_rate = 167176 (inst/sec)
gpgpu_simulation_rate = 1576 (cycle/sec)
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39326
gpu_sim_insn = 28848876
gpu_ipc =     733.5828
gpu_tot_sim_cycle = 6520168
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     106.1894
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 15623
partiton_reqs_in_parallel = 865172
partiton_reqs_in_parallel_total    = 24338995
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8656
partiton_reqs_in_parallel_util = 865172
partiton_reqs_in_parallel_util_total    = 24338995
gpu_sim_cycle_parition_util = 39326
gpu_tot_sim_cycle_parition_util    = 1112063
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8902
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.0845 GB/Sec
L2_BW_total  =      16.2321 GB/Sec
gpu_total_sim_rate=167644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13897240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115867, 111363, 111538, 115604, 115880, 111385, 111552, 115593, 29022, 27825, 27939, 18065, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 292605
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 721
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:722584	W0_Idle:11496126	W0_Scoreboard:28040101	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 3051 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 6520167 
mrq_lat_table:498967 	78838 	53266 	117634 	142221 	108862 	63429 	30750 	10591 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	706918 	393308 	778 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	971488 	42993 	237 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	632067 	119303 	1873 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1762 	139 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.016706  7.774305  8.221949  8.181595  7.447337  7.572804  8.395043  8.122708  8.438571  8.250000  7.747036  7.577320  8.560265  8.793198  7.652273  7.722477 
dram[1]:  8.502532  8.502532  7.702479  7.481651  6.949244  6.949244  8.792366  8.286331  8.854572  8.749630  7.562259  7.410063  7.805555  7.805555  7.712486  7.455150 
dram[2]:  8.335359  8.156956  8.206289  8.165207  7.378440  7.446759  8.480118  8.019499  8.780089  8.161602  7.872994  7.297398  8.561589  8.482940  7.182410  7.253290 
dram[3]:  8.246394  8.326456  7.720710  7.648300  7.150000  6.994565  8.517752  8.109859  8.072404  7.775000  7.549550  7.434728  8.212198  7.930061  7.725467  7.397092 
dram[4]:  8.618091  8.705584  8.395109  8.267427  7.353900  7.081839  8.094650  8.094650  8.073771  7.932886  7.970109  7.800532  8.328609  8.393506  7.461105  7.304636 
dram[5]:  8.274631  8.144242  7.832547  7.832547  7.211187  7.145927  8.968085  8.781250  7.813492  7.803170  7.843583  7.589910  8.627503  8.359638  7.800707  7.560000 
dram[6]:  9.115333  8.601792  8.471939  8.625974  7.370760  7.080899  8.300984  8.163209  8.227019  8.204166  7.779841  7.905660  7.707317  7.919799  7.502775  7.300216 
dram[7]:  8.232843  7.884976  7.645570  7.636782  7.422851  7.153235  9.108025  8.653959  7.319899  6.861866  8.110662  7.939234  8.765603  8.622101  7.775604  7.566629 
dram[8]:  8.354478  8.151699  8.273973  8.294632  6.995526  7.205069  8.467719  8.359774  8.115922  7.831536  7.786270  7.898818  8.010139  7.919799  7.751147  7.363834 
dram[9]:  8.043376  7.761312  7.890737  7.798122  7.848181  7.509004  8.755193  8.431429  7.471723  7.321159  8.099730  7.744845  8.693260  8.598639  7.467268  7.294377 
dram[10]:  8.553616  8.417178  8.109890  8.200000  7.109091  6.966592  8.779762  8.714919  8.117318  7.811828  7.835762  7.713168  7.920343  7.805555  7.570938  7.352222 
average row locality = 1109612/140239 = 7.912292
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4486      4485      4460      4460      4265      4265      3911      3911      3987      3987      3984      3984      4351      4351      4490      4490 
dram[1]:      4485      4485      4388      4388      4335      4335      3911      3911      3986      3986      3995      3995      4351      4351      4489      4488 
dram[2]:      4556      4556      4388      4388      4334      4334      3910      3910      3989      3989      3993      3993      4352      4352      4431      4431 
dram[3]:      4557      4557      4388      4388      4335      4335      3910      3910      3989      3989      3982      3982      4351      4351      4429      4429 
dram[4]:      4556      4556      4387      4387      4277      4277      3981      3981      3990      3990      3982      3982      4351      4351      4434      4434 
dram[5]:      4487      4487      4446      4446      4277      4277      3981      3981      3987      3987      3983      3983      4350      4350      4431      4431 
dram[6]:      4486      4486      4446      4446      4262      4262      3982      3982      3987      3987      3982      3982      4280      4280      4504      4504 
dram[7]:      4486      4486      4448      4448      4262      4262      3982      3982      3940      3940      4054      4054      4280      4280      4501      4501 
dram[8]:      4485      4485      4448      4448      4238      4238      3982      3982      3939      3939      4055      4055      4280      4280      4503      4504 
dram[9]:      4557      4557      4448      4448      4239      4239      3981      3982      3941      3941      4054      4054      4280      4280      4432      4432 
dram[10]:      4556      4556      4446      4446      4240      4240      3980      3980      3940      3940      4008      4008      4351      4351      4433      4433 
total reads: 746732
bank skew: 4557/3910 = 1.17
chip skew: 67916/67858 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:       3120      3095      2989      2967      2800      2778      3027      3002      3056      3034      3068      3044      3352      3324      3212      3189
dram[1]:       3121      3098      2956      2931      2839      2817      3027      3006      3056      3034      3061      3037      3350      3323      3215      3193
dram[2]:       3150      3126      2958      2936      2840      2818      3026      3001      3054      3033      3064      3041      3350      3323      3169      3145
dram[3]:       3150      3127      2957      2931      2838      2816      3029      3008      3057      3031      3075      3049      3353      3324      3171      3149
dram[4]:       3150      3128      2958      2938      2823      2799      3063      3042      3055      3033      3076      3054      3348      3323      3167      3144
dram[5]:       3116      3092      2971      2948      2822      2800      3067      3043      3056      3034      3074      3048      3352      3324      3171      3149
dram[6]:       3117      3097      2971      2950      2828      2805      3063      3041      3056      3036      3076      3053      3320      3294      3200      3179
dram[7]:       3116      3092      2971      2946      2828      2807      3065      3042      3030      3006      3112      3087      3324      3297      3205      3180
dram[8]:       3118      3098      2970      2948      2814      2790      3063      3041      3031      3009      3112      3087      3321      3295      3200      3178
dram[9]:       3147      3124      2972      2947      2814      2792      3065      3041      3030      3005      3112      3086      3324      3298      3174      3148
dram[10]:       3151      3128      2969      2948      2812      2788      3065      3043      3030      3008      3086      3061      3350      3325      3173      3150
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710663 n_act=12593 n_pre=12577 n_req=100843 n_rd=271468 n_write=131904 bw_util=0.3771
n_activity=1373581 dram_eff=0.5873
bk0: 17944a 1956116i bk1: 17940a 1964966i bk2: 17840a 1960224i bk3: 17840a 1965503i bk4: 17060a 1973674i bk5: 17060a 1976862i bk6: 15644a 1982935i bk7: 15644a 1987008i bk8: 15948a 1980134i bk9: 15948a 1982604i bk10: 15936a 1980374i bk11: 15936a 1986856i bk12: 17404a 1963413i bk13: 17404a 1968660i bk14: 17960a 1952344i bk15: 17960a 1955789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710103 n_act=12849 n_pre=12833 n_req=100855 n_rd=271516 n_write=131904 bw_util=0.3772
n_activity=1377642 dram_eff=0.5857
bk0: 17940a 1958771i bk1: 17940a 1968613i bk2: 17552a 1963504i bk3: 17552a 1968349i bk4: 17340a 1968904i bk5: 17340a 1971720i bk6: 15644a 1983732i bk7: 15644a 1988080i bk8: 15944a 1981871i bk9: 15944a 1983897i bk10: 15980a 1984167i bk11: 15980a 1987644i bk12: 17404a 1961935i bk13: 17404a 1967156i bk14: 17956a 1952358i bk15: 17952a 1956309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24552
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710211 n_act=12693 n_pre=12677 n_req=100906 n_rd=271624 n_write=132000 bw_util=0.3774
n_activity=1373981 dram_eff=0.5875
bk0: 18224a 1953618i bk1: 18224a 1961480i bk2: 17552a 1962064i bk3: 17552a 1967280i bk4: 17336a 1970104i bk5: 17336a 1972804i bk6: 15640a 1982559i bk7: 15640a 1989016i bk8: 15956a 1982260i bk9: 15956a 1983591i bk10: 15972a 1983481i bk11: 15972a 1988969i bk12: 17408a 1964854i bk13: 17408a 1969989i bk14: 17724a 1954972i bk15: 17724a 1957098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22426
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1709849 n_act=12970 n_pre=12954 n_req=100858 n_rd=271528 n_write=131904 bw_util=0.3772
n_activity=1372096 dram_eff=0.5881
bk0: 18228a 1951874i bk1: 18228a 1959560i bk2: 17552a 1959986i bk3: 17552a 1965973i bk4: 17340a 1968378i bk5: 17340a 1969741i bk6: 15640a 1982614i bk7: 15640a 1985855i bk8: 15956a 1978595i bk9: 15956a 1982041i bk10: 15928a 1982500i bk11: 15928a 1987935i bk12: 17404a 1959735i bk13: 17404a 1962746i bk14: 17716a 1954736i bk15: 17716a 1960149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e94615930 :  mf: uid=15424898, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6520163), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710231 n_act=12663 n_pre=12647 n_req=100916 n_rd=271664 n_write=132000 bw_util=0.3774
n_activity=1375061 dram_eff=0.5871
bk0: 18224a 1955563i bk1: 18224a 1960404i bk2: 17548a 1964659i bk3: 17548a 1968013i bk4: 17108a 1969841i bk5: 17108a 1976085i bk6: 15924a 1979796i bk7: 15924a 1984325i bk8: 15960a 1981279i bk9: 15960a 1982524i bk10: 15928a 1984472i bk11: 15928a 1990610i bk12: 17404a 1962534i bk13: 17404a 1969361i bk14: 17736a 1955083i bk15: 17736a 1959496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23258
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710377 n_act=12702 n_pre=12686 n_req=100860 n_rd=271536 n_write=131904 bw_util=0.3772
n_activity=1372111 dram_eff=0.5881
bk0: 17948a 1956298i bk1: 17948a 1962479i bk2: 17784a 1960111i bk3: 17784a 1963115i bk4: 17108a 1972205i bk5: 17108a 1974526i bk6: 15924a 1979025i bk7: 15924a 1985527i bk8: 15948a 1978617i bk9: 15948a 1979774i bk10: 15932a 1984918i bk11: 15932a 1990628i bk12: 17400a 1963726i bk13: 17400a 1966809i bk14: 17724a 1957549i bk15: 17724a 1961535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24693
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f0ea0b86f20 :  mf: uid=15424899, sid19:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (6520166), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710625 n_act=12630 n_pre=12614 n_req=100834 n_rd=271432 n_write=131904 bw_util=0.3771
n_activity=1372417 dram_eff=0.5878
bk0: 17944a 1959561i bk1: 17944a 1965955i bk2: 17784a 1962895i bk3: 17784a 1964597i bk4: 17048a 1972721i bk5: 17048a 1977867i bk6: 15928a 1980138i bk7: 15928a 1985936i bk8: 15948a 1981509i bk9: 15948a 1983508i bk10: 15928a 1981599i bk11: 15928a 1989723i bk12: 17120a 1965354i bk13: 17120a 1972831i bk14: 18016a 1952502i bk15: 18016a 1954802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23921
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1709857 n_act=12822 n_pre=12806 n_req=100930 n_rd=271624 n_write=132096 bw_util=0.3774
n_activity=1373646 dram_eff=0.5878
bk0: 17944a 1957263i bk1: 17944a 1962200i bk2: 17792a 1959290i bk3: 17792a 1967219i bk4: 17048a 1973559i bk5: 17048a 1976099i bk6: 15928a 1980181i bk7: 15928a 1984587i bk8: 15760a 1981299i bk9: 15760a 1983909i bk10: 16216a 1979633i bk11: 16216a 1985135i bk12: 17120a 1967359i bk13: 17120a 1971303i bk14: 18004a 1956092i bk15: 18004a 1958985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.225
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e7dce6200 :  mf: uid=15424900, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6520167), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710345 n_act=12765 n_pre=12749 n_req=100837 n_rd=271442 n_write=131904 bw_util=0.3771
n_activity=1374816 dram_eff=0.5868
bk0: 17940a 1958907i bk1: 17940a 1965839i bk2: 17792a 1962042i bk3: 17792a 1967822i bk4: 16952a 1972039i bk5: 16950a 1976932i bk6: 15928a 1977913i bk7: 15928a 1982795i bk8: 15756a 1981750i bk9: 15756a 1984679i bk10: 16220a 1978223i bk11: 16220a 1984081i bk12: 17120a 1965055i bk13: 17120a 1970583i bk14: 18012a 1952697i bk15: 18016a 1955217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24266
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1710297 n_act=12780 n_pre=12764 n_req=100841 n_rd=271460 n_write=131904 bw_util=0.3771
n_activity=1373320 dram_eff=0.5874
bk0: 18228a 1951462i bk1: 18228a 1957800i bk2: 17792a 1959913i bk3: 17792a 1965359i bk4: 16956a 1977228i bk5: 16956a 1977037i bk6: 15924a 1978589i bk7: 15928a 1984503i bk8: 15764a 1981437i bk9: 15764a 1984646i bk10: 16216a 1978424i bk11: 16216a 1984890i bk12: 17120a 1968748i bk13: 17120a 1972440i bk14: 17728a 1955656i bk15: 17728a 1960621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2139205 n_nop=1709947 n_act=12773 n_pre=12757 n_req=100932 n_rd=271632 n_write=132096 bw_util=0.3775
n_activity=1376075 dram_eff=0.5868
bk0: 18224a 1954812i bk1: 18224a 1961536i bk2: 17784a 1961017i bk3: 17784a 1965198i bk4: 16960a 1975671i bk5: 16960a 1978142i bk6: 15920a 1979839i bk7: 15920a 1984948i bk8: 15760a 1985003i bk9: 15760a 1987491i bk10: 16032a 1982018i bk11: 16032a 1987359i bk12: 17404a 1962166i bk13: 17404a 1965531i bk14: 17732a 1957928i bk15: 17732a 1960977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23014

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 33934, Miss_rate = 0.668, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[1]: Access = 50716, Miss = 33933, Miss_rate = 0.669, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 33940, Miss_rate = 0.669, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 33939, Miss_rate = 0.669, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[4]: Access = 50760, Miss = 33953, Miss_rate = 0.669, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[5]: Access = 50748, Miss = 33953, Miss_rate = 0.669, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 33941, Miss_rate = 0.669, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[7]: Access = 50700, Miss = 33941, Miss_rate = 0.669, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 33958, Miss_rate = 0.669, Pending_hits = 277, Reservation_fails = 1
L2_cache_bank[9]: Access = 50788, Miss = 33958, Miss_rate = 0.669, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 33942, Miss_rate = 0.669, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[11]: Access = 50740, Miss = 33942, Miss_rate = 0.669, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 33929, Miss_rate = 0.669, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[13]: Access = 50740, Miss = 33929, Miss_rate = 0.669, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 33953, Miss_rate = 0.668, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 33953, Miss_rate = 0.668, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 33930, Miss_rate = 0.669, Pending_hits = 269, Reservation_fails = 1
L2_cache_bank[17]: Access = 50728, Miss = 33931, Miss_rate = 0.669, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[18]: Access = 50728, Miss = 33932, Miss_rate = 0.669, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 33933, Miss_rate = 0.669, Pending_hits = 1385, Reservation_fails = 0
L2_cache_bank[20]: Access = 50812, Miss = 33954, Miss_rate = 0.668, Pending_hits = 262, Reservation_fails = 1
L2_cache_bank[21]: Access = 50812, Miss = 33954, Miss_rate = 0.668, Pending_hits = 1401, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 746732
L2_total_cache_miss_rate = 0.6688
L2_total_cache_pending_hits = 18331
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 351445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 383834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.118

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54097
	minimum = 6
	maximum = 44
Network latency average = 8.41312
	minimum = 6
	maximum = 40
Slowest packet = 2141218
Flit latency average = 6.87696
	minimum = 6
	maximum = 36
Slowest flit = 6074818
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236511
	minimum = 0.0187158 (at node 0)
	maximum = 0.0280737 (at node 19)
Accepted packet rate average = 0.0236511
	minimum = 0.0187158 (at node 0)
	maximum = 0.0280737 (at node 19)
Injected flit rate average = 0.065186
	minimum = 0.0431278 (at node 0)
	maximum = 0.0864081 (at node 42)
Accepted flit rate average= 0.065186
	minimum = 0.0600127 (at node 0)
	maximum = 0.0900191 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.43 (24 samples)
	minimum = 6 (24 samples)
	maximum = 105.708 (24 samples)
Network latency average = 9.03499 (24 samples)
	minimum = 6 (24 samples)
	maximum = 98.1667 (24 samples)
Flit latency average = 7.77878 (24 samples)
	minimum = 6 (24 samples)
	maximum = 94.2917 (24 samples)
Fragmentation average = 0.0626294 (24 samples)
	minimum = 0 (24 samples)
	maximum = 53.0417 (24 samples)
Injected packet rate average = 0.0226266 (24 samples)
	minimum = 0.0179053 (24 samples)
	maximum = 0.0268572 (24 samples)
Accepted packet rate average = 0.0226266 (24 samples)
	minimum = 0.0179053 (24 samples)
	maximum = 0.0268572 (24 samples)
Injected flit rate average = 0.0623627 (24 samples)
	minimum = 0.041258 (24 samples)
	maximum = 0.0826774 (24 samples)
Accepted flit rate average = 0.0623627 (24 samples)
	minimum = 0.0574164 (24 samples)
	maximum = 0.0861208 (24 samples)
Injected packet size average = 2.75616 (24 samples)
Accepted packet size average = 2.75616 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 50 sec (4130 sec)
gpgpu_simulation_rate = 167644 (inst/sec)
gpgpu_simulation_rate = 1578 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38735
gpu_sim_insn = 28848876
gpu_ipc =     744.7755
gpu_tot_sim_cycle = 6781053
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     106.3584
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 16147
partiton_reqs_in_parallel = 852170
partiton_reqs_in_parallel_total    = 25204167
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8425
partiton_reqs_in_parallel_util = 852170
partiton_reqs_in_parallel_util_total    = 25204167
gpu_sim_cycle_parition_util = 38735
gpu_tot_sim_cycle_parition_util    = 1151389
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8938
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.7946 GB/Sec
L2_BW_total  =      16.2576 GB/Sec
gpu_total_sim_rate=168116

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14476468
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120696, 115999, 116184, 120420, 120714, 116026, 116204, 120410, 33863, 32468, 32602, 22891, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 292644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:753221	W0_Idle:11511268	W0_Scoreboard:29164073	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2938 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 6781052 
mrq_lat_table:519758 	82934 	55861 	122036 	147771 	113674 	66535 	31921 	10692 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	739497 	407202 	809 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1015616 	45358 	246 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658298 	124359 	1970 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1837 	141 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.235294  7.989726  8.412121  8.371532  7.643692  7.770784  8.621234  8.345834  8.654009  8.463549  7.940337  7.769035  8.801826  9.037483  7.837054  7.907658 
dram[1]:  8.726933  8.726933  7.886179  7.663657  7.140875  7.140875  9.022523  8.511332  9.073747  8.967930  7.754741  7.600991  8.036904  8.017815  7.897638  7.622150 
dram[2]:  8.560479  8.379836  8.393078  8.351784  7.576444  7.645714  8.707247  8.241426  8.998538  8.374149  8.068421  7.487179  8.803129  8.723515  7.360726  7.432112 
dram[3]:  8.470379  8.551435  7.904540  7.831603  7.344676  7.186896  8.745269  8.332871  8.261744  7.962484  7.742712  7.626717  8.449311  8.163240  7.907110  7.576923 
dram[4]:  8.846535  8.935000  8.582807  8.454545  7.550575  7.274640  8.320271  8.320271  8.263087  8.121372  8.167112  7.996073  8.567259  8.632993  7.658158  7.483731 
dram[5]:  8.496359  8.364397  8.018561  8.018561  7.405862  7.339665  9.203288  9.014642  8.001301  7.990909  8.039474  7.783440  8.869908  8.598726  7.982639  7.740741 
dram[6]:  9.345795  8.827238  8.683417  8.838875  7.568130  7.274140  8.529086  8.389646  8.417236  8.394270  7.975196  8.102122  7.935096  8.150618  7.702732  7.481953 
dram[7]:  8.454106  8.101851  7.830124  7.821267  7.620930  7.347534  9.344461  8.886003  7.501859  7.039535  8.312085  8.139142  9.006822  8.861745  7.960452  7.750275 
dram[8]:  8.577206  8.372009  8.483436  8.504305  7.186740  7.399317  8.697741  8.588564  8.303155  8.017219  7.984694  8.098318  8.221669  8.130542  7.953724  7.546039 
dram[9]:  8.264740  7.978795  8.077103  7.983834  8.050742  7.707346  8.988321  8.661041  7.653603  7.483313  8.301061  7.942894  8.933694  8.838018  7.630531  7.473456 
dram[10]:  8.781327  8.643289  8.317690  8.408759  7.301908  7.157316  9.013177  8.947675  8.303155  7.996037  8.032595  7.908857  8.153381  8.036904  7.769144  7.531660 
average row locality = 1156236/142441 = 8.117298
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4675      4674      4644      4644      4438      4438      4084      4084      4153      4153      4146      4146      4543      4543      4682      4682 
dram[1]:      4674      4674      4569      4569      4511      4511      4084      4084      4152      4152      4158      4158      4543      4543      4681      4680 
dram[2]:      4748      4748      4569      4569      4510      4510      4083      4083      4155      4155      4156      4156      4544      4544      4620      4620 
dram[3]:      4749      4749      4569      4569      4511      4511      4083      4083      4155      4155      4145      4145      4543      4543      4618      4618 
dram[4]:      4748      4748      4568      4568      4451      4451      4157      4157      4156      4156      4145      4145      4543      4543      4623      4623 
dram[5]:      4676      4676      4629      4629      4451      4451      4157      4157      4153      4153      4146      4146      4542      4542      4620      4620 
dram[6]:      4675      4675      4629      4629      4436      4436      4158      4158      4153      4153      4145      4145      4469      4469      4696      4696 
dram[7]:      4675      4675      4631      4631      4436      4436      4158      4158      4104      4104      4220      4220      4469      4469      4693      4693 
dram[8]:      4674      4674      4631      4631      4411      4411      4158      4158      4103      4103      4221      4221      4469      4469      4695      4696 
dram[9]:      4749      4749      4631      4631      4412      4412      4157      4158      4104      4104      4220      4220      4469      4469      4621      4621 
dram[10]:      4748      4748      4629      4629      4413      4413      4156      4156      4103      4103      4172      4172      4543      4543      4622      4622 
total reads: 778236
bank skew: 4749/4083 = 1.16
chip skew: 70782/70722 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:       3003      2979      2880      2859      2702      2681      2910      2886      2942      2922      2956      2932      3218      3192      3089      3067
dram[1]:       3004      2983      2849      2825      2739      2717      2911      2891      2943      2921      2949      2925      3217      3191      3093      3071
dram[2]:       3032      3009      2851      2830      2740      2719      2910      2885      2941      2920      2951      2929      3216      3191      3048      3025
dram[3]:       3032      3010      2850      2825      2738      2717      2912      2892      2944      2919      2962      2936      3219      3191      3050      3029
dram[4]:       3032      3011      2851      2831      2724      2700      2945      2925      2942      2921      2962      2941      3215      3190      3047      3024
dram[5]:       3000      2976      2864      2842      2723      2701      2949      2926      2943      2921      2961      2936      3219      3191      3051      3029
dram[6]:       3001      2981      2864      2844      2728      2706      2945      2924      2943      2923      2962      2940      3188      3162      3078      3057
dram[7]:       2999      2976      2863      2840      2728      2707      2947      2925      2918      2895      2996      2972      3191      3166      3083      3059
dram[8]:       3001      2982      2863      2842      2715      2691      2945      2924      2919      2898      2997      2973      3188      3163      3079      3057
dram[9]:       3029      3007      2865      2840      2715      2693      2947      2924      2918      2894      2996      2972      3191      3166      3053      3028
dram[10]:       3033      3011      2862      2841      2713      2690      2947      2925      2918      2897      2972      2948      3216      3192      3052      3030
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1765247 n_act=12791 n_pre=12775 n_req=105079 n_rd=282916 n_write=137400 bw_util=0.3802
n_activity=1429243 dram_eff=0.5882
bk0: 18700a 2021349i bk1: 18696a 2031051i bk2: 18576a 2025684i bk3: 18576a 2031657i bk4: 17752a 2040023i bk5: 17752a 2043289i bk6: 16336a 2049046i bk7: 16336a 2053779i bk8: 16612a 2046399i bk9: 16612a 2049019i bk10: 16584a 2046497i bk11: 16584a 2053308i bk12: 18172a 2028744i bk13: 18172a 2033954i bk14: 18728a 2016942i bk15: 18728a 2021325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f0e7e3910e0 :  mf: uid=16067544, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6781052), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764673 n_act=13051 n_pre=13035 n_req=105093 n_rd=282970 n_write=137400 bw_util=0.3802
n_activity=1433561 dram_eff=0.5865
bk0: 18696a 2024011i bk1: 18696a 2034332i bk2: 18276a 2029250i bk3: 18274a 2034681i bk4: 18044a 2035474i bk5: 18044a 2038055i bk6: 16336a 2049721i bk7: 16336a 2054046i bk8: 16608a 2048027i bk9: 16608a 2050323i bk10: 16632a 2050541i bk11: 16632a 2054360i bk12: 18172a 2027249i bk13: 18172a 2032563i bk14: 18724a 2017412i bk15: 18720a 2021272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764787 n_act=12891 n_pre=12875 n_req=105144 n_rd=283080 n_write=137496 bw_util=0.3804
n_activity=1429394 dram_eff=0.5885
bk0: 18992a 2018622i bk1: 18992a 2027030i bk2: 18276a 2027640i bk3: 18276a 2033445i bk4: 18040a 2036571i bk5: 18040a 2038861i bk6: 16332a 2048710i bk7: 16332a 2055388i bk8: 16620a 2048647i bk9: 16620a 2049480i bk10: 16624a 2049635i bk11: 16624a 2055633i bk12: 18176a 2030100i bk13: 18176a 2035580i bk14: 18480a 2020106i bk15: 18480a 2022391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22165
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764417 n_act=13172 n_pre=13156 n_req=105096 n_rd=282984 n_write=137400 bw_util=0.3802
n_activity=1428052 dram_eff=0.5888
bk0: 18996a 2017169i bk1: 18996a 2025574i bk2: 18276a 2026009i bk3: 18276a 2032228i bk4: 18044a 2034336i bk5: 18044a 2036206i bk6: 16332a 2049008i bk7: 16332a 2051968i bk8: 16620a 2044370i bk9: 16620a 2048233i bk10: 16580a 2049005i bk11: 16580a 2054681i bk12: 18172a 2024831i bk13: 18172a 2027917i bk14: 18472a 2019964i bk15: 18472a 2025567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24608
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764787 n_act=12863 n_pre=12847 n_req=105158 n_rd=283128 n_write=137504 bw_util=0.3805
n_activity=1430586 dram_eff=0.5881
bk0: 18992a 2020552i bk1: 18992a 2025854i bk2: 18272a 2030204i bk3: 18272a 2033788i bk4: 17804a 2036174i bk5: 17804a 2042842i bk6: 16628a 2045823i bk7: 16628a 2050415i bk8: 16624a 2047508i bk9: 16624a 2049078i bk10: 16580a 2050533i bk11: 16580a 2057354i bk12: 18172a 2028013i bk13: 18172a 2034746i bk14: 18492a 2020125i bk15: 18492a 2024876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22783
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764945 n_act=12904 n_pre=12888 n_req=105098 n_rd=282992 n_write=137400 bw_util=0.3803
n_activity=1428029 dram_eff=0.5888
bk0: 18704a 2021818i bk1: 18704a 2028304i bk2: 18516a 2025757i bk3: 18516a 2028959i bk4: 17804a 2038592i bk5: 17804a 2041016i bk6: 16628a 2045034i bk7: 16628a 2051911i bk8: 16612a 2044750i bk9: 16612a 2046082i bk10: 16584a 2051628i bk11: 16584a 2057074i bk12: 18168a 2028661i bk13: 18168a 2031733i bk14: 18480a 2022763i bk15: 18480a 2027245i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24395
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1765205 n_act=12826 n_pre=12810 n_req=105072 n_rd=282888 n_write=137400 bw_util=0.3802
n_activity=1428001 dram_eff=0.5886
bk0: 18700a 2024700i bk1: 18700a 2031541i bk2: 18516a 2028485i bk3: 18516a 2030333i bk4: 17744a 2039122i bk5: 17744a 2044264i bk6: 16632a 2046220i bk7: 16632a 2052137i bk8: 16612a 2047757i bk9: 16612a 2049420i bk10: 16580a 2048083i bk11: 16580a 2055997i bk12: 17876a 2030709i bk13: 17876a 2038944i bk14: 18784a 2017746i bk15: 18784a 2019906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23586
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764409 n_act=13024 n_pre=13008 n_req=105172 n_rd=283088 n_write=137600 bw_util=0.3805
n_activity=1429433 dram_eff=0.5886
bk0: 18700a 2022668i bk1: 18700a 2028048i bk2: 18524a 2025027i bk3: 18524a 2033049i bk4: 17744a 2039890i bk5: 17744a 2042414i bk6: 16632a 2046327i bk7: 16632a 2050856i bk8: 16416a 2047109i bk9: 16416a 2050332i bk10: 16880a 2045817i bk11: 16880a 2051409i bk12: 17876a 2032544i bk13: 17876a 2036803i bk14: 18772a 2021345i bk15: 18772a 2024188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22321
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764915 n_act=12965 n_pre=12949 n_req=105075 n_rd=282900 n_write=137400 bw_util=0.3802
n_activity=1430452 dram_eff=0.5876
bk0: 18696a 2024188i bk1: 18696a 2031639i bk2: 18524a 2027765i bk3: 18524a 2033466i bk4: 17644a 2038685i bk5: 17644a 2043525i bk6: 16632a 2043775i bk7: 16632a 2048817i bk8: 16412a 2047765i bk9: 16412a 2050694i bk10: 16884a 2044229i bk11: 16884a 2050368i bk12: 17876a 2030340i bk13: 17876a 2036163i bk14: 18780a 2017784i bk15: 18784a 2020281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23782
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764865 n_act=12986 n_pre=12970 n_req=105077 n_rd=282908 n_write=137400 bw_util=0.3802
n_activity=1428945 dram_eff=0.5883
bk0: 18996a 2016758i bk1: 18996a 2023271i bk2: 18524a 2025831i bk3: 18524a 2031419i bk4: 17648a 2043536i bk5: 17648a 2043019i bk6: 16628a 2044774i bk7: 16632a 2050635i bk8: 16416a 2047549i bk9: 16416a 2051103i bk10: 16880a 2044263i bk11: 16880a 2051338i bk12: 17876a 2033941i bk13: 17876a 2037698i bk14: 18484a 2020707i bk15: 18484a 2025770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23729
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2211129 n_nop=1764519 n_act=12969 n_pre=12953 n_req=105172 n_rd=283088 n_write=137600 bw_util=0.3805
n_activity=1431867 dram_eff=0.5876
bk0: 18992a 2020174i bk1: 18992a 2027333i bk2: 18516a 2026582i bk3: 18516a 2031033i bk4: 17652a 2042363i bk5: 17652a 2044567i bk6: 16624a 2045581i bk7: 16624a 2050756i bk8: 16412a 2051185i bk9: 16412a 2054026i bk10: 16688a 2048310i bk11: 16688a 2054295i bk12: 18172a 2027382i bk13: 18172a 2030841i bk14: 18488a 2023575i bk15: 18488a 2026591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22609

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35365, Miss_rate = 0.669, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[1]: Access = 52828, Miss = 35364, Miss_rate = 0.669, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35372, Miss_rate = 0.669, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35371, Miss_rate = 0.669, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[4]: Access = 52875, Miss = 35385, Miss_rate = 0.669, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[5]: Access = 52863, Miss = 35385, Miss_rate = 0.669, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35373, Miss_rate = 0.670, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[7]: Access = 52812, Miss = 35373, Miss_rate = 0.670, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35391, Miss_rate = 0.669, Pending_hits = 279, Reservation_fails = 1
L2_cache_bank[9]: Access = 52903, Miss = 35391, Miss_rate = 0.669, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35374, Miss_rate = 0.669, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[11]: Access = 52853, Miss = 35374, Miss_rate = 0.669, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35361, Miss_rate = 0.669, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[13]: Access = 52853, Miss = 35361, Miss_rate = 0.669, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35386, Miss_rate = 0.669, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35386, Miss_rate = 0.669, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35362, Miss_rate = 0.669, Pending_hits = 272, Reservation_fails = 1
L2_cache_bank[17]: Access = 52841, Miss = 35363, Miss_rate = 0.669, Pending_hits = 1389, Reservation_fails = 0
L2_cache_bank[18]: Access = 52840, Miss = 35363, Miss_rate = 0.669, Pending_hits = 263, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35364, Miss_rate = 0.669, Pending_hits = 1387, Reservation_fails = 0
L2_cache_bank[20]: Access = 52928, Miss = 35386, Miss_rate = 0.669, Pending_hits = 265, Reservation_fails = 1
L2_cache_bank[21]: Access = 52928, Miss = 35386, Miss_rate = 0.669, Pending_hits = 1404, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 778236
L2_total_cache_miss_rate = 0.6691
L2_total_cache_pending_hits = 18397
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 366379
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18003
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 400218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60668
	minimum = 6
	maximum = 56
Network latency average = 8.47775
	minimum = 6
	maximum = 49
Slowest packet = 2234076
Flit latency average = 6.95702
	minimum = 6
	maximum = 45
Slowest flit = 6157536
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.024012
	minimum = 0.0190014 (at node 5)
	maximum = 0.0285021 (at node 0)
Accepted packet rate average = 0.024012
	minimum = 0.0190014 (at node 5)
	maximum = 0.0285021 (at node 0)
Injected flit rate average = 0.0661806
	minimum = 0.0437858 (at node 5)
	maximum = 0.0877265 (at node 42)
Accepted flit rate average= 0.0661806
	minimum = 0.0609284 (at node 5)
	maximum = 0.0913926 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.39706 (25 samples)
	minimum = 6 (25 samples)
	maximum = 103.72 (25 samples)
Network latency average = 9.0127 (25 samples)
	minimum = 6 (25 samples)
	maximum = 96.2 (25 samples)
Flit latency average = 7.74591 (25 samples)
	minimum = 6 (25 samples)
	maximum = 92.32 (25 samples)
Fragmentation average = 0.0601242 (25 samples)
	minimum = 0 (25 samples)
	maximum = 50.92 (25 samples)
Injected packet rate average = 0.0226821 (25 samples)
	minimum = 0.0179492 (25 samples)
	maximum = 0.026923 (25 samples)
Accepted packet rate average = 0.0226821 (25 samples)
	minimum = 0.0179492 (25 samples)
	maximum = 0.026923 (25 samples)
Injected flit rate average = 0.0625155 (25 samples)
	minimum = 0.0413591 (25 samples)
	maximum = 0.0828794 (25 samples)
Accepted flit rate average = 0.0625155 (25 samples)
	minimum = 0.0575569 (25 samples)
	maximum = 0.0863317 (25 samples)
Injected packet size average = 2.75616 (25 samples)
Accepted packet size average = 2.75616 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 30 sec (4290 sec)
gpgpu_simulation_rate = 168116 (inst/sec)
gpgpu_simulation_rate = 1580 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39254
gpu_sim_insn = 28848876
gpu_ipc =     734.9283
gpu_tot_sim_cycle = 7042457
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     106.5070
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 16513
partiton_reqs_in_parallel = 863588
partiton_reqs_in_parallel_total    = 26056337
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8225
partiton_reqs_in_parallel_util = 863588
partiton_reqs_in_parallel_util_total    = 26056337
gpu_sim_cycle_parition_util = 39254
gpu_tot_sim_cycle_parition_util    = 1190124
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8972
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.2901 GB/Sec
L2_BW_total  =      16.2800 GB/Sec
gpu_total_sim_rate=168517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15055696
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125523, 120640, 120831, 125235, 125541, 120666, 120851, 125228, 33863, 32468, 32602, 22891, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 292680
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:783014	W0_Idle:11526825	W0_Scoreboard:30304703	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2833 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 7042456 
mrq_lat_table:539432 	85424 	57844 	127838 	154769 	118933 	69521 	33330 	10715 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	768242 	424944 	826 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	34 	1059893 	47569 	259 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	685019 	128961 	2031 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1913 	143 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.127233  7.762260  8.317606  8.222980  7.447598  7.613839  8.268874  8.024422  8.480795  8.261935  7.773171  7.615293  8.524331  8.758750  7.684210  7.749469 
dram[1]:  8.565883  8.586085  7.678610  7.475687  6.982983  6.941294  8.817797  8.324000  8.867036  8.698370  7.584323  7.425581  7.881890  7.864198  7.773163  7.469806 
dram[2]:  8.421291  8.144578  8.290738  8.271345  7.380952  7.443970  8.457994  7.992318  8.750000  8.138500  7.891224  7.304348  8.525547  8.412965  7.178178  7.185371 
dram[3]:  8.245011  8.337444  7.745893  7.645405  7.125638  6.982983  8.585970  8.138201  8.076923  7.782503  7.516549  7.446136  8.243529  7.944445  7.675589  7.405992 
dram[4]:  8.727699  8.789598  8.468264  8.328622  7.411255  7.111111  8.118020  8.097468  8.119138  7.947891  8.039191  7.879802  8.292308  8.311981  7.480709  7.261134 
dram[5]:  8.164798  8.101224  7.843137  7.792208  7.231256  7.155695  9.073759  8.823448  7.856441  7.827628  7.920299  7.625899  8.649383  8.420673  7.777657  7.588360 
dram[6]:  9.068493  8.556992  8.490566  8.612440  7.377970  7.050568  8.330729  8.181585  8.261935  8.261935  7.860322  7.958698  7.673012  7.866820  7.469929  7.241107 
dram[7]:  8.218962  7.880952  7.702674  7.661702  7.474836  7.176471  9.179340  8.704762  7.334109  6.847826  8.103234  7.906553  8.784616  8.717557  7.751323  7.528263 
dram[8]:  8.388248  8.162556  8.306805  8.326012  6.996904  7.159451  8.462963  8.363399  8.169909  7.883605  7.729537  7.888620  8.004673  7.939745  7.761652  7.342685 
dram[9]:  8.040000  7.779289  7.931718  7.811280  7.903264  7.551225  8.751026  8.429513  7.492271  7.318234  8.194968  7.802395  8.762148  8.717557  7.486430  7.296032 
dram[10]:  8.606482  8.478906  8.117249  8.181818  7.131441  6.984552  8.822069  8.737705  8.150064  7.768188  7.820732  7.671052  7.935447  7.811594  7.598517  7.394845 
average row locality = 1202860/151765 = 7.925807
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4864      4863      4836      4836      4625      4625      4241      4241      4323      4323      4320      4320      4719      4719      4869      4869 
dram[1]:      4863      4863      4758      4758      4701      4701      4241      4241      4322      4322      4332      4332      4719      4719      4868      4867 
dram[2]:      4940      4940      4758      4758      4700      4700      4240      4240      4325      4325      4330      4330      4720      4720      4805      4805 
dram[3]:      4941      4941      4758      4758      4701      4701      4240      4240      4325      4325      4318      4318      4719      4719      4803      4803 
dram[4]:      4940      4940      4757      4757      4638      4638      4317      4317      4326      4326      4318      4318      4719      4719      4808      4808 
dram[5]:      4865      4865      4821      4821      4638      4638      4317      4317      4323      4323      4319      4319      4718      4718      4805      4805 
dram[6]:      4864      4864      4821      4821      4622      4622      4318      4318      4323      4323      4318      4318      4642      4642      4884      4884 
dram[7]:      4864      4864      4823      4823      4622      4622      4318      4318      4272      4272      4396      4396      4642      4642      4881      4881 
dram[8]:      4863      4863      4823      4823      4596      4596      4318      4318      4271      4271      4397      4397      4642      4642      4883      4884 
dram[9]:      4941      4941      4823      4823      4597      4597      4317      4318      4273      4273      4396      4396      4642      4642      4806      4806 
dram[10]:      4940      4940      4821      4821      4598      4598      4316      4316      4272      4272      4346      4346      4719      4719      4807      4807 
total reads: 809740
bank skew: 4941/4240 = 1.17
chip skew: 73646/73584 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:       2896      2872      2775      2754      2600      2580      2809      2786      2836      2816      2848      2825      3109      3084      2980      2958
dram[1]:       2896      2876      2745      2721      2636      2615      2810      2790      2837      2816      2841      2818      3108      3083      2983      2962
dram[2]:       2923      2901      2746      2725      2637      2617      2809      2785      2835      2815      2844      2822      3107      3082      2940      2918
dram[3]:       2924      2902      2745      2721      2635      2614      2811      2792      2837      2814      2854      2829      3110      3083      2942      2922
dram[4]:       2923      2903      2746      2727      2622      2599      2843      2824      2836      2815      2855      2834      3106      3082      2939      2917
dram[5]:       2892      2870      2758      2737      2621      2599      2846      2824      2836      2816      2853      2829      3110      3083      2943      2922
dram[6]:       2893      2874      2758      2739      2626      2604      2843      2822      2836      2818      2855      2833      3080      3055      2969      2949
dram[7]:       2892      2870      2758      2735      2626      2606      2845      2823      2813      2790      2888      2864      3084      3059      2973      2951
dram[8]:       2894      2875      2758      2737      2613      2591      2843      2823      2813      2793      2888      2865      3081      3056      2970      2948
dram[9]:       2921      2899      2759      2736      2613      2592      2844      2822      2813      2789      2888      2863      3084      3059      2945      2921
dram[10]:       2925      2903      2757      2737      2612      2589      2845      2824      2813      2792      2864      2841      3108      3084      2944      2923
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1819507 n_act=13629 n_pre=13613 n_req=109317 n_rd=294372 n_write=142896 bw_util=0.3829
n_activity=1489031 dram_eff=0.5873
bk0: 19456a 2087226i bk1: 19452a 2096938i bk2: 19344a 2091138i bk3: 19344a 2097281i bk4: 18500a 2106180i bk5: 18500a 2109116i bk6: 16964a 2115488i bk7: 16964a 2120333i bk8: 17292a 2112923i bk9: 17292a 2115658i bk10: 17280a 2113082i bk11: 17280a 2120196i bk12: 18876a 2094883i bk13: 18876a 2100437i bk14: 19476a 2082779i bk15: 19476a 2087216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1818943 n_act=13883 n_pre=13867 n_req=109331 n_rd=294428 n_write=142896 bw_util=0.3829
n_activity=1493572 dram_eff=0.5856
bk0: 19452a 2089747i bk1: 19452a 2100536i bk2: 19032a 2094721i bk3: 19032a 2100432i bk4: 18804a 2101134i bk5: 18804a 2103906i bk6: 16964a 2116114i bk7: 16964a 2120918i bk8: 17288a 2114494i bk9: 17288a 2116893i bk10: 17328a 2117322i bk11: 17328a 2121213i bk12: 18876a 2093529i bk13: 18876a 2099055i bk14: 19472a 2083231i bk15: 19468a 2087067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24197
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1818971 n_act=13759 n_pre=13743 n_req=109386 n_rd=294544 n_write=143000 bw_util=0.3831
n_activity=1489094 dram_eff=0.5877
bk0: 19760a 2084203i bk1: 19760a 2092752i bk2: 19032a 2093270i bk3: 19032a 2099518i bk4: 18800a 2102222i bk5: 18800a 2104359i bk6: 16960a 2115084i bk7: 16960a 2121753i bk8: 17300a 2115205i bk9: 17300a 2116291i bk10: 17320a 2116188i bk11: 17320a 2122075i bk12: 18880a 2096532i bk13: 18880a 2101688i bk14: 19220a 2085550i bk15: 19220a 2087900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1818589 n_act=14054 n_pre=14038 n_req=109334 n_rd=294440 n_write=142896 bw_util=0.383
n_activity=1487920 dram_eff=0.5878
bk0: 19764a 2082842i bk1: 19764a 2091436i bk2: 19032a 2091565i bk3: 19032a 2097912i bk4: 18804a 2099844i bk5: 18804a 2101860i bk6: 16960a 2115967i bk7: 16960a 2118857i bk8: 17300a 2110937i bk9: 17300a 2114854i bk10: 17272a 2115695i bk11: 17272a 2121749i bk12: 18876a 2090978i bk13: 18876a 2093947i bk14: 19212a 2085219i bk15: 19212a 2090908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24859
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0ea3dc6ab0 :  mf: uid=16710187, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7042453), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1819099 n_act=13675 n_pre=13659 n_req=109396 n_rd=294584 n_write=143000 bw_util=0.3832
n_activity=1490235 dram_eff=0.5873
bk0: 19760a 2085989i bk1: 19760a 2091717i bk2: 19028a 2096006i bk3: 19028a 2099726i bk4: 18552a 2101987i bk5: 18552a 2108698i bk6: 17268a 2112430i bk7: 17268a 2116994i bk8: 17304a 2113946i bk9: 17304a 2115962i bk10: 17272a 2117119i bk11: 17272a 2124605i bk12: 18876a 2094377i bk13: 18876a 2101095i bk14: 19232a 2085724i bk15: 19232a 2090665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23054
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1819197 n_act=13746 n_pre=13730 n_req=109336 n_rd=294448 n_write=142896 bw_util=0.383
n_activity=1487608 dram_eff=0.588
bk0: 19460a 2087191i bk1: 19460a 2093981i bk2: 19284a 2091430i bk3: 19284a 2094511i bk4: 18552a 2104516i bk5: 18552a 2106804i bk6: 17268a 2111910i bk7: 17268a 2118688i bk8: 17292a 2111413i bk9: 17292a 2112297i bk10: 17276a 2118534i bk11: 17276a 2124068i bk12: 18872a 2094932i bk13: 18872a 2098360i bk14: 19220a 2088355i bk15: 19220a 2093161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24401
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1819405 n_act=13698 n_pre=13682 n_req=109308 n_rd=294336 n_write=142896 bw_util=0.3829
n_activity=1487606 dram_eff=0.5878
bk0: 19456a 2089975i bk1: 19456a 2097046i bk2: 19284a 2093840i bk3: 19284a 2095852i bk4: 18488a 2104754i bk5: 18488a 2110045i bk6: 17272a 2112846i bk7: 17272a 2118899i bk8: 17292a 2114395i bk9: 17292a 2116146i bk10: 17272a 2114476i bk11: 17272a 2122743i bk12: 18568a 2097492i bk13: 18568a 2105198i bk14: 19536a 2083385i bk15: 19536a 2085575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23545
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1818637 n_act=13874 n_pre=13858 n_req=109412 n_rd=294544 n_write=143104 bw_util=0.3832
n_activity=1489140 dram_eff=0.5878
bk0: 19456a 2088518i bk1: 19456a 2093694i bk2: 19292a 2090467i bk3: 19292a 2098679i bk4: 18488a 2105923i bk5: 18488a 2108432i bk6: 17272a 2112913i bk7: 17272a 2117476i bk8: 17088a 2113630i bk9: 17088a 2116937i bk10: 17584a 2111989i bk11: 17584a 2118033i bk12: 18568a 2098743i bk13: 18568a 2103597i bk14: 19524a 2087109i bk15: 19524a 2089898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22676
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e7eaeb5d0 :  mf: uid=16710188, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (7042456), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1819132 n_act=13829 n_pre=13813 n_req=109311 n_rd=294347 n_write=142896 bw_util=0.3829
n_activity=1490028 dram_eff=0.5869
bk0: 19452a 2089759i bk1: 19452a 2097342i bk2: 19292a 2093362i bk3: 19292a 2099135i bk4: 18384a 2104625i bk5: 18383a 2109145i bk6: 17272a 2109957i bk7: 17272a 2115367i bk8: 17084a 2114210i bk9: 17084a 2117656i bk10: 17588a 2110548i bk11: 17588a 2116905i bk12: 18568a 2096618i bk13: 18568a 2102614i bk14: 19532a 2083261i bk15: 19536a 2085735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23889
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1819177 n_act=13798 n_pre=13782 n_req=109315 n_rd=294364 n_write=142896 bw_util=0.3829
n_activity=1488407 dram_eff=0.5876
bk0: 19764a 2082055i bk1: 19764a 2088952i bk2: 19292a 2091135i bk3: 19292a 2097094i bk4: 18388a 2109639i bk5: 18388a 2109241i bk6: 17268a 2111616i bk7: 17272a 2117083i bk8: 17092a 2113959i bk9: 17092a 2117884i bk10: 17584a 2110926i bk11: 17584a 2118073i bk12: 18568a 2100183i bk13: 18568a 2104570i bk14: 19224a 2086528i bk15: 19224a 2091187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23878
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e7e98cfd0 :  mf: uid=16710186, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (7042456), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2284017 n_nop=1818735 n_act=13821 n_pre=13805 n_req=109414 n_rd=294552 n_write=143104 bw_util=0.3832
n_activity=1491260 dram_eff=0.587
bk0: 19760a 2085474i bk1: 19760a 2092833i bk2: 19284a 2092063i bk3: 19284a 2096411i bk4: 18392a 2108141i bk5: 18392a 2110645i bk6: 17264a 2112105i bk7: 17264a 2117573i bk8: 17088a 2117893i bk9: 17088a 2120700i bk10: 17384a 2114982i bk11: 17384a 2120693i bk12: 18876a 2093480i bk13: 18876a 2097009i bk14: 19228a 2088874i bk15: 19228a 2092510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22967

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 36797, Miss_rate = 0.669, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[1]: Access = 54940, Miss = 36796, Miss_rate = 0.670, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 36804, Miss_rate = 0.670, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 36803, Miss_rate = 0.670, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[4]: Access = 54990, Miss = 36818, Miss_rate = 0.670, Pending_hits = 256, Reservation_fails = 0
L2_cache_bank[5]: Access = 54977, Miss = 36818, Miss_rate = 0.670, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 36805, Miss_rate = 0.670, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[7]: Access = 54925, Miss = 36805, Miss_rate = 0.670, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 36823, Miss_rate = 0.669, Pending_hits = 286, Reservation_fails = 1
L2_cache_bank[9]: Access = 55018, Miss = 36823, Miss_rate = 0.669, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 36806, Miss_rate = 0.669, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[11]: Access = 54966, Miss = 36806, Miss_rate = 0.670, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 36792, Miss_rate = 0.670, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[13]: Access = 54966, Miss = 36792, Miss_rate = 0.669, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 36818, Miss_rate = 0.669, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 36818, Miss_rate = 0.669, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 36793, Miss_rate = 0.669, Pending_hits = 277, Reservation_fails = 1
L2_cache_bank[17]: Access = 54953, Miss = 36794, Miss_rate = 0.670, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[18]: Access = 54953, Miss = 36795, Miss_rate = 0.670, Pending_hits = 268, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 36796, Miss_rate = 0.669, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[20]: Access = 55044, Miss = 36819, Miss_rate = 0.669, Pending_hits = 272, Reservation_fails = 1
L2_cache_bank[21]: Access = 55044, Miss = 36819, Miss_rate = 0.669, Pending_hits = 1415, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 809740
L2_total_cache_miss_rate = 0.6694
L2_total_cache_pending_hits = 18554
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 381222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 416602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52755
	minimum = 6
	maximum = 46
Network latency average = 8.40484
	minimum = 6
	maximum = 44
Slowest packet = 2326964
Flit latency average = 6.85959
	minimum = 6
	maximum = 40
Slowest flit = 6614219
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236945
	minimum = 0.0187502 (at node 0)
	maximum = 0.0281252 (at node 7)
Accepted packet rate average = 0.0236945
	minimum = 0.0187502 (at node 0)
	maximum = 0.0281252 (at node 7)
Injected flit rate average = 0.0653056
	minimum = 0.0432069 (at node 0)
	maximum = 0.0865666 (at node 42)
Accepted flit rate average= 0.0653056
	minimum = 0.0601228 (at node 0)
	maximum = 0.0901842 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.36362 (26 samples)
	minimum = 6 (26 samples)
	maximum = 101.5 (26 samples)
Network latency average = 8.98932 (26 samples)
	minimum = 6 (26 samples)
	maximum = 94.1923 (26 samples)
Flit latency average = 7.71182 (26 samples)
	minimum = 6 (26 samples)
	maximum = 90.3077 (26 samples)
Fragmentation average = 0.0578118 (26 samples)
	minimum = 0 (26 samples)
	maximum = 48.9615 (26 samples)
Injected packet rate average = 0.022721 (26 samples)
	minimum = 0.01798 (26 samples)
	maximum = 0.0269692 (26 samples)
Accepted packet rate average = 0.022721 (26 samples)
	minimum = 0.01798 (26 samples)
	maximum = 0.0269692 (26 samples)
Injected flit rate average = 0.0626228 (26 samples)
	minimum = 0.0414302 (26 samples)
	maximum = 0.0830212 (26 samples)
Accepted flit rate average = 0.0626228 (26 samples)
	minimum = 0.0576556 (26 samples)
	maximum = 0.0864798 (26 samples)
Injected packet size average = 2.75616 (26 samples)
Accepted packet size average = 2.75616 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 14 min, 11 sec (4451 sec)
gpgpu_simulation_rate = 168517 (inst/sec)
gpgpu_simulation_rate = 1582 (cycle/sec)
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38792
gpu_sim_insn = 28848876
gpu_ipc =     743.6811
gpu_tot_sim_cycle = 7303399
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     106.6517
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 16847
partiton_reqs_in_parallel = 853424
partiton_reqs_in_parallel_total    = 26919925
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8028
partiton_reqs_in_parallel_util = 853424
partiton_reqs_in_parallel_util_total    = 26919925
gpu_sim_cycle_parition_util = 38792
gpu_tot_sim_cycle_parition_util    = 1229378
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9003
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.6274 GB/Sec
L2_BW_total  =      16.3019 GB/Sec
gpu_total_sim_rate=168999

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15634924
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130350, 125280, 125478, 130046, 130368, 125308, 125498, 130036, 33863, 32468, 32602, 22891, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 292711
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 827
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813729	W0_Idle:11542194	W0_Scoreboard:31429077	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2737 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 7303398 
mrq_lat_table:560738 	89321 	60384 	132239 	160217 	123567 	72661 	34493 	10810 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	800866 	438789 	861 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	36 	1104140 	49810 	273 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	711374 	133920 	2101 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1988 	145 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.330397  7.961052  8.493772  8.398656  7.628911  7.797133  8.476501  8.229404  8.680157  8.459288  7.951923  7.792697  8.747003  8.983990  7.855072  7.937239 
dram[1]:  8.773782  8.794186  7.848128  7.643750  7.160396  7.118110  9.030598  8.532194  9.044898  8.875834  7.762295  7.602064  8.096560  8.078627  7.927900  7.639476 
dram[2]:  8.630168  8.350270  8.463668  8.444189  7.563807  7.627637  8.667557  8.196970  8.951548  8.334586  8.071863  7.479684  8.748201  8.634319  7.342857  7.350099 
dram[3]:  8.451860  8.545354  7.915858  7.814696  7.305050  7.160396  8.796748  8.344473  8.251861  7.955741  7.694639  7.623557  8.462877  8.141741  7.843158  7.556795 
dram[4]:  8.939815  9.002331  8.641932  8.501739  7.593583  7.289528  8.326658  8.305867  8.294265  8.122100  8.221669  8.061050  8.512252  8.532164  7.662898  7.441118 
dram[5]:  8.368362  8.304062  8.015021  7.963753  7.411273  7.334711  9.291900  9.039402  8.030193  8.001204  8.101840  7.804965  8.873479  8.642180  7.945629  7.739356 
dram[6]:  9.280982  8.764774  8.665894  8.788236  7.560299  7.228571  8.541720  8.390921  8.437818  8.437818  8.041413  8.140567  7.882873  8.079275  7.654271  7.423002 
dram[7]:  8.423162  8.081197  7.873551  7.832285  7.658379  7.356179  9.398305  8.919571  7.485126  6.996791  8.289216  8.090909  9.007576  8.939850  7.921956  7.682139 
dram[8]:  8.594318  8.366151  8.481272  8.500568  7.173470  7.338204  8.675359  8.574742  8.321883  8.035626  7.912281  8.072792  8.218894  8.153143  7.948852  7.525692 
dram[9]:  8.244397  7.980372  8.104121  7.982906  8.090909  7.734873  8.966308  8.641559  7.660421  7.468037  8.381660  7.985832  8.984887  8.917500  7.637295  7.461462 
dram[10]:  8.817351  8.688414  8.309233  8.355704  7.309772  7.160896  9.038043  8.952893  8.321883  7.918886  8.002404  7.851415  8.150838  8.025303  7.765625  7.560852 
average row locality = 1249484/153989 = 8.114112
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5053      5052      5020      5020      4798      4798      4414      4414      4489      4489      4482      4482      4911      4911      5061      5061 
dram[1]:      5052      5052      4939      4939      4877      4877      4414      4414      4488      4488      4495      4495      4911      4911      5060      5059 
dram[2]:      5132      5132      4939      4939      4876      4876      4413      4413      4491      4491      4493      4493      4912      4912      4994      4994 
dram[3]:      5133      5133      4939      4939      4877      4877      4413      4413      4491      4491      4481      4481      4911      4911      4992      4992 
dram[4]:      5132      5132      4938      4938      4812      4812      4493      4493      4492      4492      4481      4481      4911      4911      4997      4997 
dram[5]:      5054      5054      5004      5004      4812      4812      4493      4493      4489      4489      4482      4482      4910      4910      4994      4994 
dram[6]:      5053      5053      5004      5004      4796      4796      4494      4494      4489      4489      4481      4481      4831      4831      5076      5076 
dram[7]:      5053      5053      5006      5006      4796      4796      4494      4494      4436      4436      4562      4562      4831      4831      5073      5073 
dram[8]:      5052      5052      5006      5006      4769      4769      4494      4494      4435      4435      4563      4563      4831      4831      5075      5076 
dram[9]:      5133      5133      5006      5006      4770      4770      4493      4494      4436      4436      4562      4562      4831      4831      4995      4995 
dram[10]:      5132      5132      5004      5004      4771      4771      4492      4492      4435      4435      4510      4510      4911      4911      4996      4996 
total reads: 841244
bank skew: 5133/4413 = 1.16
chip skew: 76512/76448 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:       2796      2773      2682      2662      2516      2496      2710      2687      2740      2720      2752      2730      2995      2970      2876      2854
dram[1]:       2797      2777      2653      2631      2551      2530      2710      2691      2740      2720      2745      2723      2994      2969      2878      2858
dram[2]:       2823      2802      2655      2635      2551      2532      2710      2686      2738      2719      2747      2727      2993      2969      2838      2816
dram[3]:       2823      2802      2654      2630      2550      2530      2711      2693      2741      2718      2757      2733      2996      2970      2839      2819
dram[4]:       2823      2803      2655      2636      2537      2514      2742      2723      2739      2719      2757      2737      2992      2969      2836      2815
dram[5]:       2793      2771      2667      2646      2536      2515      2745      2724      2740      2720      2756      2733      2995      2970      2840      2820
dram[6]:       2794      2775      2667      2648      2541      2520      2742      2722      2740      2721      2758      2737      2967      2943      2865      2846
dram[7]:       2792      2771      2666      2644      2541      2521      2744      2723      2717      2695      2789      2766      2970      2947      2869      2847
dram[8]:       2794      2776      2666      2646      2528      2506      2742      2722      2717      2698      2789      2767      2968      2944      2866      2845
dram[9]:       2820      2799      2668      2645      2528      2508      2743      2722      2717      2694      2789      2766      2970      2947      2842      2818
dram[10]:       2824      2803      2665      2646      2527      2505      2744      2723      2717      2697      2767      2744      2994      2971      2841      2820
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1874201 n_act=13825 n_pre=13809 n_req=113553 n_rd=305820 n_write=148392 bw_util=0.3856
n_activity=1544603 dram_eff=0.5881
bk0: 20212a 2152228i bk1: 20208a 2162867i bk2: 20080a 2156587i bk3: 20080a 2163340i bk4: 19192a 2172348i bk5: 19192a 2175492i bk6: 17656a 2181611i bk7: 17656a 2187060i bk8: 17956a 2179405i bk9: 17956a 2182216i bk10: 17928a 2179399i bk11: 17928a 2186891i bk12: 19644a 2159806i bk13: 19644a 2165712i bk14: 20244a 2147834i bk15: 20244a 2152249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23831
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873613 n_act=14087 n_pre=14071 n_req=113569 n_rd=305884 n_write=148392 bw_util=0.3856
n_activity=1549396 dram_eff=0.5864
bk0: 20208a 2155324i bk1: 20208a 2166544i bk2: 19756a 2160346i bk3: 19756a 2166210i bk4: 19508a 2167172i bk5: 19508a 2170273i bk6: 17656a 2182385i bk7: 17656a 2187453i bk8: 17952a 2180943i bk9: 17952a 2183500i bk10: 17980a 2183509i bk11: 17980a 2187842i bk12: 19644a 2158781i bk13: 19644a 2164717i bk14: 20240a 2148180i bk15: 20236a 2152167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23864
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873653 n_act=13957 n_pre=13941 n_req=113624 n_rd=306000 n_write=148496 bw_util=0.3858
n_activity=1544349 dram_eff=0.5886
bk0: 20528a 2149027i bk1: 20528a 2158498i bk2: 19756a 2158819i bk3: 19756a 2165578i bk4: 19504a 2168530i bk5: 19504a 2170554i bk6: 17652a 2181201i bk7: 17652a 2187999i bk8: 17964a 2181420i bk9: 17964a 2182585i bk10: 17972a 2182530i bk11: 17972a 2188788i bk12: 19648a 2161566i bk13: 19648a 2167530i bk14: 19976a 2150426i bk15: 19976a 2153020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873255 n_act=14260 n_pre=14244 n_req=113572 n_rd=305896 n_write=148392 bw_util=0.3856
n_activity=1543388 dram_eff=0.5887
bk0: 20532a 2147761i bk1: 20532a 2157494i bk2: 19756a 2157247i bk3: 19756a 2163572i bk4: 19508a 2165698i bk5: 19508a 2167744i bk6: 17652a 2182110i bk7: 17652a 2185439i bk8: 17964a 2177367i bk9: 17964a 2181246i bk10: 17924a 2181989i bk11: 17924a 2188359i bk12: 19644a 2156095i bk13: 19644a 2159095i bk14: 19968a 2150261i bk15: 19968a 2156466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24518
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873765 n_act=13873 n_pre=13857 n_req=113638 n_rd=306048 n_write=148504 bw_util=0.3859
n_activity=1545607 dram_eff=0.5882
bk0: 20528a 2151013i bk1: 20528a 2157461i bk2: 19752a 2161688i bk3: 19752a 2165766i bk4: 19248a 2168266i bk5: 19248a 2174922i bk6: 17972a 2178369i bk7: 17972a 2182999i bk8: 17968a 2180484i bk9: 17968a 2182402i bk10: 17924a 2183406i bk11: 17924a 2191451i bk12: 19644a 2159629i bk13: 19644a 2166645i bk14: 19988a 2150793i bk15: 19988a 2155920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873867 n_act=13950 n_pre=13934 n_req=113574 n_rd=305904 n_write=148392 bw_util=0.3856
n_activity=1543383 dram_eff=0.5887
bk0: 20216a 2152379i bk1: 20216a 2159823i bk2: 20016a 2156998i bk3: 20016a 2160397i bk4: 19248a 2170945i bk5: 19248a 2173058i bk6: 17972a 2177754i bk7: 17972a 2185131i bk8: 17956a 2177479i bk9: 17956a 2178349i bk10: 17928a 2184515i bk11: 17928a 2190765i bk12: 19640a 2159822i bk13: 19640a 2163619i bk14: 19976a 2153503i bk15: 19976a 2158910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24229
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1874087 n_act=13896 n_pre=13880 n_req=113546 n_rd=305792 n_write=148392 bw_util=0.3855
n_activity=1543031 dram_eff=0.5887
bk0: 20212a 2155041i bk1: 20212a 2162728i bk2: 20016a 2159157i bk3: 20016a 2161594i bk4: 19184a 2170817i bk5: 19184a 2176449i bk6: 17976a 2179047i bk7: 17976a 2185250i bk8: 17956a 2180201i bk9: 17956a 2182482i bk10: 17924a 2180732i bk11: 17924a 2189389i bk12: 19324a 2162598i bk13: 19324a 2170988i bk14: 20304a 2148467i bk15: 20304a 2150775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23245
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873283 n_act=14082 n_pre=14066 n_req=113654 n_rd=306008 n_write=148608 bw_util=0.3859
n_activity=1544820 dram_eff=0.5886
bk0: 20212a 2153730i bk1: 20212a 2159560i bk2: 20024a 2156338i bk3: 20024a 2164609i bk4: 19184a 2172033i bk5: 19184a 2174688i bk6: 17976a 2179044i bk7: 17976a 2183905i bk8: 17744a 2179807i bk9: 17744a 2183260i bk10: 18248a 2178548i bk11: 18248a 2184639i bk12: 19324a 2164215i bk13: 19324a 2169171i bk14: 20292a 2152180i bk15: 20292a 2154926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22213
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873805 n_act=14031 n_pre=14015 n_req=113549 n_rd=305804 n_write=148392 bw_util=0.3856
n_activity=1545795 dram_eff=0.5877
bk0: 20208a 2154966i bk1: 20208a 2163104i bk2: 20024a 2159067i bk3: 20024a 2165027i bk4: 19076a 2170973i bk5: 19076a 2175490i bk6: 17976a 2175911i bk7: 17976a 2181794i bk8: 17740a 2180555i bk9: 17740a 2184460i bk10: 18252a 2177328i bk11: 18252a 2183309i bk12: 19324a 2161741i bk13: 19324a 2167813i bk14: 20300a 2148240i bk15: 20304a 2150703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23525
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e7f23df00 :  mf: uid=17352832, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7303398), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873848 n_act=14006 n_pre=13990 n_req=113551 n_rd=305811 n_write=148392 bw_util=0.3856
n_activity=1544345 dram_eff=0.5882
bk0: 20532a 2147410i bk1: 20532a 2154627i bk2: 20024a 2157083i bk3: 20023a 2162965i bk4: 19080a 2176310i bk5: 19080a 2175905i bk6: 17972a 2177473i bk7: 17976a 2183387i bk8: 17744a 2179926i bk9: 17744a 2184335i bk10: 18248a 2176940i bk11: 18248a 2184260i bk12: 19324a 2165428i bk13: 19324a 2170349i bk14: 19980a 2152095i bk15: 19980a 2156956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2335
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356047 n_nop=1873401 n_act=14023 n_pre=14007 n_req=113654 n_rd=306008 n_write=148608 bw_util=0.3859
n_activity=1546834 dram_eff=0.5878
bk0: 20528a 2150602i bk1: 20528a 2158235i bk2: 20016a 2157767i bk3: 20016a 2162454i bk4: 19084a 2174710i bk5: 19084a 2177056i bk6: 17968a 2178077i bk7: 17968a 2183845i bk8: 17740a 2184205i bk9: 17740a 2186929i bk10: 18040a 2181037i bk11: 18040a 2187116i bk12: 19644a 2158595i bk13: 19644a 2162386i bk14: 19984a 2154276i bk15: 19984a 2157872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38228, Miss_rate = 0.669, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[1]: Access = 57052, Miss = 38227, Miss_rate = 0.670, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38236, Miss_rate = 0.670, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38235, Miss_rate = 0.670, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[4]: Access = 57105, Miss = 38250, Miss_rate = 0.670, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[5]: Access = 57092, Miss = 38250, Miss_rate = 0.670, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38237, Miss_rate = 0.670, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[7]: Access = 57037, Miss = 38237, Miss_rate = 0.670, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38256, Miss_rate = 0.670, Pending_hits = 289, Reservation_fails = 1
L2_cache_bank[9]: Access = 57133, Miss = 38256, Miss_rate = 0.670, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38238, Miss_rate = 0.670, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[11]: Access = 57079, Miss = 38238, Miss_rate = 0.670, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38224, Miss_rate = 0.670, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[13]: Access = 57079, Miss = 38224, Miss_rate = 0.670, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38251, Miss_rate = 0.669, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38251, Miss_rate = 0.669, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38225, Miss_rate = 0.670, Pending_hits = 278, Reservation_fails = 1
L2_cache_bank[17]: Access = 57066, Miss = 38226, Miss_rate = 0.670, Pending_hits = 1398, Reservation_fails = 0
L2_cache_bank[18]: Access = 57065, Miss = 38226, Miss_rate = 0.670, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38227, Miss_rate = 0.670, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[20]: Access = 57160, Miss = 38251, Miss_rate = 0.669, Pending_hits = 274, Reservation_fails = 1
L2_cache_bank[21]: Access = 57160, Miss = 38251, Miss_rate = 0.669, Pending_hits = 1418, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 841244
L2_total_cache_miss_rate = 0.6697
L2_total_cache_pending_hits = 18610
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 396166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 432986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57342
	minimum = 6
	maximum = 44
Network latency average = 8.45105
	minimum = 6
	maximum = 44
Slowest packet = 2420121
Flit latency average = 6.92345
	minimum = 6
	maximum = 40
Slowest flit = 6670373
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239767
	minimum = 0.0189735 (at node 0)
	maximum = 0.0284602 (at node 15)
Accepted packet rate average = 0.0239767
	minimum = 0.0189735 (at node 0)
	maximum = 0.0284602 (at node 15)
Injected flit rate average = 0.0660834
	minimum = 0.0437215 (at node 0)
	maximum = 0.0875976 (at node 42)
Accepted flit rate average= 0.0660834
	minimum = 0.0608389 (at node 0)
	maximum = 0.0912583 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.33436 (27 samples)
	minimum = 6 (27 samples)
	maximum = 99.3704 (27 samples)
Network latency average = 8.96938 (27 samples)
	minimum = 6 (27 samples)
	maximum = 92.3333 (27 samples)
Flit latency average = 7.68262 (27 samples)
	minimum = 6 (27 samples)
	maximum = 88.4444 (27 samples)
Fragmentation average = 0.0556706 (27 samples)
	minimum = 0 (27 samples)
	maximum = 47.1481 (27 samples)
Injected packet rate average = 0.0227675 (27 samples)
	minimum = 0.0180168 (27 samples)
	maximum = 0.0270244 (27 samples)
Accepted packet rate average = 0.0227675 (27 samples)
	minimum = 0.0180168 (27 samples)
	maximum = 0.0270244 (27 samples)
Injected flit rate average = 0.0627509 (27 samples)
	minimum = 0.0415151 (27 samples)
	maximum = 0.0831907 (27 samples)
Accepted flit rate average = 0.0627509 (27 samples)
	minimum = 0.0577735 (27 samples)
	maximum = 0.0866568 (27 samples)
Injected packet size average = 2.75616 (27 samples)
Accepted packet size average = 2.75616 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 49 sec (4609 sec)
gpgpu_simulation_rate = 168999 (inst/sec)
gpgpu_simulation_rate = 1584 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39100
gpu_sim_insn = 28848876
gpu_ipc =     737.8229
gpu_tot_sim_cycle = 7564649
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     106.7820
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 17051
partiton_reqs_in_parallel = 860200
partiton_reqs_in_parallel_total    = 27773349
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7852
partiton_reqs_in_parallel_util = 860200
partiton_reqs_in_parallel_util_total    = 27773349
gpu_sim_cycle_parition_util = 39100
gpu_tot_sim_cycle_parition_util    = 1268170
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9033
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.7324 GB/Sec
L2_BW_total  =      16.3216 GB/Sec
gpu_total_sim_rate=169521

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16214152
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135177, 129913, 130125, 134862, 135196, 129943, 130145, 134849, 38696, 37108, 37255, 24090, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 292734
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 850
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:843948	W0_Idle:11557897	W0_Scoreboard:32572866	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2647 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 7564648 
mrq_lat_table:580251 	91812 	62509 	137731 	167312 	129031 	75715 	35865 	10828 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	829427 	456718 	875 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1148560 	51883 	281 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	738035 	138603 	2141 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2064 	147 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.105371  7.767327  8.347267  8.241270  7.447822  7.601861  8.223717  7.979834  8.413415  8.232697  7.778029  7.648107  8.532204  8.770035  7.742126  7.803571 
dram[1]:  8.601974  8.639868  7.704752  7.529644  6.947320  6.909008  8.793464  8.315204  8.900645  8.787261  7.569857  7.438919  7.915094  7.865625  7.794847  7.439924 
dram[2]:  8.407135  8.101112  8.309706  8.309706  7.354208  7.368628  8.397004  7.894366  8.680503  8.157210  7.943418  7.372990  8.533334  8.428572  7.241799  7.181227 
dram[3]:  8.312241  8.381799  7.799386  7.689203  7.091509  6.986060  8.557252  8.103615  8.176540  7.895881  7.521405  7.488524  8.288693  7.956797  7.725000  7.371183 
dram[4]:  8.708695  8.765864  8.493869  8.290533  7.461072  7.122587  8.118963  8.099882  8.120000  7.942462  8.099291  7.967442  8.352876  8.334437  7.497575  7.265038 
dram[5]:  8.191023  8.081360  7.868154  7.804829  7.234313  7.192008  9.141910  8.837179  7.875571  7.848691  7.913395  7.639911  8.688148  8.435754  7.820850  7.582924 
dram[6]:  9.049596  8.537540  8.450980  8.600887  7.413898  7.051724  8.296029  8.197384  8.252393  8.252393  7.912240  8.023419  7.723849  7.855319  7.484360  7.230769 
dram[7]:  8.189980  7.877510  7.675569  7.637795  7.519918  7.210578  9.241287  8.770992  7.378261  6.905392  8.078251  7.861142  8.780024  8.656507  7.761062  7.467360 
dram[8]:  8.399358  8.171875  8.281751  8.353067  6.984704  7.120858  8.417583  8.407317  8.196860  7.910256  7.749448  7.915445  8.017372  7.974082  7.725049  7.270718 
dram[9]:  8.037111  7.794747  7.886179  7.791165  7.916576  7.556360  8.792091  8.427873  7.543334  7.395425  8.162790  7.800000  8.759193  8.738461  7.532164  7.311258 
dram[10]:  8.652267  8.532481  8.140609  8.166316  7.122807  6.986616  8.790816  8.713021  8.178313  7.748858  7.825594  7.703456  7.965190  7.832988  7.577451  7.333017 
average row locality = 1296108/163363 = 7.933914
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5242      5241      5212      5212      4985      4985      4571      4571      4659      4659      4656      4656      5087      5087      5248      5248 
dram[1]:      5241      5241      5128      5128      5067      5067      4571      4571      4658      4658      4669      4669      5087      5087      5247      5246 
dram[2]:      5324      5324      5128      5128      5066      5066      4570      4570      4661      4661      4667      4667      5088      5088      5179      5179 
dram[3]:      5325      5325      5128      5128      5067      5067      4570      4570      4661      4661      4654      4654      5087      5087      5177      5177 
dram[4]:      5324      5324      5127      5127      4999      4999      4653      4653      4662      4662      4654      4654      5087      5087      5182      5182 
dram[5]:      5243      5243      5196      5196      4999      4999      4653      4653      4659      4659      4655      4655      5086      5086      5179      5179 
dram[6]:      5242      5242      5196      5196      4982      4982      4654      4654      4659      4659      4654      4654      5004      5004      5264      5264 
dram[7]:      5242      5242      5198      5198      4982      4982      4654      4654      4604      4604      4738      4738      5004      5004      5261      5261 
dram[8]:      5241      5241      5198      5198      4954      4954      4654      4654      4603      4603      4739      4739      5004      5004      5263      5264 
dram[9]:      5325      5325      5198      5198      4955      4955      4653      4654      4605      4605      4738      4738      5004      5004      5180      5180 
dram[10]:      5324      5324      5196      5196      4956      4956      4652      4652      4604      4604      4684      4684      5087      5087      5181      5181 
total reads: 872748
bank skew: 5325/4570 = 1.17
chip skew: 79376/79310 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:       2704      2682      2591      2572      2429      2410      2623      2601      2648      2630      2659      2638      2902      2878      2782      2761
dram[1]:       2704      2685      2563      2541      2462      2443      2624      2606      2649      2629      2653      2631      2900      2876      2785      2765
dram[2]:       2729      2709      2565      2545      2463      2444      2623      2601      2647      2628      2655      2635      2900      2876      2745      2724
dram[3]:       2730      2709      2564      2541      2462      2442      2625      2607      2650      2627      2665      2641      2903      2877      2747      2727
dram[4]:       2729      2710      2565      2547      2449      2427      2655      2636      2648      2629      2665      2645      2898      2876      2744      2723
dram[5]:       2701      2679      2576      2556      2448      2428      2657      2637      2649      2629      2664      2641      2902      2877      2747      2727
dram[6]:       2701      2684      2576      2558      2453      2433      2654      2635      2649      2631      2665      2645      2875      2851      2772      2753
dram[7]:       2700      2680      2576      2554      2453      2434      2656      2636      2626      2605      2696      2674      2878      2855      2775      2754
dram[8]:       2702      2685      2576      2556      2441      2420      2655      2635      2627      2608      2696      2675      2875      2852      2772      2752
dram[9]:       2727      2707      2577      2555      2441      2421      2656      2635      2627      2604      2696      2673      2878      2855      2750      2726
dram[10]:       2731      2710      2574      2556      2440      2418      2656      2636      2627      2607      2674      2652      2900      2878      2748      2729
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1928139 n_act=14681 n_pre=14665 n_req=117791 n_rd=317276 n_write=153888 bw_util=0.388
n_activity=1603812 dram_eff=0.5876
bk0: 20968a 2217581i bk1: 20964a 2227859i bk2: 20848a 2221948i bk3: 20848a 2228605i bk4: 19940a 2237316i bk5: 19940a 2240863i bk6: 18284a 2247921i bk7: 18284a 2253692i bk8: 18636a 2245459i bk9: 18636a 2248633i bk10: 18624a 2245304i bk11: 18624a 2253458i bk12: 20348a 2225481i bk13: 20348a 2231918i bk14: 20992a 2212570i bk15: 20992a 2217460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24276
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f0ea9d122d0 :  mf: uid=17995476, sid25:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7564648), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927560 n_act=14939 n_pre=14923 n_req=117807 n_rd=317339 n_write=153888 bw_util=0.3881
n_activity=1608850 dram_eff=0.5858
bk0: 20964a 2220681i bk1: 20964a 2232424i bk2: 20512a 2225660i bk3: 20512a 2231444i bk4: 20268a 2232466i bk5: 20267a 2235180i bk6: 18284a 2248494i bk7: 18284a 2253576i bk8: 18632a 2247100i bk9: 18632a 2250274i bk10: 18676a 2249688i bk11: 18676a 2254346i bk12: 20348a 2224388i bk13: 20348a 2230855i bk14: 20988a 2213682i bk15: 20984a 2217182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927531 n_act=14835 n_pre=14819 n_req=117866 n_rd=317464 n_write=154000 bw_util=0.3883
n_activity=1603362 dram_eff=0.5881
bk0: 21296a 2214370i bk1: 21296a 2223520i bk2: 20512a 2224082i bk3: 20512a 2231014i bk4: 20264a 2233593i bk5: 20264a 2235535i bk6: 18280a 2247451i bk7: 18280a 2254546i bk8: 18644a 2247404i bk9: 18644a 2248631i bk10: 18668a 2248907i bk11: 18668a 2255238i bk12: 20352a 2226950i bk13: 20352a 2233799i bk14: 20716a 2215737i bk15: 20716a 2218235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22348
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927241 n_act=15092 n_pre=15076 n_req=117810 n_rd=317352 n_write=153888 bw_util=0.3881
n_activity=1602572 dram_eff=0.5881
bk0: 21300a 2213109i bk1: 21300a 2222727i bk2: 20512a 2222535i bk3: 20512a 2228858i bk4: 20268a 2230539i bk5: 20268a 2233437i bk6: 18280a 2247986i bk7: 18280a 2251680i bk8: 18644a 2243255i bk9: 18644a 2247704i bk10: 18616a 2248169i bk11: 18616a 2255249i bk12: 20348a 2221605i bk13: 20348a 2224877i bk14: 20708a 2215361i bk15: 20708a 2221815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24908
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927751 n_act=14705 n_pre=14689 n_req=117876 n_rd=317504 n_write=154000 bw_util=0.3883
n_activity=1604709 dram_eff=0.5877
bk0: 21296a 2216035i bk1: 21296a 2222658i bk2: 20508a 2227160i bk3: 20508a 2231128i bk4: 19996a 2234134i bk5: 19996a 2240461i bk6: 18612a 2244204i bk7: 18612a 2249405i bk8: 18648a 2246429i bk9: 18648a 2248657i bk10: 18616a 2249955i bk11: 18616a 2258213i bk12: 20348a 2225551i bk13: 20348a 2232706i bk14: 20728a 2215416i bk15: 20728a 2221236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22589
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927861 n_act=14778 n_pre=14762 n_req=117812 n_rd=317360 n_write=153888 bw_util=0.3881
n_activity=1602525 dram_eff=0.5881
bk0: 20972a 2217561i bk1: 20972a 2224900i bk2: 20784a 2222113i bk3: 20784a 2225513i bk4: 19996a 2236509i bk5: 19996a 2238331i bk6: 18612a 2243808i bk7: 18612a 2251594i bk8: 18636a 2243287i bk9: 18636a 2244645i bk10: 18620a 2250814i bk11: 18620a 2257346i bk12: 20344a 2225768i bk13: 20344a 2229566i bk14: 20716a 2219104i bk15: 20716a 2224263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24343
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1928037 n_act=14750 n_pre=14734 n_req=117782 n_rd=317240 n_write=153888 bw_util=0.388
n_activity=1601573 dram_eff=0.5883
bk0: 20968a 2220044i bk1: 20968a 2227968i bk2: 20784a 2223902i bk3: 20784a 2226519i bk4: 19928a 2236419i bk5: 19928a 2241647i bk6: 18616a 2244756i bk7: 18616a 2251451i bk8: 18636a 2246113i bk9: 18636a 2248746i bk10: 18616a 2246888i bk11: 18616a 2256036i bk12: 20016a 2228343i bk13: 20016a 2237064i bk14: 21056a 2213381i bk15: 21056a 2215991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2361
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927197 n_act=14946 n_pre=14930 n_req=117894 n_rd=317464 n_write=154112 bw_util=0.3883
n_activity=1604170 dram_eff=0.5879
bk0: 20968a 2218704i bk1: 20968a 2224729i bk2: 20792a 2221384i bk3: 20792a 2229518i bk4: 19928a 2237273i bk5: 19928a 2240084i bk6: 18616a 2245788i bk7: 18616a 2250127i bk8: 18416a 2245823i bk9: 18416a 2249440i bk10: 18952a 2244495i bk11: 18952a 2250878i bk12: 20016a 2229722i bk13: 20016a 2235055i bk14: 21044a 2217686i bk15: 21044a 2220002i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22367
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927715 n_act=14905 n_pre=14889 n_req=117785 n_rd=317252 n_write=153888 bw_util=0.388
n_activity=1605593 dram_eff=0.5869
bk0: 20964a 2220183i bk1: 20964a 2228741i bk2: 20792a 2223812i bk3: 20792a 2230349i bk4: 19816a 2236737i bk5: 19816a 2241106i bk6: 18616a 2241860i bk7: 18616a 2248234i bk8: 18412a 2246819i bk9: 18412a 2250645i bk10: 18956a 2243136i bk11: 18956a 2249556i bk12: 20016a 2227569i bk13: 20016a 2233986i bk14: 21052a 2213212i bk15: 21056a 2215743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927817 n_act=14846 n_pre=14830 n_req=117789 n_rd=317268 n_write=153888 bw_util=0.388
n_activity=1603500 dram_eff=0.5877
bk0: 21300a 2212592i bk1: 21300a 2219853i bk2: 20792a 2222099i bk3: 20792a 2227918i bk4: 19820a 2241675i bk5: 19820a 2241691i bk6: 18612a 2244124i bk7: 18616a 2249812i bk8: 18420a 2245838i bk9: 18420a 2250942i bk10: 18952a 2242933i bk11: 18952a 2250152i bk12: 20016a 2230999i bk13: 20016a 2236865i bk14: 20720a 2217534i bk15: 20720a 2222294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23507
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2428649 n_nop=1927307 n_act=14887 n_pre=14871 n_req=117896 n_rd=317472 n_write=154112 bw_util=0.3884
n_activity=1606095 dram_eff=0.5872
bk0: 21296a 2215478i bk1: 21296a 2223589i bk2: 20784a 2222868i bk3: 20784a 2227643i bk4: 19824a 2240449i bk5: 19824a 2242786i bk6: 18608a 2244089i bk7: 18608a 2249809i bk8: 18416a 2250156i bk9: 18416a 2253084i bk10: 18736a 2247005i bk11: 18736a 2253224i bk12: 20348a 2224205i bk13: 20348a 2228186i bk14: 20724a 2219273i bk15: 20724a 2222880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 39660, Miss_rate = 0.670, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[1]: Access = 59164, Miss = 39659, Miss_rate = 0.670, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 39668, Miss_rate = 0.670, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 39667, Miss_rate = 0.670, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[4]: Access = 59220, Miss = 39683, Miss_rate = 0.670, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[5]: Access = 59206, Miss = 39683, Miss_rate = 0.670, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 39669, Miss_rate = 0.671, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[7]: Access = 59150, Miss = 39669, Miss_rate = 0.671, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 39688, Miss_rate = 0.670, Pending_hits = 295, Reservation_fails = 1
L2_cache_bank[9]: Access = 59248, Miss = 39688, Miss_rate = 0.670, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 39670, Miss_rate = 0.670, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[11]: Access = 59192, Miss = 39670, Miss_rate = 0.670, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 39655, Miss_rate = 0.670, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[13]: Access = 59192, Miss = 39655, Miss_rate = 0.670, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 39683, Miss_rate = 0.669, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 39683, Miss_rate = 0.669, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 39656, Miss_rate = 0.670, Pending_hits = 286, Reservation_fails = 1
L2_cache_bank[17]: Access = 59178, Miss = 39657, Miss_rate = 0.670, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[18]: Access = 59178, Miss = 39658, Miss_rate = 0.670, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 39659, Miss_rate = 0.670, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[20]: Access = 59276, Miss = 39684, Miss_rate = 0.669, Pending_hits = 283, Reservation_fails = 1
L2_cache_bank[21]: Access = 59276, Miss = 39684, Miss_rate = 0.669, Pending_hits = 1428, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 872748
L2_total_cache_miss_rate = 0.6700
L2_total_cache_pending_hits = 18772
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 411004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.121

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50415
	minimum = 6
	maximum = 40
Network latency average = 8.38428
	minimum = 6
	maximum = 36
Slowest packet = 2512947
Flit latency average = 6.83993
	minimum = 6
	maximum = 32
Slowest flit = 6925823
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237878
	minimum = 0.018824 (at node 1)
	maximum = 0.028236 (at node 23)
Accepted packet rate average = 0.0237878
	minimum = 0.018824 (at node 1)
	maximum = 0.028236 (at node 23)
Injected flit rate average = 0.0655628
	minimum = 0.0433771 (at node 1)
	maximum = 0.0869076 (at node 42)
Accepted flit rate average= 0.0655628
	minimum = 0.0603596 (at node 1)
	maximum = 0.0905394 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.3047 (28 samples)
	minimum = 6 (28 samples)
	maximum = 97.25 (28 samples)
Network latency average = 8.94849 (28 samples)
	minimum = 6 (28 samples)
	maximum = 90.3214 (28 samples)
Flit latency average = 7.65252 (28 samples)
	minimum = 6 (28 samples)
	maximum = 86.4286 (28 samples)
Fragmentation average = 0.0536824 (28 samples)
	minimum = 0 (28 samples)
	maximum = 45.4643 (28 samples)
Injected packet rate average = 0.0228039 (28 samples)
	minimum = 0.0180456 (28 samples)
	maximum = 0.0270677 (28 samples)
Accepted packet rate average = 0.0228039 (28 samples)
	minimum = 0.0180456 (28 samples)
	maximum = 0.0270677 (28 samples)
Injected flit rate average = 0.0628514 (28 samples)
	minimum = 0.0415816 (28 samples)
	maximum = 0.0833235 (28 samples)
Accepted flit rate average = 0.0628514 (28 samples)
	minimum = 0.0578658 (28 samples)
	maximum = 0.0867955 (28 samples)
Injected packet size average = 2.75616 (28 samples)
Accepted packet size average = 2.75616 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 19 min, 25 sec (4765 sec)
gpgpu_simulation_rate = 169521 (inst/sec)
gpgpu_simulation_rate = 1587 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38968
gpu_sim_insn = 28848876
gpu_ipc =     740.3222
gpu_tot_sim_cycle = 7825767
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     106.9055
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 17830
partiton_reqs_in_parallel = 857296
partiton_reqs_in_parallel_total    = 28633549
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7684
partiton_reqs_in_parallel_util = 857296
partiton_reqs_in_parallel_util_total    = 28633549
gpu_sim_cycle_parition_util = 38968
gpu_tot_sim_cycle_parition_util    = 1307270
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9061
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.1142 GB/Sec
L2_BW_total  =      16.3403 GB/Sec
gpu_total_sim_rate=170044

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16793380
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
140004, 134554, 134772, 139683, 140023, 134587, 134792, 139664, 38696, 37108, 37255, 24090, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 292774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 890
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:874362	W0_Idle:11573259	W0_Scoreboard:33696987	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2563 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 7825766 
mrq_lat_table:601555 	95850 	65015 	142224 	172749 	133643 	78684 	37046 	10912 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	862143 	470476 	905 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1192860 	54079 	287 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	764261 	143673 	2229 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2139 	149 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.293878  7.952055  8.511087  8.404588  7.616232  7.771984  8.416164  8.169789  8.598075  8.415783  7.944134  7.813187  8.739130  8.958858  7.901163  7.962891 
dram[1]:  8.795455  8.833695  7.862413  7.671206  7.111619  7.072793  8.990979  8.508536  9.089059  8.974874  7.735071  7.602988  8.098141  8.048255  7.969697  7.597391 
dram[2]:  8.601036  8.291708  8.470462  8.470462  7.523717  7.538312  8.591133  8.083430  8.867246  8.339557  8.111617  7.536508  8.740245  8.615385  7.395198  7.334249 
dram[3]:  8.505123  8.575413  7.957619  7.846766  7.257703  7.150874  8.752823  8.294887  8.320140  8.039371  7.686891  7.653722  8.474595  8.140187  7.880906  7.525376 
dram[4]:  8.905580  8.963283  8.655324  8.451233  7.631000  7.288443  8.293504  8.274305  8.263584  8.104308  8.269231  8.136468  8.557860  8.539216  7.666986  7.418519 
dram[5]:  8.380412  8.269583  8.028000  7.948515  7.401552  7.358727  9.345098  9.037927  8.019080  7.992170  8.082005  7.806381  8.876557  8.622663  7.977092  7.738164 
dram[6]:  9.246871  8.730397  8.613734  8.764193  7.583665  7.217062  8.471564  8.372365  8.396005  8.415783  8.080866  8.192841  7.903093  8.035640  7.655753  7.386281 
dram[7]:  8.379381  8.063492  7.834146  7.796116  7.690909  7.377907  9.445178  8.971142  7.518717  7.044088  8.250852  8.032044  8.966082  8.841984  7.919652  7.624417 
dram[8]:  8.590909  8.361111  8.443744  8.515376  7.148534  7.286403  8.614458  8.604092  8.338078  8.070034  7.919390  8.086763  8.198931  8.155319  7.898649  7.426497 
dram[9]:  8.226957  7.981731  8.046092  7.950495  8.091006  7.726994  8.992453  8.624849  7.683060  7.534834  8.336009  7.970395  8.945157  8.924331  7.672414  7.465051 
dram[10]:  8.848614  8.727655  8.319171  8.327801  7.288332  7.150426  8.991195  8.912718  8.318343  7.888889  7.994413  7.871287  8.148648  8.015337  7.747582  7.500937 
average row locality = 1342732/165635 = 8.106572
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5431      5430      5396      5396      5158      5158      4744      4744      4825      4825      4818      4818      5279      5279      5440      5440 
dram[1]:      5430      5430      5309      5309      5243      5243      4744      4744      4824      4824      4832      4832      5279      5279      5439      5438 
dram[2]:      5516      5516      5309      5309      5242      5242      4743      4743      4827      4827      4830      4830      5280      5280      5368      5368 
dram[3]:      5517      5517      5309      5309      5243      5243      4743      4743      4827      4827      4817      4817      5279      5279      5366      5366 
dram[4]:      5516      5516      5308      5308      5173      5173      4829      4829      4828      4828      4817      4817      5279      5279      5371      5371 
dram[5]:      5432      5432      5379      5379      5173      5173      4829      4829      4825      4825      4818      4818      5278      5278      5368      5368 
dram[6]:      5431      5431      5379      5379      5156      5156      4830      4830      4825      4825      4817      4817      5193      5193      5456      5456 
dram[7]:      5431      5431      5381      5381      5156      5156      4830      4830      4768      4768      4904      4904      5193      5193      5453      5453 
dram[8]:      5430      5430      5381      5381      5127      5127      4830      4830      4767      4767      4905      4905      5193      5193      5455      5456 
dram[9]:      5517      5517      5381      5381      5128      5128      4829      4830      4768      4768      4904      4904      5193      5193      5369      5369 
dram[10]:      5516      5516      5379      5379      5129      5129      4828      4828      4767      4767      4848      4848      5279      5279      5370      5370 
total reads: 904252
bank skew: 5517/4743 = 1.16
chip skew: 82242/82174 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:       2618      2596      2511      2493      2356      2338      2538      2516      2565      2546      2576      2555      2803      2780      2692      2672
dram[1]:       2618      2599      2485      2463      2388      2370      2537      2520      2565      2546      2570      2549      2802      2779      2694      2675
dram[2]:       2642      2623      2486      2467      2389      2371      2537      2515      2564      2545      2572      2552      2801      2779      2656      2636
dram[3]:       2643      2623      2485      2463      2388      2369      2539      2521      2566      2544      2581      2558      2804      2779      2658      2639
dram[4]:       2642      2624      2486      2469      2375      2355      2567      2550      2564      2546      2581      2562      2800      2778      2655      2635
dram[5]:       2615      2594      2497      2478      2375      2356      2570      2550      2565      2546      2580      2558      2803      2779      2658      2639
dram[6]:       2615      2598      2497      2479      2379      2360      2567      2549      2565      2548      2581      2562      2777      2754      2682      2664
dram[7]:       2614      2594      2497      2476      2379      2361      2569      2549      2544      2523      2611      2589      2780      2758      2685      2665
dram[8]:       2616      2599      2497      2478      2367      2347      2568      2549      2544      2526      2611      2590      2777      2755      2682      2663
dram[9]:       2640      2620      2498      2476      2368      2349      2568      2548      2544      2522      2611      2589      2780      2758      2661      2638
dram[10]:       2644      2624      2495      2477      2366      2346      2569      2550      2544      2525      2590      2568      2802      2780      2659      2640
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1983152 n_act=14881 n_pre=14865 n_req=122027 n_rd=328724 n_write=159384 bw_util=0.3903
n_activity=1659430 dram_eff=0.5883
bk0: 21724a 2283506i bk1: 21720a 2294378i bk2: 21584a 2287988i bk3: 21584a 2294692i bk4: 20632a 2304522i bk5: 20632a 2307524i bk6: 18976a 2314453i bk7: 18976a 2320742i bk8: 19300a 2312284i bk9: 19300a 2315244i bk10: 19272a 2311913i bk11: 19272a 2320440i bk12: 21116a 2290746i bk13: 21116a 2297342i bk14: 21760a 2277750i bk15: 21760a 2283133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f0e7ffbd6b0 :  mf: uid=18638120, sid03:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7825766), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982561 n_act=15141 n_pre=15125 n_req=122045 n_rd=328795 n_write=159384 bw_util=0.3904
n_activity=1664656 dram_eff=0.5865
bk0: 21720a 2286797i bk1: 21720a 2298400i bk2: 21236a 2291696i bk3: 21235a 2297867i bk4: 20972a 2298855i bk5: 20972a 2301800i bk6: 18976a 2315039i bk7: 18976a 2320383i bk8: 19296a 2313597i bk9: 19296a 2317101i bk10: 19328a 2316689i bk11: 19328a 2321437i bk12: 21116a 2290182i bk13: 21116a 2296542i bk14: 21756a 2278700i bk15: 21752a 2282808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23434
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982536 n_act=15035 n_pre=15019 n_req=122104 n_rd=328920 n_write=159496 bw_util=0.3906
n_activity=1658826 dram_eff=0.5889
bk0: 22064a 2280056i bk1: 22064a 2289410i bk2: 21236a 2290139i bk3: 21236a 2297235i bk4: 20968a 2300403i bk5: 20968a 2302243i bk6: 18972a 2314282i bk7: 18972a 2321185i bk8: 19308a 2314177i bk9: 19308a 2315239i bk10: 19320a 2315606i bk11: 19320a 2322173i bk12: 21120a 2292328i bk13: 21120a 2299578i bk14: 21472a 2281113i bk15: 21472a 2283472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21727
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982226 n_act=15302 n_pre=15286 n_req=122048 n_rd=328808 n_write=159384 bw_util=0.3904
n_activity=1658633 dram_eff=0.5887
bk0: 22068a 2278575i bk1: 22068a 2288561i bk2: 21236a 2288621i bk3: 21236a 2294914i bk4: 20972a 2297057i bk5: 20972a 2300215i bk6: 18972a 2314747i bk7: 18972a 2318965i bk8: 19308a 2309708i bk9: 19308a 2314492i bk10: 19268a 2315468i bk11: 19268a 2321998i bk12: 21116a 2287183i bk13: 21116a 2290330i bk14: 21464a 2280604i bk15: 21464a 2287288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982728 n_act=14911 n_pre=14895 n_req=122118 n_rd=328968 n_write=159504 bw_util=0.3906
n_activity=1660497 dram_eff=0.5883
bk0: 22064a 2281668i bk1: 22064a 2288759i bk2: 21232a 2293110i bk3: 21232a 2297136i bk4: 20692a 2301433i bk5: 20692a 2307368i bk6: 19316a 2310643i bk7: 19316a 2315827i bk8: 19312a 2312665i bk9: 19312a 2315057i bk10: 19268a 2316619i bk11: 19268a 2325322i bk12: 21116a 2290744i bk13: 21116a 2298850i bk14: 21484a 2280665i bk15: 21484a 2286896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f0e74144570 :  mf: uid=18638118, sid03:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (7825766), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982842 n_act=14990 n_pre=14974 n_req=122050 n_rd=328816 n_write=159384 bw_util=0.3904
n_activity=1658285 dram_eff=0.5888
bk0: 21728a 2283235i bk1: 21728a 2290778i bk2: 21516a 2288247i bk3: 21516a 2291466i bk4: 20692a 2303529i bk5: 20692a 2304771i bk6: 19316a 2310184i bk7: 19316a 2318519i bk8: 19300a 2309762i bk9: 19300a 2311082i bk10: 19272a 2317843i bk11: 19272a 2324222i bk12: 21112a 2291212i bk13: 21112a 2295131i bk14: 21472a 2284847i bk15: 21472a 2290372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23917
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1983022 n_act=14960 n_pre=14944 n_req=122020 n_rd=328696 n_write=159384 bw_util=0.3903
n_activity=1657368 dram_eff=0.589
bk0: 21724a 2285799i bk1: 21724a 2293896i bk2: 21516a 2290081i bk3: 21516a 2292465i bk4: 20624a 2303394i bk5: 20624a 2308429i bk6: 19320a 2311469i bk7: 19320a 2317886i bk8: 19300a 2312622i bk9: 19300a 2315200i bk10: 19268a 2313252i bk11: 19268a 2322957i bk12: 20772a 2294073i bk13: 20772a 2303338i bk14: 21824a 2278921i bk15: 21824a 2281484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23131
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f0e7ff836c0 :  mf: uid=18638119, sid03:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7825762), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982166 n_act=15156 n_pre=15140 n_req=122136 n_rd=328928 n_write=159616 bw_util=0.3907
n_activity=1659918 dram_eff=0.5886
bk0: 21724a 2284548i bk1: 21724a 2291052i bk2: 21524a 2287628i bk3: 21524a 2295936i bk4: 20624a 2303882i bk5: 20624a 2306932i bk6: 19320a 2312134i bk7: 19320a 2316935i bk8: 19072a 2312284i bk9: 19072a 2316414i bk10: 19616a 2311386i bk11: 19616a 2317348i bk12: 20772a 2295321i bk13: 20772a 2300875i bk14: 21812a 2283187i bk15: 21812a 2285808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21758
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982708 n_act=15111 n_pre=15095 n_req=122023 n_rd=328708 n_write=159384 bw_util=0.3903
n_activity=1661273 dram_eff=0.5876
bk0: 21720a 2285862i bk1: 21720a 2294613i bk2: 21524a 2289619i bk3: 21524a 2296669i bk4: 20508a 2303199i bk5: 20508a 2308110i bk6: 19320a 2307952i bk7: 19320a 2314596i bk8: 19068a 2313149i bk9: 19068a 2317112i bk10: 19620a 2309988i bk11: 19620a 2316651i bk12: 20772a 2292890i bk13: 20772a 2299720i bk14: 21820a 2278767i bk15: 21824a 2281519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23197
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982806 n_act=15058 n_pre=15042 n_req=122025 n_rd=328716 n_write=159384 bw_util=0.3903
n_activity=1659423 dram_eff=0.5883
bk0: 22068a 2278402i bk1: 22068a 2285949i bk2: 21524a 2288196i bk3: 21524a 2294249i bk4: 20512a 2308794i bk5: 20512a 2308586i bk6: 19316a 2310635i bk7: 19320a 2316717i bk8: 19072a 2312264i bk9: 19072a 2317900i bk10: 19616a 2309362i bk11: 19616a 2316642i bk12: 20772a 2296567i bk13: 20772a 2302294i bk14: 21476a 2282993i bk15: 21476a 2288228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23051
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2501006 n_nop=1982296 n_act=15091 n_pre=15075 n_req=122136 n_rd=328928 n_write=159616 bw_util=0.3907
n_activity=1661571 dram_eff=0.5881
bk0: 22064a 2281116i bk1: 22064a 2289529i bk2: 21516a 2288844i bk3: 21516a 2293747i bk4: 20516a 2307238i bk5: 20516a 2309605i bk6: 19312a 2310650i bk7: 19312a 2316322i bk8: 19068a 2316397i bk9: 19068a 2319972i bk10: 19392a 2313740i bk11: 19392a 2320209i bk12: 21116a 2289779i bk13: 21116a 2293720i bk14: 21480a 2284539i bk15: 21480a 2288623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22597

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41091, Miss_rate = 0.670, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[1]: Access = 61276, Miss = 41090, Miss_rate = 0.671, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41100, Miss_rate = 0.670, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41099, Miss_rate = 0.670, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[4]: Access = 61335, Miss = 41115, Miss_rate = 0.670, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[5]: Access = 61321, Miss = 41115, Miss_rate = 0.670, Pending_hits = 1414, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41101, Miss_rate = 0.671, Pending_hits = 262, Reservation_fails = 0
L2_cache_bank[7]: Access = 61262, Miss = 41101, Miss_rate = 0.671, Pending_hits = 1410, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41121, Miss_rate = 0.670, Pending_hits = 297, Reservation_fails = 1
L2_cache_bank[9]: Access = 61363, Miss = 41121, Miss_rate = 0.670, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41102, Miss_rate = 0.670, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[11]: Access = 61305, Miss = 41102, Miss_rate = 0.670, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41087, Miss_rate = 0.671, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[13]: Access = 61305, Miss = 41087, Miss_rate = 0.670, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41116, Miss_rate = 0.670, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41116, Miss_rate = 0.670, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41088, Miss_rate = 0.670, Pending_hits = 289, Reservation_fails = 1
L2_cache_bank[17]: Access = 61291, Miss = 41089, Miss_rate = 0.670, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[18]: Access = 61290, Miss = 41089, Miss_rate = 0.670, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41090, Miss_rate = 0.670, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[20]: Access = 61392, Miss = 41116, Miss_rate = 0.670, Pending_hits = 286, Reservation_fails = 1
L2_cache_bank[21]: Access = 61392, Miss = 41116, Miss_rate = 0.670, Pending_hits = 1431, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 904252
L2_total_cache_miss_rate = 0.6703
L2_total_cache_pending_hits = 18834
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 425942
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 465754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58494
	minimum = 6
	maximum = 44
Network latency average = 8.45678
	minimum = 6
	maximum = 44
Slowest packet = 2606132
Flit latency average = 6.93299
	minimum = 6
	maximum = 40
Slowest flit = 7183032
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238684
	minimum = 0.0188878 (at node 0)
	maximum = 0.0283317 (at node 3)
Accepted packet rate average = 0.0238684
	minimum = 0.0188878 (at node 0)
	maximum = 0.0283317 (at node 3)
Injected flit rate average = 0.0657849
	minimum = 0.043524 (at node 0)
	maximum = 0.087202 (at node 42)
Accepted flit rate average= 0.0657849
	minimum = 0.0605641 (at node 0)
	maximum = 0.0908461 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.27989 (29 samples)
	minimum = 6 (29 samples)
	maximum = 95.4138 (29 samples)
Network latency average = 8.93153 (29 samples)
	minimum = 6 (29 samples)
	maximum = 88.7241 (29 samples)
Flit latency average = 7.62771 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.8276 (29 samples)
Fragmentation average = 0.0518312 (29 samples)
	minimum = 0 (29 samples)
	maximum = 43.8966 (29 samples)
Injected packet rate average = 0.0228406 (29 samples)
	minimum = 0.0180746 (29 samples)
	maximum = 0.0271113 (29 samples)
Accepted packet rate average = 0.0228406 (29 samples)
	minimum = 0.0180746 (29 samples)
	maximum = 0.0271113 (29 samples)
Injected flit rate average = 0.0629525 (29 samples)
	minimum = 0.0416485 (29 samples)
	maximum = 0.0834572 (29 samples)
Accepted flit rate average = 0.0629525 (29 samples)
	minimum = 0.0579589 (29 samples)
	maximum = 0.0869352 (29 samples)
Injected packet size average = 2.75616 (29 samples)
Accepted packet size average = 2.75616 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 0 sec (4920 sec)
gpgpu_simulation_rate = 170044 (inst/sec)
gpgpu_simulation_rate = 1590 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39224
gpu_sim_insn = 28848876
gpu_ipc =     735.4904
gpu_tot_sim_cycle = 8087141
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     107.0176
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 18234
partiton_reqs_in_parallel = 862928
partiton_reqs_in_parallel_total    = 29490845
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7533
partiton_reqs_in_parallel_util = 862928
partiton_reqs_in_parallel_util_total    = 29490845
gpu_sim_cycle_parition_util = 39224
gpu_tot_sim_cycle_parition_util    = 1346238
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9088
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.3760 GB/Sec
L2_BW_total  =      16.3572 GB/Sec
gpu_total_sim_rate=170535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17372608
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144831, 139193, 139419, 144502, 144850, 139220, 139439, 144485, 38696, 37108, 37255, 24090, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 292809
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 925
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:904377	W0_Idle:11588688	W0_Scoreboard:34843306	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2485 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 8087140 
mrq_lat_table:619836 	98368 	67024 	147610 	179634 	139590 	82505 	38780 	10955 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	890325 	488776 	927 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	42 	1237160 	56271 	298 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	790816 	148442 	2289 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2215 	151 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.212891  7.888368  8.373119  8.240869  7.448015  7.606178  8.317185  8.030066  8.490241  8.299664  7.848614  7.676747  8.611702  8.798913  7.836431  7.895131 
dram[1]:  8.669072  8.704969  7.756885  7.605214  6.976624  6.964563  8.902469  8.384884  8.995133  8.908434  7.619835  7.511202  7.975369  7.851600  7.886810  7.493333 
dram[2]:  8.511397  8.202483  8.377436  8.343207  7.357991  7.425807  8.482353  7.949283  8.743499  8.191584  8.006515  7.403615  8.631130  8.495278  7.310679  7.215157 
dram[3]:  8.453740  8.503961  7.846302  7.742180  7.149956  7.013055  8.676293  8.165345  8.264805  7.962325  7.619295  7.541068  8.362603  7.999012  7.782895  7.460361 
dram[4]:  8.781186  8.817248  8.551832  8.325178  7.490530  7.171351  8.191796  8.137665  8.174585  7.989201  8.133998  8.009814  8.458725  8.406023  7.594867  7.306878 
dram[5]:  8.278543  8.158099  7.950287  7.875000  7.276909  7.210574  9.201743  8.870348  7.960172  7.883795  7.993471  7.684101  8.684549  8.466527  7.828922  7.620055 
dram[6]:  9.131379  8.590399  8.468431  8.608696  7.431262  7.103510  8.340858  8.229399  8.262569  8.262569  7.975027  8.116022  7.814413  7.876617  7.536954  7.259005 
dram[7]:  8.293885  7.948960  7.723306  7.659300  7.573896  7.227106  9.342605  8.850300  7.416922  6.929524  8.126349  7.937764  8.874439  8.737307  7.798157  7.534283 
dram[8]:  8.442771  8.227984  8.309690  8.393542  7.049505  7.178735  8.494253  8.484501  8.238958  7.985730  7.847758  8.040598  8.094069  7.971803  7.807196  7.347222 
dram[9]:  8.125828  7.879817  7.967433  7.817669  7.960366  7.590117  8.870348  8.523644  7.572320  7.417941  8.206107  7.863114  8.815145  8.815145  7.586081  7.363555 
dram[10]:  8.692307  8.648540  8.209279  8.201183  7.180568  7.038634  8.890493  8.837320  8.221469  7.798500  7.879787  7.764151  8.038729  7.897561  7.699814  7.410554 
average row locality = 1389356/173819 = 7.993119
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5620      5619      5588      5588      5345      5345      4901      4901      4995      4995      4992      4992      5455      5455      5627      5627 
dram[1]:      5619      5619      5498      5498      5433      5433      4901      4901      4994      4994      5006      5006      5455      5455      5626      5625 
dram[2]:      5708      5708      5498      5498      5432      5432      4900      4900      4997      4997      5004      5004      5456      5456      5553      5553 
dram[3]:      5709      5709      5498      5498      5433      5433      4900      4900      4997      4997      4990      4990      5455      5455      5551      5551 
dram[4]:      5708      5708      5497      5497      5360      5360      4989      4989      4998      4998      4990      4990      5455      5455      5556      5556 
dram[5]:      5621      5621      5571      5571      5360      5360      4989      4989      4995      4995      4991      4991      5454      5454      5553      5553 
dram[6]:      5620      5620      5571      5571      5342      5342      4990      4990      4995      4995      4990      4990      5366      5366      5644      5644 
dram[7]:      5620      5620      5573      5573      5342      5342      4990      4990      4936      4936      5080      5080      5366      5366      5641      5641 
dram[8]:      5619      5619      5573      5573      5312      5312      4990      4990      4935      4935      5081      5081      5366      5366      5643      5644 
dram[9]:      5709      5709      5573      5573      5313      5313      4989      4990      4937      4937      5080      5080      5366      5366      5554      5554 
dram[10]:      5708      5708      5571      5571      5314      5314      4988      4988      4936      4936      5022      5022      5455      5455      5555      5555 
total reads: 935756
bank skew: 5709/4900 = 1.17
chip skew: 85106/85036 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:       2538      2517      2432      2414      2280      2263      2462      2441      2486      2468      2495      2475      2722      2699      2610      2591
dram[1]:       2538      2520      2407      2386      2312      2293      2462      2445      2486      2467      2490      2469      2721      2698      2613      2594
dram[2]:       2561      2542      2408      2390      2312      2295      2462      2441      2485      2467      2492      2473      2720      2698      2576      2556
dram[3]:       2562      2543      2407      2386      2311      2293      2463      2447      2487      2466      2501      2479      2723      2699      2577      2559
dram[4]:       2561      2543      2408      2391      2299      2279      2491      2474      2485      2467      2501      2483      2719      2698      2575      2555
dram[5]:       2535      2514      2418      2400      2299      2280      2494      2474      2486      2468      2500      2478      2722      2699      2578      2559
dram[6]:       2535      2519      2418      2401      2303      2284      2491      2473      2486      2469      2501      2482      2697      2675      2601      2583
dram[7]:       2534      2515      2418      2398      2303      2285      2493      2474      2465      2445      2530      2509      2700      2678      2604      2584
dram[8]:       2536      2520      2418      2400      2292      2272      2491      2473      2466      2448      2530      2510      2697      2676      2601      2582
dram[9]:       2559      2540      2419      2398      2292      2273      2492      2473      2466      2444      2530      2509      2700      2678      2580      2558
dram[10]:       2563      2543      2417      2399      2291      2271      2493      2474      2465      2447      2510      2489      2720      2700      2579      2560
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2037548 n_act=15623 n_pre=15607 n_req=126265 n_rd=340180 n_write=164880 bw_util=0.3925
n_activity=1717780 dram_eff=0.588
bk0: 22480a 2348744i bk1: 22476a 2360337i bk2: 22352a 2352980i bk3: 22352a 2359820i bk4: 21380a 2369581i bk5: 21380a 2373229i bk6: 19604a 2380991i bk7: 19604a 2387055i bk8: 19980a 2378532i bk9: 19980a 2381658i bk10: 19968a 2377617i bk11: 19968a 2386836i bk12: 21820a 2356501i bk13: 21820a 2363522i bk14: 22508a 2343078i bk15: 22508a 2348789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f0e74618990 :  mf: uid=19280764, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8087140), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2036950 n_act=15887 n_pre=15871 n_req=126283 n_rd=340250 n_write=164880 bw_util=0.3925
n_activity=1722366 dram_eff=0.5866
bk0: 22476a 2351838i bk1: 22476a 2363782i bk2: 21992a 2356875i bk3: 21992a 2363108i bk4: 21732a 2364043i bk5: 21730a 2367051i bk6: 19604a 2381454i bk7: 19604a 2387073i bk8: 19976a 2380047i bk9: 19976a 2383631i bk10: 20024a 2382922i bk11: 20024a 2387556i bk12: 21820a 2355808i bk13: 21820a 2362317i bk14: 22504a 2343746i bk15: 22500a 2347898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2036900 n_act=15785 n_pre=15769 n_req=126346 n_rd=340384 n_write=165000 bw_util=0.3927
n_activity=1716403 dram_eff=0.5889
bk0: 22832a 2345330i bk1: 22832a 2354867i bk2: 21992a 2355515i bk3: 21992a 2362535i bk4: 21728a 2365713i bk5: 21728a 2367891i bk6: 19600a 2380595i bk7: 19600a 2387631i bk8: 19988a 2380408i bk9: 19988a 2381420i bk10: 20016a 2381359i bk11: 20016a 2388105i bk12: 21824a 2358276i bk13: 21824a 2365878i bk14: 22212a 2346479i bk15: 22212a 2348950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2322
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7f0e74654740 :  mf: uid=19280763, sid13:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (8087140), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2036654 n_act=16028 n_pre=16012 n_req=126286 n_rd=340264 n_write=164880 bw_util=0.3925
n_activity=1716772 dram_eff=0.5885
bk0: 22836a 2344114i bk1: 22836a 2354398i bk2: 21992a 2353602i bk3: 21992a 2360301i bk4: 21732a 2362521i bk5: 21732a 2365646i bk6: 19600a 2381472i bk7: 19600a 2385260i bk8: 19988a 2376311i bk9: 19988a 2380995i bk10: 19960a 2381796i bk11: 19960a 2388313i bk12: 21820a 2352531i bk13: 21820a 2356388i bk14: 22204a 2345484i bk15: 22204a 2352813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25849
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2037124 n_act=15653 n_pre=15637 n_req=126356 n_rd=340424 n_write=165000 bw_util=0.3927
n_activity=1718197 dram_eff=0.5883
bk0: 22832a 2347090i bk1: 22832a 2354124i bk2: 21988a 2358420i bk3: 21988a 2362483i bk4: 21440a 2366553i bk5: 21440a 2372971i bk6: 19956a 2376987i bk7: 19956a 2381875i bk8: 19992a 2378940i bk9: 19992a 2381550i bk10: 19960a 2382452i bk11: 19960a 2392030i bk12: 21820a 2356763i bk13: 21820a 2365031i bk14: 22224a 2346293i bk15: 22224a 2352218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23427
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2037214 n_act=15744 n_pre=15728 n_req=126288 n_rd=340272 n_write=164880 bw_util=0.3925
n_activity=1716665 dram_eff=0.5885
bk0: 22484a 2348437i bk1: 22484a 2355867i bk2: 22284a 2353274i bk3: 22284a 2357060i bk4: 21440a 2368997i bk5: 21440a 2370376i bk6: 19956a 2376730i bk7: 19956a 2384841i bk8: 19980a 2376263i bk9: 19980a 2377122i bk10: 19964a 2384254i bk11: 19964a 2390540i bk12: 21816a 2357023i bk13: 21816a 2361136i bk14: 22212a 2349968i bk15: 22212a 2355489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25187
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2037374 n_act=15728 n_pre=15712 n_req=126256 n_rd=340144 n_write=164880 bw_util=0.3924
n_activity=1715406 dram_eff=0.5888
bk0: 22480a 2351419i bk1: 22480a 2359473i bk2: 22284a 2355315i bk3: 22284a 2357147i bk4: 21368a 2368668i bk5: 21368a 2373976i bk6: 19960a 2377618i bk7: 19960a 2384414i bk8: 19980a 2378703i bk9: 19980a 2381370i bk10: 19960a 2379289i bk11: 19960a 2389315i bk12: 21464a 2360097i bk13: 21464a 2369301i bk14: 22576a 2344314i bk15: 22576a 2346662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24298
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2036538 n_act=15906 n_pre=15890 n_req=126376 n_rd=340384 n_write=165120 bw_util=0.3928
n_activity=1718084 dram_eff=0.5885
bk0: 22480a 2350002i bk1: 22480a 2356520i bk2: 22292a 2352613i bk3: 22292a 2361402i bk4: 21368a 2368636i bk5: 21368a 2372525i bk6: 19960a 2378761i bk7: 19960a 2383484i bk8: 19744a 2378457i bk9: 19744a 2382414i bk10: 20320a 2377431i bk11: 20320a 2383436i bk12: 21464a 2361305i bk13: 21464a 2367615i bk14: 22564a 2348786i bk15: 22564a 2351378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2037120 n_act=15849 n_pre=15833 n_req=126259 n_rd=340156 n_write=164880 bw_util=0.3924
n_activity=1719271 dram_eff=0.5875
bk0: 22476a 2351155i bk1: 22476a 2359841i bk2: 22292a 2354735i bk3: 22292a 2361884i bk4: 21248a 2368570i bk5: 21248a 2373784i bk6: 19960a 2374204i bk7: 19960a 2380858i bk8: 19740a 2379334i bk9: 19740a 2383618i bk10: 20324a 2376089i bk11: 20324a 2383122i bk12: 21464a 2359041i bk13: 21464a 2365925i bk14: 22572a 2344056i bk15: 22576a 2346944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2037202 n_act=15800 n_pre=15784 n_req=126263 n_rd=340172 n_write=164880 bw_util=0.3925
n_activity=1717237 dram_eff=0.5882
bk0: 22836a 2343728i bk1: 22836a 2351662i bk2: 22292a 2353458i bk3: 22292a 2359697i bk4: 21252a 2374405i bk5: 21252a 2373898i bk6: 19956a 2376888i bk7: 19960a 2382643i bk8: 19748a 2378653i bk9: 19748a 2384182i bk10: 20320a 2375130i bk11: 20320a 2382833i bk12: 21464a 2362435i bk13: 21464a 2368758i bk14: 22216a 2348773i bk15: 22216a 2353990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24262
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2573838 n_nop=2036708 n_act=15817 n_pre=15801 n_req=126378 n_rd=340392 n_write=165120 bw_util=0.3928
n_activity=1719992 dram_eff=0.5878
bk0: 22832a 2346198i bk1: 22832a 2355219i bk2: 22284a 2354106i bk3: 22284a 2359225i bk4: 21256a 2372736i bk5: 21256a 2375390i bk6: 19952a 2376862i bk7: 19952a 2383237i bk8: 19744a 2382797i bk9: 19744a 2386045i bk10: 20088a 2379862i bk11: 20088a 2386241i bk12: 21820a 2355688i bk13: 21820a 2359653i bk14: 22220a 2350002i bk15: 22220a 2354298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42523, Miss_rate = 0.670, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[1]: Access = 63388, Miss = 42522, Miss_rate = 0.671, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42532, Miss_rate = 0.671, Pending_hits = 276, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42531, Miss_rate = 0.671, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[4]: Access = 63450, Miss = 42548, Miss_rate = 0.671, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[5]: Access = 63435, Miss = 42548, Miss_rate = 0.671, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42533, Miss_rate = 0.671, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[7]: Access = 63375, Miss = 42533, Miss_rate = 0.671, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42553, Miss_rate = 0.671, Pending_hits = 303, Reservation_fails = 1
L2_cache_bank[9]: Access = 63478, Miss = 42553, Miss_rate = 0.670, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42534, Miss_rate = 0.670, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[11]: Access = 63418, Miss = 42534, Miss_rate = 0.671, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42518, Miss_rate = 0.671, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[13]: Access = 63418, Miss = 42518, Miss_rate = 0.670, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42548, Miss_rate = 0.670, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42548, Miss_rate = 0.670, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42519, Miss_rate = 0.670, Pending_hits = 294, Reservation_fails = 1
L2_cache_bank[17]: Access = 63403, Miss = 42520, Miss_rate = 0.671, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[18]: Access = 63403, Miss = 42521, Miss_rate = 0.671, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42522, Miss_rate = 0.670, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[20]: Access = 63508, Miss = 42549, Miss_rate = 0.670, Pending_hits = 293, Reservation_fails = 1
L2_cache_bank[21]: Access = 63508, Miss = 42549, Miss_rate = 0.670, Pending_hits = 1442, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 935756
L2_total_cache_miss_rate = 0.6705
L2_total_cache_pending_hits = 19002
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 440774
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 482138
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54004
	minimum = 6
	maximum = 40
Network latency average = 8.40672
	minimum = 6
	maximum = 38
Slowest packet = 2700295
Flit latency average = 6.86737
	minimum = 6
	maximum = 34
Slowest flit = 7477604
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237126
	minimum = 0.0187645 (at node 0)
	maximum = 0.0281468 (at node 11)
Accepted packet rate average = 0.0237126
	minimum = 0.0187645 (at node 0)
	maximum = 0.0281468 (at node 11)
Injected flit rate average = 0.0653555
	minimum = 0.0432399 (at node 0)
	maximum = 0.0866328 (at node 42)
Accepted flit rate average= 0.0653555
	minimum = 0.0601688 (at node 0)
	maximum = 0.0902532 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.25522 (30 samples)
	minimum = 6 (30 samples)
	maximum = 93.5667 (30 samples)
Network latency average = 8.91404 (30 samples)
	minimum = 6 (30 samples)
	maximum = 87.0333 (30 samples)
Flit latency average = 7.60237 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83.1333 (30 samples)
Fragmentation average = 0.0501035 (30 samples)
	minimum = 0 (30 samples)
	maximum = 42.4333 (30 samples)
Injected packet rate average = 0.0228697 (30 samples)
	minimum = 0.0180976 (30 samples)
	maximum = 0.0271458 (30 samples)
Accepted packet rate average = 0.0228697 (30 samples)
	minimum = 0.0180976 (30 samples)
	maximum = 0.0271458 (30 samples)
Injected flit rate average = 0.0630326 (30 samples)
	minimum = 0.0417016 (30 samples)
	maximum = 0.0835631 (30 samples)
Accepted flit rate average = 0.0630326 (30 samples)
	minimum = 0.0580325 (30 samples)
	maximum = 0.0870458 (30 samples)
Injected packet size average = 2.75616 (30 samples)
Accepted packet size average = 2.75616 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 35 sec (5075 sec)
gpgpu_simulation_rate = 170535 (inst/sec)
gpgpu_simulation_rate = 1593 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38753
gpu_sim_insn = 28848876
gpu_ipc =     744.4295
gpu_tot_sim_cycle = 8348044
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     107.1287
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 18716
partiton_reqs_in_parallel = 852566
partiton_reqs_in_parallel_total    = 30353773
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7382
partiton_reqs_in_parallel_util = 852566
partiton_reqs_in_parallel_util_total    = 30353773
gpu_sim_cycle_parition_util = 38753
gpu_tot_sim_cycle_parition_util    = 1385462
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9113
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.7418 GB/Sec
L2_BW_total  =      16.3740 GB/Sec
gpu_total_sim_rate=171029

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17951836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149658, 143829, 144066, 149320, 149677, 143856, 144086, 149296, 38696, 37108, 37255, 24090, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 292851
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 967
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:934797	W0_Idle:11604152	W0_Scoreboard:35967467	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2412 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 8348043 
mrq_lat_table:641284 	102395 	69660 	152063 	185169 	144141 	85373 	39806 	11035 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	923142 	502438 	952 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1281533 	58392 	304 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	817035 	153509 	2387 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2290 	153 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.389961  8.062152  8.526212  8.393379  7.605238  7.765043  8.497722  8.207921  8.663265  8.471175  8.004210  7.831102  8.805673  8.994636  7.985348  8.044280 
dram[1]:  8.850306  8.886503  7.904405  7.751838  7.130360  7.118151  9.087698  8.566016  9.149700  9.062871  7.774490  7.664990  8.146745  8.022010  8.035945  7.640666 
dram[2]:  8.693438  8.381492  8.527806  8.493454  7.516275  7.584854  8.664344  8.126362  8.918320  8.362144  8.163987  7.556548  8.825263  8.670114  7.454308  7.358247 
dram[3]:  8.635214  8.685910  7.994313  7.889616  7.305799  7.167242  8.859858  8.344519  8.398901  8.096398  7.774590  7.695740  8.536660  8.170566  7.914048  7.591312 
dram[4]:  8.965656  9.002028  8.702786  8.475377  7.649485  7.326750  8.373494  8.318825  8.326797  8.140575  8.292896  8.167923  8.651187  8.597949  7.753846  7.450435 
dram[5]:  8.456225  8.334612  8.100000  8.024299  7.433516  7.366426  9.391891  9.058057  8.094279  8.017838  8.151450  7.839876  8.860465  8.641237  7.974860  7.765186 
dram[6]:  9.316184  8.770939  8.620481  8.761225  7.589935  7.258467  8.523969  8.411441  8.415198  8.396704  8.132905  8.274809  7.982473  8.045142  7.697449  7.404399 
dram[7]:  8.471735  8.123364  7.871677  7.807273  7.734093  7.383500  9.533666  9.037825  7.548193  7.059155  8.287847  8.097917  9.048565  8.910870  7.946413  7.667835 
dram[8]:  8.622024  8.405223  8.461083  8.545274  7.203208  7.333938  8.678774  8.668934  8.370824  8.117710  8.007209  8.201477  8.264112  8.141013  7.969945  7.493151 
dram[9]:  8.304023  8.055354  8.117202  7.966605  8.123618  7.749760  9.058057  8.708428  7.702869  7.548193  8.368137  8.022704  8.989035  8.989035  7.717117  7.507450 
dram[10]:  8.876000  8.831841  8.376585  8.368421  7.335753  7.192171  9.078384  9.024794  8.352222  7.929325  8.037815  7.921325  8.210578  8.068335  7.845238  7.568021 
average row locality = 1435980/176089 = 8.154854
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5809      5808      5772      5772      5518      5518      5074      5074      5161      5161      5154      5154      5647      5647      5819      5819 
dram[1]:      5808      5808      5679      5679      5609      5609      5074      5074      5160      5160      5169      5169      5647      5647      5818      5817 
dram[2]:      5900      5900      5679      5679      5608      5608      5073      5073      5163      5163      5167      5167      5648      5648      5742      5742 
dram[3]:      5901      5901      5679      5679      5609      5609      5073      5073      5163      5163      5153      5153      5647      5647      5740      5740 
dram[4]:      5900      5900      5678      5678      5534      5534      5165      5165      5164      5164      5153      5153      5647      5647      5745      5745 
dram[5]:      5810      5810      5754      5754      5534      5534      5165      5165      5161      5161      5154      5154      5646      5646      5742      5742 
dram[6]:      5809      5809      5754      5754      5516      5516      5166      5166      5161      5161      5153      5153      5555      5555      5836      5836 
dram[7]:      5809      5809      5756      5756      5516      5516      5166      5166      5100      5100      5246      5246      5555      5555      5833      5833 
dram[8]:      5808      5808      5756      5756      5485      5485      5166      5166      5099      5099      5247      5247      5555      5555      5835      5836 
dram[9]:      5901      5901      5756      5756      5486      5486      5165      5166      5100      5100      5246      5246      5555      5555      5743      5743 
dram[10]:      5900      5900      5754      5754      5487      5487      5164      5164      5099      5099      5186      5186      5647      5647      5744      5744 
total reads: 967260
bank skew: 5901/5073 = 1.16
chip skew: 87972/87900 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:       2463      2442      2363      2345      2217      2200      2387      2367      2413      2395      2423      2403      2636      2614      2531      2512
dram[1]:       2463      2445      2338      2318      2247      2230      2387      2371      2413      2395      2417      2397      2635      2613      2534      2516
dram[2]:       2485      2467      2339      2321      2248      2231      2387      2366      2412      2394      2419      2401      2634      2613      2498      2479
dram[3]:       2486      2467      2338      2317      2247      2229      2388      2372      2414      2393      2427      2406      2637      2613      2500      2482
dram[4]:       2485      2468      2339      2323      2235      2216      2415      2398      2412      2395      2428      2410      2633      2613      2497      2478
dram[5]:       2460      2440      2349      2331      2235      2217      2418      2399      2413      2395      2427      2406      2636      2613      2500      2482
dram[6]:       2460      2444      2349      2333      2239      2220      2415      2398      2413      2397      2428      2410      2611      2590      2522      2505
dram[7]:       2459      2440      2349      2329      2239      2221      2417      2398      2393      2373      2456      2435      2614      2593      2525      2506
dram[8]:       2461      2445      2349      2331      2228      2209      2415      2398      2394      2376      2456      2436      2612      2591      2522      2504
dram[9]:       2483      2465      2350      2330      2228      2210      2416      2398      2394      2373      2456      2435      2614      2594      2502      2481
dram[10]:       2487      2468      2348      2331      2227      2207      2417      2398      2394      2376      2436      2416      2634      2614      2501      2483
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2092165 n_act=15821 n_pre=15805 n_req=130501 n_rd=351628 n_write=170376 bw_util=0.3946
n_activity=1773485 dram_eff=0.5887
bk0: 23236a 2414004i bk1: 23232a 2426166i bk2: 23088a 2418362i bk3: 23088a 2425684i bk4: 22072a 2435946i bk5: 22072a 2439840i bk6: 20296a 2447362i bk7: 20296a 2453436i bk8: 20644a 2444703i bk9: 20644a 2447968i bk10: 20616a 2443880i bk11: 20616a 2453689i bk12: 22588a 2421201i bk13: 22588a 2429001i bk14: 23276a 2408388i bk15: 23276a 2414023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24673
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091541 n_act=16093 n_pre=16077 n_req=130521 n_rd=351708 n_write=170376 bw_util=0.3947
n_activity=1778205 dram_eff=0.5872
bk0: 23232a 2417232i bk1: 23232a 2429340i bk2: 22716a 2422740i bk3: 22716a 2428907i bk4: 22436a 2430487i bk5: 22436a 2433641i bk6: 20296a 2447723i bk7: 20296a 2453352i bk8: 20640a 2446334i bk9: 20640a 2449546i bk10: 20676a 2449143i bk11: 20676a 2453758i bk12: 22588a 2420845i bk13: 22588a 2427417i bk14: 23272a 2408794i bk15: 23268a 2412775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f0e74e60540 :  mf: uid=19923406, sid21:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (8348043), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091505 n_act=15985 n_pre=15969 n_req=130584 n_rd=351840 n_write=170496 bw_util=0.3948
n_activity=1772045 dram_eff=0.5895
bk0: 23600a 2410562i bk1: 23600a 2420625i bk2: 22716a 2421222i bk3: 22716a 2428492i bk4: 22432a 2431855i bk5: 22432a 2433890i bk6: 20292a 2446739i bk7: 20292a 2453903i bk8: 20652a 2446418i bk9: 20652a 2447502i bk10: 20668a 2447611i bk11: 20668a 2454458i bk12: 22592a 2423434i bk13: 22592a 2431302i bk14: 22968a 2411685i bk15: 22968a 2414063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091231 n_act=16242 n_pre=16226 n_req=130524 n_rd=351720 n_write=170376 bw_util=0.3947
n_activity=1772620 dram_eff=0.5891
bk0: 23604a 2409266i bk1: 23604a 2419733i bk2: 22716a 2419304i bk3: 22716a 2426389i bk4: 22436a 2428857i bk5: 22436a 2431925i bk6: 20292a 2447589i bk7: 20292a 2451303i bk8: 20652a 2442383i bk9: 20652a 2446984i bk10: 20612a 2448130i bk11: 20612a 2454891i bk12: 22588a 2417553i bk13: 22588a 2421431i bk14: 22960a 2410724i bk15: 22960a 2418328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25215
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f0e74ef3410 :  mf: uid=19923407, sid21:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (8348039), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091713 n_act=15853 n_pre=15837 n_req=130598 n_rd=351888 n_write=170504 bw_util=0.3949
n_activity=1773930 dram_eff=0.589
bk0: 23600a 2412610i bk1: 23600a 2419767i bk2: 22712a 2424197i bk3: 22712a 2428223i bk4: 22136a 2432739i bk5: 22136a 2439156i bk6: 20660a 2442951i bk7: 20660a 2448094i bk8: 20656a 2444859i bk9: 20656a 2447603i bk10: 20612a 2448814i bk11: 20612a 2458667i bk12: 22588a 2422134i bk13: 22588a 2430662i bk14: 22980a 2411622i bk15: 22980a 2417477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22656
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091799 n_act=15954 n_pre=15938 n_req=130526 n_rd=351728 n_write=170376 bw_util=0.3947
n_activity=1772439 dram_eff=0.5891
bk0: 23240a 2413659i bk1: 23240a 2421686i bk2: 23016a 2419249i bk3: 23016a 2422850i bk4: 22136a 2435444i bk5: 22136a 2436799i bk6: 20660a 2443160i bk7: 20660a 2450995i bk8: 20644a 2442382i bk9: 20644a 2443249i bk10: 20616a 2450651i bk11: 20616a 2457124i bk12: 22584a 2422018i bk13: 22584a 2426324i bk14: 22968a 2415156i bk15: 22968a 2420962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24619
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091967 n_act=15934 n_pre=15918 n_req=130494 n_rd=351600 n_write=170376 bw_util=0.3946
n_activity=1771139 dram_eff=0.5894
bk0: 23236a 2416581i bk1: 23236a 2425243i bk2: 23016a 2421029i bk3: 23016a 2422910i bk4: 22064a 2434631i bk5: 22064a 2439946i bk6: 20664a 2443934i bk7: 20664a 2450813i bk8: 20644a 2444814i bk9: 20644a 2447570i bk10: 20612a 2445408i bk11: 20612a 2455493i bk12: 22220a 2425299i bk13: 22220a 2434715i bk14: 23344a 2409662i bk15: 23344a 2411915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091103 n_act=16118 n_pre=16102 n_req=130618 n_rd=351848 n_write=170624 bw_util=0.3949
n_activity=1774142 dram_eff=0.589
bk0: 23236a 2415194i bk1: 23236a 2422632i bk2: 23024a 2418675i bk3: 23024a 2427347i bk4: 22064a 2434847i bk5: 22064a 2438798i bk6: 20664a 2444776i bk7: 20664a 2450019i bk8: 20400a 2444650i bk9: 20400a 2448560i bk10: 20984a 2443727i bk11: 20984a 2449867i bk12: 22220a 2426728i bk13: 22220a 2432902i bk14: 23332a 2413901i bk15: 23332a 2416550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22101
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091709 n_act=16057 n_pre=16041 n_req=130497 n_rd=351612 n_write=170376 bw_util=0.3946
n_activity=1774796 dram_eff=0.5882
bk0: 23232a 2416420i bk1: 23232a 2425466i bk2: 23024a 2420602i bk3: 23024a 2427577i bk4: 21940a 2434827i bk5: 21940a 2439993i bk6: 20664a 2440294i bk7: 20664a 2447316i bk8: 20396a 2445207i bk9: 20396a 2449942i bk10: 20988a 2442203i bk11: 20988a 2448841i bk12: 22220a 2424029i bk13: 22220a 2431269i bk14: 23340a 2409144i bk15: 23344a 2412229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23621
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e74e1c630 :  mf: uid=19923408, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8348043), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091793 n_act=16012 n_pre=15996 n_req=130499 n_rd=351618 n_write=170376 bw_util=0.3946
n_activity=1772871 dram_eff=0.5889
bk0: 23604a 2408764i bk1: 23604a 2417329i bk2: 23024a 2419271i bk3: 23022a 2425641i bk4: 21944a 2440908i bk5: 21944a 2439971i bk6: 20660a 2442627i bk7: 20664a 2449030i bk8: 20400a 2445199i bk9: 20400a 2450772i bk10: 20984a 2441253i bk11: 20984a 2448955i bk12: 22220a 2427768i bk13: 22220a 2433825i bk14: 22972a 2413966i bk15: 22972a 2418923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2645795 n_nop=2091297 n_act=16021 n_pre=16005 n_req=130618 n_rd=351848 n_write=170624 bw_util=0.3949
n_activity=1775429 dram_eff=0.5886
bk0: 23600a 2411692i bk1: 23600a 2420550i bk2: 23016a 2419738i bk3: 23016a 2425148i bk4: 21948a 2439347i bk5: 21948a 2441535i bk6: 20656a 2442897i bk7: 20656a 2449171i bk8: 20396a 2448823i bk9: 20396a 2452598i bk10: 20744a 2446224i bk11: 20744a 2452424i bk12: 22588a 2420506i bk13: 22588a 2425134i bk14: 22976a 2415068i bk15: 22976a 2419641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23105

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 43954, Miss_rate = 0.670, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[1]: Access = 65500, Miss = 43953, Miss_rate = 0.671, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 43964, Miss_rate = 0.671, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 43963, Miss_rate = 0.671, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[4]: Access = 65565, Miss = 43980, Miss_rate = 0.671, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[5]: Access = 65550, Miss = 43980, Miss_rate = 0.671, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 43965, Miss_rate = 0.671, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[7]: Access = 65487, Miss = 43965, Miss_rate = 0.671, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 43986, Miss_rate = 0.671, Pending_hits = 306, Reservation_fails = 1
L2_cache_bank[9]: Access = 65593, Miss = 43986, Miss_rate = 0.671, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 43966, Miss_rate = 0.671, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[11]: Access = 65531, Miss = 43966, Miss_rate = 0.671, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 43950, Miss_rate = 0.671, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[13]: Access = 65531, Miss = 43950, Miss_rate = 0.671, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 43981, Miss_rate = 0.670, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 43981, Miss_rate = 0.670, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 43951, Miss_rate = 0.671, Pending_hits = 296, Reservation_fails = 1
L2_cache_bank[17]: Access = 65516, Miss = 43952, Miss_rate = 0.671, Pending_hits = 1421, Reservation_fails = 0
L2_cache_bank[18]: Access = 65515, Miss = 43952, Miss_rate = 0.671, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 43953, Miss_rate = 0.671, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[20]: Access = 65624, Miss = 43981, Miss_rate = 0.670, Pending_hits = 296, Reservation_fails = 1
L2_cache_bank[21]: Access = 65624, Miss = 43981, Miss_rate = 0.670, Pending_hits = 1445, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 967260
L2_total_cache_miss_rate = 0.6707
L2_total_cache_pending_hits = 19063
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 455713
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18669
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 498522
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.123

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57775
	minimum = 6
	maximum = 46
Network latency average = 8.44934
	minimum = 6
	maximum = 46
Slowest packet = 2859085
Flit latency average = 6.92984
	minimum = 6
	maximum = 42
Slowest flit = 7880288
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0240008
	minimum = 0.0189926 (at node 0)
	maximum = 0.0284889 (at node 19)
Accepted packet rate average = 0.0240008
	minimum = 0.0189926 (at node 0)
	maximum = 0.0284889 (at node 19)
Injected flit rate average = 0.0661499
	minimum = 0.0437655 (at node 0)
	maximum = 0.0876858 (at node 42)
Accepted flit rate average= 0.0661499

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
	minimum = 0.0609001 (at node 0)
	maximum = 0.0913501 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.23337 (31 samples)
	minimum = 6 (31 samples)
	maximum = 92.0323 (31 samples)
Network latency average = 8.89905 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.7097 (31 samples)
Flit latency average = 7.58067 (31 samples)
	minimum = 6 (31 samples)
	maximum = 81.8065 (31 samples)
Fragmentation average = 0.0484873 (31 samples)
	minimum = 0 (31 samples)
	maximum = 41.0645 (31 samples)
Injected packet rate average = 0.0229062 (31 samples)
	minimum = 0.0181265 (31 samples)
	maximum = 0.0271891 (31 samples)
Accepted packet rate average = 0.0229062 (31 samples)
	minimum = 0.0181265 (31 samples)
	maximum = 0.0271891 (31 samples)
Injected flit rate average = 0.0631332 (31 samples)
	minimum = 0.0417682 (31 samples)
	maximum = 0.083696 (31 samples)
Accepted flit rate average = 0.0631332 (31 samples)
	minimum = 0.0581251 (31 samples)
	maximum = 0.0871846 (31 samples)
Injected packet size average = 2.75616 (31 samples)
Accepted packet size average = 2.75616 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 9 sec (5229 sec)
gpgpu_simulation_rate = 171029 (inst/sec)
gpgpu_simulation_rate = 1596 (cycle/sec)
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39019
gpu_sim_insn = 28848876
gpu_ipc =     739.3546
gpu_tot_sim_cycle = 8609213
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     107.2298
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 19074
partiton_reqs_in_parallel = 858418
partiton_reqs_in_parallel_total    = 31206339
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7245
partiton_reqs_in_parallel_util = 858418
partiton_reqs_in_parallel_util_total    = 31206339
gpu_sim_cycle_parition_util = 39019
gpu_tot_sim_cycle_parition_util    = 1424215
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9136
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.9664 GB/Sec
L2_BW_total  =      16.3892 GB/Sec
gpu_total_sim_rate=171400

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18531064
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154489, 148457, 148714, 154129, 154507, 148485, 148734, 154118, 43538, 41752, 41909, 28912, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 292882
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 998
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:964475	W0_Idle:11620055	W0_Scoreboard:37109090	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2344 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 8609212 
mrq_lat_table:660294 	104860 	71776 	157615 	192339 	149693 	88532 	41387 	11054 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	951586 	520481 	969 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1325787 	60615 	331 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	843542 	158342 	2431 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2366 	155 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.248161  7.926679  8.459640  8.317460  7.461402  7.623754  8.274194  8.007284  8.503233  8.254184  7.863864  7.732284  8.682412  8.824310  7.810764  7.879159 
dram[1]:  8.728600  8.728600  7.761353  7.605585  7.013866  6.979708  8.978996  8.428259  8.915255  8.875140  7.634336  7.532057  8.028811  7.825181  7.968999  7.578770 
dram[2]:  8.572497  8.263300  8.486855  8.437560  7.336177  7.399312  8.464247  7.964803  8.779756  8.221875  8.079056  7.444654  8.648648  8.520710  7.323115  7.162885 
dram[3]:  8.470426  8.486111  7.859333  7.775201  7.189799  7.071546  8.763098  8.255364  8.256276  7.972727  7.602328  7.529299  8.428292  7.976916  7.792769  7.463683 
dram[4]:  8.828516  8.845560  8.637264  8.420290  7.516474  7.214530  8.256544  8.204995  8.188797  7.981800  8.215933  8.080412  8.387379  8.354932  7.615849  7.271381 
dram[5]:  8.294825  8.122172  7.937388  7.923214  7.327257  7.226883  9.233021  8.919683  7.906814  7.883117  7.998980  7.723153  8.734075  8.544016  7.835993  7.613265 
dram[6]:  9.185261  8.620557  8.451428  8.565637  7.394206  7.089226  8.398296  8.327350  8.323839  8.271488  7.997959  8.181628  7.764706  7.836735  7.570830  7.295638 
dram[7]:  8.309259  7.941593  7.765529  7.691508  7.663330  7.317116  9.365796  8.920815  7.422562  6.963229  8.119312  7.990050  8.920802  8.827586  7.803803  7.517902 
dram[8]:  8.497159  8.262431  8.303087  8.413270  7.023530  7.119250  8.599782  8.609170  8.311563  8.036232  7.873529  8.071357  8.084210  7.984877  7.866725  7.367047 
dram[9]:  8.161176  7.887263  8.039855  7.868794  7.983763  7.633790  8.839686  8.516199  7.642716  7.452015  8.227459  7.919132  8.864638  8.846073  7.581475  7.397490 
dram[10]:  8.711026  8.669820  8.163754  8.186347  7.182131  7.013423  8.979499  8.948921  8.277185  7.826613  7.927783  7.802567  8.104128  7.954880  7.782570  7.505094 
average row locality = 1482604/184895 = 8.018627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5998      5997      5964      5964      5705      5705      5231      5231      5331      5331      5328      5328      5823      5823      6006      6006 
dram[1]:      5997      5997      5868      5868      5799      5799      5231      5231      5330      5330      5343      5343      5823      5823      6005      6004 
dram[2]:      6092      6092      5868      5868      5798      5798      5230      5230      5333      5333      5341      5341      5824      5824      5927      5927 
dram[3]:      6093      6093      5868      5868      5799      5799      5230      5230      5333      5333      5326      5326      5823      5823      5925      5925 
dram[4]:      6092      6092      5867      5867      5721      5721      5325      5325      5334      5334      5326      5326      5823      5823      5930      5930 
dram[5]:      5999      5999      5946      5946      5721      5721      5325      5325      5331      5331      5327      5327      5822      5822      5927      5927 
dram[6]:      5998      5998      5946      5946      5702      5702      5326      5326      5331      5331      5326      5326      5728      5728      6024      6024 
dram[7]:      5998      5998      5948      5948      5702      5702      5326      5326      5268      5268      5422      5422      5728      5728      6021      6021 
dram[8]:      5997      5997      5948      5948      5670      5670      5326      5326      5267      5267      5423      5423      5728      5728      6023      6024 
dram[9]:      6093      6093      5948      5948      5671      5671      5325      5326      5269      5269      5422      5422      5728      5728      5928      5928 
dram[10]:      6092      6092      5946      5946      5672      5672      5324      5324      5268      5268      5360      5360      5823      5823      5929      5929 
total reads: 998764
bank skew: 6093/5230 = 1.17
chip skew: 90836/90762 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:       2392      2372      2294      2276      2151      2134      2322      2302      2344      2327      2353      2333      2565      2543      2460      2442
dram[1]:       2393      2375      2269      2250      2180      2163      2321      2305      2344      2326      2347      2328      2563      2543      2462      2445
dram[2]:       2414      2396      2271      2253      2181      2164      2321      2301      2342      2326      2349      2331      2563      2542      2428      2409
dram[3]:       2415      2397      2270      2249      2180      2162      2322      2307      2345      2325      2357      2336      2566      2543      2429      2412
dram[4]:       2414      2397      2270      2255      2169      2149      2349      2332      2343      2326      2358      2340      2562      2542      2427      2408
dram[5]:       2390      2370      2281      2263      2168      2150      2351      2333      2344      2326      2357      2336      2565      2543      2429      2412
dram[6]:       2390      2374      2280      2264      2172      2154      2348      2331      2344      2328      2358      2340      2541      2520      2451      2434
dram[7]:       2389      2371      2280      2261      2172      2155      2350      2332      2324      2305      2385      2365      2544      2523      2454      2435
dram[8]:       2390      2375      2280      2263      2162      2143      2349      2331      2325      2308      2385      2366      2542      2521      2451      2434
dram[9]:       2412      2394      2281      2261      2161      2144      2349      2331      2325      2304      2385      2365      2544      2524      2432      2411
dram[10]:       2416      2397      2279      2262      2161      2141      2350      2332      2324      2307      2366      2346      2563      2544      2431      2413
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2146040 n_act=16633 n_pre=16617 n_req=134739 n_rd=363084 n_write=175872 bw_util=0.3965
n_activity=1832636 dram_eff=0.5882
bk0: 23992a 2479124i bk1: 23988a 2491541i bk2: 23856a 2483194i bk3: 23856a 2490711i bk4: 22820a 2500890i bk5: 22820a 2504997i bk6: 20924a 2513670i bk7: 20924a 2520066i bk8: 21324a 2510764i bk9: 21324a 2514029i bk10: 21312a 2509883i bk11: 21312a 2519886i bk12: 23292a 2487081i bk13: 23292a 2495235i bk14: 24024a 2473443i bk15: 24024a 2479316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2537
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145428 n_act=16899 n_pre=16883 n_req=134759 n_rd=363164 n_write=175872 bw_util=0.3966
n_activity=1837203 dram_eff=0.5868
bk0: 23988a 2482571i bk1: 23988a 2494671i bk2: 23472a 2488053i bk3: 23472a 2494204i bk4: 23196a 2495353i bk5: 23196a 2499018i bk6: 20924a 2513859i bk7: 20924a 2519622i bk8: 21320a 2512465i bk9: 21320a 2515795i bk10: 21372a 2515433i bk11: 21372a 2520281i bk12: 23292a 2486572i bk13: 23292a 2493034i bk14: 24020a 2474183i bk15: 24016a 2478199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24257
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145376 n_act=16791 n_pre=16775 n_req=134826 n_rd=363304 n_write=176000 bw_util=0.3968
n_activity=1831451 dram_eff=0.5889
bk0: 24368a 2475149i bk1: 24368a 2485811i bk2: 23472a 2486450i bk3: 23472a 2493974i bk4: 23192a 2496708i bk5: 23192a 2498892i bk6: 20920a 2512782i bk7: 20920a 2520519i bk8: 21332a 2512561i bk9: 21332a 2513943i bk10: 21364a 2513973i bk11: 21364a 2520546i bk12: 23296a 2489643i bk13: 23296a 2497945i bk14: 23708a 2476665i bk15: 23708a 2479035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22963
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145098 n_act=17058 n_pre=17042 n_req=134762 n_rd=363176 n_write=175872 bw_util=0.3966
n_activity=1831439 dram_eff=0.5887
bk0: 24372a 2473965i bk1: 24372a 2484650i bk2: 23472a 2484495i bk3: 23472a 2491885i bk4: 23196a 2493775i bk5: 23196a 2497159i bk6: 20920a 2513691i bk7: 20920a 2517719i bk8: 21332a 2508653i bk9: 21332a 2513368i bk10: 21304a 2514040i bk11: 21304a 2521064i bk12: 23292a 2483293i bk13: 23292a 2487048i bk14: 23700a 2475772i bk15: 23700a 2484001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25878
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145628 n_act=16645 n_pre=16629 n_req=134836 n_rd=363344 n_write=176000 bw_util=0.3968
n_activity=1832893 dram_eff=0.5885
bk0: 24368a 2477530i bk1: 24368a 2485104i bk2: 23468a 2489695i bk3: 23468a 2494142i bk4: 22884a 2497900i bk5: 22884a 2504832i bk6: 21300a 2509009i bk7: 21300a 2514746i bk8: 21336a 2510374i bk9: 21336a 2513773i bk10: 21304a 2515394i bk11: 21304a 2525266i bk12: 23292a 2488060i bk13: 23292a 2496489i bk14: 23720a 2476619i bk15: 23720a 2482699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23266
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145674 n_act=16766 n_pre=16750 n_req=134764 n_rd=363184 n_write=175872 bw_util=0.3966
n_activity=1831614 dram_eff=0.5886
bk0: 23996a 2478772i bk1: 23996a 2486769i bk2: 23784a 2484227i bk3: 23784a 2487938i bk4: 22884a 2500647i bk5: 22884a 2502186i bk6: 21300a 2509429i bk7: 21300a 2517547i bk8: 21324a 2508176i bk9: 21324a 2509559i bk10: 21308a 2516613i bk11: 21308a 2523595i bk12: 23288a 2488052i bk13: 23288a 2492656i bk14: 23708a 2480611i bk15: 23708a 2485772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25067
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145834 n_act=16754 n_pre=16738 n_req=134730 n_rd=363048 n_write=175872 bw_util=0.3965
n_activity=1830055 dram_eff=0.589
bk0: 23992a 2481490i bk1: 23992a 2490470i bk2: 23784a 2485969i bk3: 23784a 2488142i bk4: 22808a 2499634i bk5: 22808a 2505336i bk6: 21304a 2509891i bk7: 21304a 2517098i bk8: 21324a 2510864i bk9: 21324a 2513428i bk10: 21304a 2511780i bk11: 21304a 2521825i bk12: 22912a 2491453i bk13: 22912a 2500787i bk14: 24096a 2474859i bk15: 24096a 2476766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2431
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145030 n_act=16900 n_pre=16884 n_req=134858 n_rd=363304 n_write=176128 bw_util=0.3969
n_activity=1833268 dram_eff=0.5885
bk0: 23992a 2480290i bk1: 23992a 2487669i bk2: 23792a 2483506i bk3: 23792a 2492569i bk4: 22808a 2500391i bk5: 22808a 2504050i bk6: 21304a 2511096i bk7: 21304a 2516557i bk8: 21072a 2510896i bk9: 21072a 2514875i bk10: 21688a 2510032i bk11: 21688a 2516265i bk12: 22912a 2492594i bk13: 22912a 2499003i bk14: 24084a 2478722i bk15: 24084a 2481274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22722
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145620 n_act=16855 n_pre=16839 n_req=134733 n_rd=363060 n_write=175872 bw_util=0.3965
n_activity=1833944 dram_eff=0.5877
bk0: 23988a 2481213i bk1: 23988a 2490568i bk2: 23792a 2485688i bk3: 23792a 2492871i bk4: 22680a 2500160i bk5: 22680a 2505041i bk6: 21304a 2506426i bk7: 21304a 2513924i bk8: 21068a 2511508i bk9: 21068a 2516380i bk10: 21692a 2508355i bk11: 21692a 2515217i bk12: 22912a 2489999i bk13: 22912a 2497426i bk14: 24092a 2474230i bk15: 24096a 2477404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145726 n_act=16794 n_pre=16778 n_req=134737 n_rd=363076 n_write=175872 bw_util=0.3965
n_activity=1831175 dram_eff=0.5886
bk0: 24372a 2474014i bk1: 24372a 2482250i bk2: 23792a 2484006i bk3: 23792a 2490596i bk4: 22684a 2506121i bk5: 22684a 2505099i bk6: 21300a 2508573i bk7: 21304a 2515086i bk8: 21076a 2511445i bk9: 21076a 2517175i bk10: 21688a 2507073i bk11: 21688a 2515330i bk12: 22912a 2493899i bk13: 22912a 2499738i bk14: 23712a 2479094i bk15: 23712a 2484082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24161
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e75721fe0 :  mf: uid=20566052, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8609212), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2718246 n_nop=2145221 n_act=16801 n_pre=16785 n_req=134860 n_rd=363311 n_write=176128 bw_util=0.3969
n_activity=1834493 dram_eff=0.5881
bk0: 24368a 2476219i bk1: 24368a 2485383i bk2: 23784a 2484743i bk3: 23784a 2490046i bk4: 22688a 2504445i bk5: 22687a 2507115i bk6: 21296a 2508623i bk7: 21296a 2515811i bk8: 21072a 2515565i bk9: 21072a 2518786i bk10: 21440a 2512399i bk11: 21440a 2518834i bk12: 23292a 2486515i bk13: 23292a 2491306i bk14: 23716a 2480260i bk15: 23716a 2484994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2345

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45386, Miss_rate = 0.671, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[1]: Access = 67612, Miss = 45385, Miss_rate = 0.671, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45396, Miss_rate = 0.671, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45395, Miss_rate = 0.671, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[4]: Access = 67680, Miss = 45413, Miss_rate = 0.671, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[5]: Access = 67664, Miss = 45413, Miss_rate = 0.671, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45397, Miss_rate = 0.672, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[7]: Access = 67600, Miss = 45397, Miss_rate = 0.672, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45418, Miss_rate = 0.671, Pending_hits = 311, Reservation_fails = 1
L2_cache_bank[9]: Access = 67708, Miss = 45418, Miss_rate = 0.671, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45398, Miss_rate = 0.671, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[11]: Access = 67644, Miss = 45398, Miss_rate = 0.671, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45381, Miss_rate = 0.671, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[13]: Access = 67644, Miss = 45381, Miss_rate = 0.671, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45413, Miss_rate = 0.670, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45413, Miss_rate = 0.670, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45382, Miss_rate = 0.671, Pending_hits = 301, Reservation_fails = 1
L2_cache_bank[17]: Access = 67628, Miss = 45383, Miss_rate = 0.671, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[18]: Access = 67628, Miss = 45384, Miss_rate = 0.671, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45385, Miss_rate = 0.671, Pending_hits = 1424, Reservation_fails = 0
L2_cache_bank[20]: Access = 67740, Miss = 45414, Miss_rate = 0.670, Pending_hits = 302, Reservation_fails = 1
L2_cache_bank[21]: Access = 67740, Miss = 45414, Miss_rate = 0.670, Pending_hits = 1455, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 998764
L2_total_cache_miss_rate = 0.6709
L2_total_cache_pending_hits = 19218
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 470558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514906
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54496
	minimum = 6
	maximum = 46
Network latency average = 8.41771
	minimum = 6
	maximum = 44
Slowest packet = 2906613
Flit latency average = 6.88127
	minimum = 6
	maximum = 40
Slowest flit = 8011665
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238372
	minimum = 0.0188631 (at node 5)
	maximum = 0.0282946 (at node 0)
Accepted packet rate average = 0.0238372
	minimum = 0.0188631 (at node 5)
	maximum = 0.0282946 (at node 0)
Injected flit rate average = 0.0656989
	minimum = 0.0434671 (at node 5)
	maximum = 0.087088 (at node 42)
Accepted flit rate average= 0.0656989
	minimum = 0.0604849 (at node 5)
	maximum = 0.0907274 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21186 (32 samples)
	minimum = 6 (32 samples)
	maximum = 90.5938 (32 samples)
Network latency average = 8.884 (32 samples)
	minimum = 6 (32 samples)
	maximum = 84.4062 (32 samples)
Flit latency average = 7.55882 (32 samples)
	minimum = 6 (32 samples)
	maximum = 80.5 (32 samples)
Fragmentation average = 0.0469721 (32 samples)
	minimum = 0 (32 samples)
	maximum = 39.7812 (32 samples)
Injected packet rate average = 0.0229353 (32 samples)
	minimum = 0.0181495 (32 samples)
	maximum = 0.0272237 (32 samples)
Accepted packet rate average = 0.0229353 (32 samples)
	minimum = 0.0181495 (32 samples)
	maximum = 0.0272237 (32 samples)
Injected flit rate average = 0.0632134 (32 samples)
	minimum = 0.0418213 (32 samples)
	maximum = 0.083802 (32 samples)
Accepted flit rate average = 0.0632134 (32 samples)
	minimum = 0.0581988 (32 samples)
	maximum = 0.0872953 (32 samples)
Injected packet size average = 2.75616 (32 samples)
Accepted packet size average = 2.75616 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 46 sec (5386 sec)
gpgpu_simulation_rate = 171400 (inst/sec)
gpgpu_simulation_rate = 1598 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38841
gpu_sim_insn = 28848876
gpu_ipc =     742.7429
gpu_tot_sim_cycle = 8870204
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     107.3271
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 19613
partiton_reqs_in_parallel = 854502
partiton_reqs_in_parallel_total    = 32064757
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7112
partiton_reqs_in_parallel_util = 854502
partiton_reqs_in_parallel_util_total    = 32064757
gpu_sim_cycle_parition_util = 38841
gpu_tot_sim_cycle_parition_util    = 1463234
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9159
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.4841 GB/Sec
L2_BW_total  =      16.4039 GB/Sec
gpu_total_sim_rate=171688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19110292
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159316, 153102, 153361, 158948, 159334, 153130, 153381, 158938, 43538, 41752, 41909, 28912, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 292929
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1045
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:994806	W0_Idle:11635005	W0_Scoreboard:38232437	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2280 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 8870203 
mrq_lat_table:682051 	108930 	74355 	162018 	197720 	154188 	91228 	42538 	11146 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	984551 	533987 	1002 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	1370144 	62740 	351 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	869993 	163191 	2515 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2441 	157 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.414545  8.090035  8.603561  8.460830  7.608963  7.772891  8.443146  8.173868  8.665602  8.414684  8.009892  7.877432  8.864945  9.008073  7.950343  8.018998 
dram[1]:  8.899038  8.899038  7.899736  7.743104  7.158448  7.123894  9.153226  8.598485  9.080358  9.019956  7.779482  7.676443  8.189908  7.984794  8.095031  7.704564 
dram[2]:  8.743755  8.431757  8.628242  8.578796  7.484362  7.548167  8.634783  8.131013  8.943956  8.382080  8.227180  7.588400  8.830860  8.701755  7.457891  7.296800 
dram[3]:  8.640768  8.656593  7.998219  7.913656  7.336371  7.216789  8.935883  8.424178  8.399381  8.114656  7.747843  7.674264  8.591915  8.137649  7.943380  7.599167 
dram[4]:  9.001904  9.019084  8.779081  8.561487  7.665785  7.360711  8.427536  8.375514  8.331628  8.123753  8.365424  8.229124  8.567179  8.534417  7.765106  7.417886 
dram[5]:  8.461609  8.287377  8.077739  8.063492  7.474635  7.373198  9.411561  9.096089  8.048467  8.024654  8.147178  7.869523  8.899302  8.708293  7.986865  7.749363 
dram[6]:  9.358949  8.790123  8.610169  8.708571  7.542609  7.234362  8.570526  8.498956  8.467221  8.414684  8.146170  8.330928  7.936364  7.994505  7.721624  7.444089 
dram[7]:  8.476191  8.105079  7.904926  7.830480  7.814415  7.464716  9.545135  9.097207  7.559962  7.097518  8.270729  8.140610  9.084288  8.990731  7.956448  7.655711 
dram[8]:  8.665730  8.428962  8.460685  8.555659  7.167360  7.264135  8.773706  8.783172  8.453010  8.160041  8.023255  8.222443  8.243626  8.143657  8.019794  7.516129 
dram[9]:  8.328634  8.051959  8.180679  8.008757  8.137051  7.783906  9.015504  8.689434  7.780369  7.574267  8.379555  8.069201  9.027922  9.009288  7.704392  7.532618 
dram[10]:  8.883459  8.841908  8.320292  8.343065  7.327660  7.157107  9.156356  9.125561  8.417456  7.949355  8.076313  7.950244  8.265740  8.115455  7.919271  7.640704 
average row locality = 1529228/187123 = 8.172315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6187      6186      6148      6148      5878      5878      5404      5404      5497      5497      5490      5490      6015      6015      6198      6198 
dram[1]:      6186      6186      6049      6049      5975      5975      5404      5404      5496      5496      5506      5506      6015      6015      6197      6196 
dram[2]:      6284      6284      6049      6049      5974      5974      5403      5403      5499      5499      5504      5504      6016      6016      6116      6116 
dram[3]:      6285      6285      6049      6049      5975      5975      5403      5403      5499      5499      5489      5489      6015      6015      6114      6114 
dram[4]:      6284      6284      6048      6048      5895      5895      5501      5501      5500      5500      5489      5489      6015      6015      6119      6119 
dram[5]:      6188      6188      6129      6129      5895      5895      5501      5501      5497      5497      5490      5490      6014      6014      6116      6116 
dram[6]:      6187      6187      6129      6129      5876      5876      5502      5502      5497      5497      5489      5489      5917      5917      6216      6216 
dram[7]:      6187      6187      6131      6131      5876      5876      5502      5502      5432      5432      5588      5588      5917      5917      6213      6213 
dram[8]:      6186      6186      6131      6131      5843      5843      5502      5502      5431      5431      5589      5589      5917      5917      6215      6216 
dram[9]:      6285      6285      6131      6131      5844      5844      5501      5502      5432      5432      5588      5588      5917      5917      6117      6117 
dram[10]:      6284      6284      6129      6129      5845      5845      5500      5500      5431      5431      5524      5524      6015      6015      6118      6118 
total reads: 1030268
bank skew: 6285/5403 = 1.16
chip skew: 93702/93626 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:       2326      2307      2232      2216      2096      2079      2256      2236      2279      2263      2289      2270      2489      2468      2391      2373
dram[1]:       2326      2310      2209      2190      2124      2107      2255      2240      2280      2262      2283      2264      2488      2468      2393      2376
dram[2]:       2348      2330      2210      2193      2124      2108      2255      2236      2278      2262      2285      2268      2488      2467      2359      2341
dram[3]:       2348      2330      2210      2189      2123      2106      2256      2241      2281      2261      2293      2273      2490      2468      2361      2344
dram[4]:       2348      2331      2210      2194      2113      2094      2282      2266      2279      2262      2293      2276      2486      2467      2359      2341
dram[5]:       2324      2305      2220      2202      2112      2095      2284      2266      2280      2263      2292      2272      2489      2468      2361      2344
dram[6]:       2324      2308      2220      2204      2116      2098      2281      2265      2279      2264      2294      2276      2466      2446      2382      2366
dram[7]:       2323      2305      2220      2201      2116      2099      2283      2265      2261      2242      2319      2300      2469      2449      2385      2367
dram[8]:       2324      2309      2220      2203      2105      2087      2282      2265      2261      2245      2320      2301      2467      2447      2382      2365
dram[9]:       2345      2328      2221      2201      2105      2088      2282      2265      2261      2241      2320      2300      2469      2449      2364      2343
dram[10]:       2349      2331      2218      2202      2104      2086      2283      2266      2261      2244      2301      2282      2488      2469      2362      2345
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200821 n_act=16831 n_pre=16815 n_req=138975 n_rd=374532 n_write=181368 bw_util=0.3984
n_activity=1888237 dram_eff=0.5888
bk0: 24748a 2544501i bk1: 24744a 2557418i bk2: 24592a 2549251i bk3: 24592a 2556923i bk4: 23512a 2567444i bk5: 23512a 2571921i bk6: 21616a 2579671i bk7: 21616a 2586373i bk8: 21988a 2576901i bk9: 21988a 2580510i bk10: 21960a 2576445i bk11: 21960a 2586898i bk12: 24060a 2552482i bk13: 24060a 2561072i bk14: 24792a 2538622i bk15: 24792a 2544489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200181 n_act=17107 n_pre=17091 n_req=138997 n_rd=374620 n_write=181368 bw_util=0.3985
n_activity=1893227 dram_eff=0.5873
bk0: 24744a 2547800i bk1: 24744a 2560336i bk2: 24196a 2553464i bk3: 24196a 2560262i bk4: 23900a 2561739i bk5: 23900a 2565218i bk6: 21616a 2580661i bk7: 21616a 2586648i bk8: 21984a 2578955i bk9: 21984a 2582598i bk10: 22024a 2581627i bk11: 22024a 2587019i bk12: 24060a 2551919i bk13: 24060a 2558815i bk14: 24788a 2539210i bk15: 24784a 2543521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200149 n_act=16989 n_pre=16973 n_req=139064 n_rd=374760 n_write=181496 bw_util=0.3987
n_activity=1887019 dram_eff=0.5896
bk0: 25136a 2540499i bk1: 25136a 2551793i bk2: 24196a 2552626i bk3: 24196a 2559978i bk4: 23896a 2563032i bk5: 23896a 2565244i bk6: 21612a 2578816i bk7: 21612a 2586928i bk8: 21996a 2579061i bk9: 21996a 2580801i bk10: 22016a 2580379i bk11: 22016a 2587524i bk12: 24064a 2555216i bk13: 24064a 2564119i bk14: 24464a 2541884i bk15: 24464a 2544548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2199859 n_act=17262 n_pre=17246 n_req=139000 n_rd=374632 n_write=181368 bw_util=0.3985
n_activity=1887272 dram_eff=0.5892
bk0: 25140a 2539312i bk1: 25140a 2550308i bk2: 24196a 2550455i bk3: 24196a 2557848i bk4: 23900a 2560075i bk5: 23900a 2563643i bk6: 21612a 2580286i bk7: 21612a 2584025i bk8: 21996a 2574848i bk9: 21996a 2579825i bk10: 21956a 2580613i bk11: 21956a 2587796i bk12: 24060a 2548754i bk13: 24060a 2552456i bk14: 24456a 2540988i bk15: 24456a 2549423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24999
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200385 n_act=16843 n_pre=16827 n_req=139078 n_rd=374808 n_write=181504 bw_util=0.3987
n_activity=1888732 dram_eff=0.5891
bk0: 25136a 2542663i bk1: 25136a 2550919i bk2: 24192a 2555559i bk3: 24192a 2560316i bk4: 23580a 2564440i bk5: 23580a 2571307i bk6: 22004a 2574906i bk7: 22004a 2581238i bk8: 22000a 2576483i bk9: 22000a 2580112i bk10: 21956a 2581769i bk11: 21956a 2592433i bk12: 24060a 2553244i bk13: 24060a 2562102i bk14: 24476a 2541900i bk15: 24476a 2548105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200435 n_act=16970 n_pre=16954 n_req=139002 n_rd=374640 n_write=181368 bw_util=0.3985
n_activity=1887552 dram_eff=0.5891
bk0: 24752a 2544192i bk1: 24752a 2552860i bk2: 24516a 2550088i bk3: 24516a 2554021i bk4: 23580a 2567282i bk5: 23580a 2568832i bk6: 22004a 2576095i bk7: 22004a 2584379i bk8: 21988a 2574577i bk9: 21988a 2575655i bk10: 21960a 2582960i bk11: 21960a 2590356i bk12: 24056a 2553369i bk13: 24056a 2558398i bk14: 24464a 2545921i bk15: 24464a 2551431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24586
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200607 n_act=16952 n_pre=16936 n_req=138968 n_rd=374504 n_write=181368 bw_util=0.3984
n_activity=1885932 dram_eff=0.5895
bk0: 24748a 2546910i bk1: 24748a 2556207i bk2: 24516a 2551880i bk3: 24516a 2553857i bk4: 23504a 2566074i bk5: 23504a 2571768i bk6: 22008a 2575985i bk7: 22008a 2583777i bk8: 21988a 2577167i bk9: 21988a 2579533i bk10: 21956a 2577917i bk11: 21956a 2588523i bk12: 23668a 2556501i bk13: 23668a 2566388i bk14: 24864a 2540194i bk15: 24864a 2541923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2199775 n_act=17104 n_pre=17088 n_req=139100 n_rd=374768 n_write=181632 bw_util=0.3988
n_activity=1888798 dram_eff=0.5892
bk0: 24748a 2545514i bk1: 24748a 2553449i bk2: 24524a 2549153i bk3: 24524a 2558923i bk4: 23504a 2566880i bk5: 23504a 2570487i bk6: 22008a 2577368i bk7: 22008a 2582922i bk8: 21728a 2577155i bk9: 21728a 2581318i bk10: 22352a 2576416i bk11: 22352a 2583047i bk12: 23668a 2558117i bk13: 23668a 2564863i bk14: 24852a 2544000i bk15: 24852a 2546568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22195
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200385 n_act=17057 n_pre=17041 n_req=138971 n_rd=374516 n_write=181368 bw_util=0.3984
n_activity=1890056 dram_eff=0.5882
bk0: 24744a 2546558i bk1: 24744a 2556711i bk2: 24524a 2551622i bk3: 24524a 2558503i bk4: 23372a 2566563i bk5: 23372a 2571504i bk6: 22008a 2572800i bk7: 22008a 2580687i bk8: 21724a 2577988i bk9: 21724a 2582816i bk10: 22356a 2574347i bk11: 22356a 2582344i bk12: 23668a 2554978i bk13: 23668a 2562954i bk14: 24860a 2539600i bk15: 24864a 2542784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e75d231e0 :  mf: uid=21208696, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8870203), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2200484 n_act=17004 n_pre=16988 n_req=138973 n_rd=374523 n_write=181368 bw_util=0.3984
n_activity=1887199 dram_eff=0.5891
bk0: 25140a 2539196i bk1: 25140a 2547902i bk2: 24524a 2549729i bk3: 24523a 2556538i bk4: 23376a 2572810i bk5: 23376a 2571858i bk6: 22004a 2574475i bk7: 22008a 2581800i bk8: 21728a 2577422i bk9: 21728a 2583774i bk10: 22352a 2573396i bk11: 22352a 2582401i bk12: 23668a 2559417i bk13: 23668a 2565676i bk14: 24468a 2544169i bk15: 24468a 2549652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23439
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2790367 n_nop=2199973 n_act=17005 n_pre=16989 n_req=139100 n_rd=374768 n_write=181632 bw_util=0.3988
n_activity=1890571 dram_eff=0.5886
bk0: 25136a 2541542i bk1: 25136a 2550887i bk2: 24516a 2550462i bk3: 24516a 2555856i bk4: 23380a 2570989i bk5: 23380a 2573681i bk6: 22000a 2575249i bk7: 22000a 2582407i bk8: 21724a 2581993i bk9: 21724a 2585549i bk10: 22096a 2578832i bk11: 22096a 2585704i bk12: 24060a 2551887i bk13: 24060a 2556889i bk14: 24472a 2545750i bk15: 24472a 2550625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 46817, Miss_rate = 0.671, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[1]: Access = 69724, Miss = 46816, Miss_rate = 0.671, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 46828, Miss_rate = 0.671, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 46827, Miss_rate = 0.671, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[4]: Access = 69795, Miss = 46845, Miss_rate = 0.671, Pending_hits = 290, Reservation_fails = 0
L2_cache_bank[5]: Access = 69779, Miss = 46845, Miss_rate = 0.671, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 46829, Miss_rate = 0.672, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[7]: Access = 69712, Miss = 46829, Miss_rate = 0.672, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 46851, Miss_rate = 0.671, Pending_hits = 313, Reservation_fails = 1
L2_cache_bank[9]: Access = 69823, Miss = 46851, Miss_rate = 0.671, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 46830, Miss_rate = 0.671, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[11]: Access = 69757, Miss = 46830, Miss_rate = 0.671, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 46813, Miss_rate = 0.671, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[13]: Access = 69757, Miss = 46813, Miss_rate = 0.671, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 46846, Miss_rate = 0.671, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 46846, Miss_rate = 0.671, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 46814, Miss_rate = 0.671, Pending_hits = 304, Reservation_fails = 1
L2_cache_bank[17]: Access = 69741, Miss = 46815, Miss_rate = 0.671, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[18]: Access = 69740, Miss = 46815, Miss_rate = 0.671, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 46816, Miss_rate = 0.671, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[20]: Access = 69856, Miss = 46846, Miss_rate = 0.671, Pending_hits = 304, Reservation_fails = 1
L2_cache_bank[21]: Access = 69856, Miss = 46846, Miss_rate = 0.671, Pending_hits = 1457, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1030268
L2_total_cache_miss_rate = 0.6711
L2_total_cache_pending_hits = 19283
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 485493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18889
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 531290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.56159
	minimum = 6
	maximum = 46
Network latency average = 8.43526
	minimum = 6
	maximum = 44
Slowest packet = 2978195
Flit latency average = 6.90502
	minimum = 6
	maximum = 40
Slowest flit = 8448291
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 7)
Accepted packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 7)
Injected flit rate average = 0.066
	minimum = 0.0436663 (at node 0)
	maximum = 0.0874871 (at node 42)
Accepted flit rate average= 0.066
	minimum = 0.0607621 (at node 0)
	maximum = 0.0911432 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.19215 (33 samples)
	minimum = 6 (33 samples)
	maximum = 89.2424 (33 samples)
Network latency average = 8.87041 (33 samples)
	minimum = 6 (33 samples)
	maximum = 83.1818 (33 samples)
Flit latency average = 7.53901 (33 samples)
	minimum = 6 (33 samples)
	maximum = 79.2727 (33 samples)
Fragmentation average = 0.0455487 (33 samples)
	minimum = 0 (33 samples)
	maximum = 38.5758 (33 samples)
Injected packet rate average = 0.0229659 (33 samples)
	minimum = 0.0181738 (33 samples)
	maximum = 0.0272601 (33 samples)
Accepted packet rate average = 0.0229659 (33 samples)
	minimum = 0.0181738 (33 samples)
	maximum = 0.0272601 (33 samples)
Injected flit rate average = 0.0632978 (33 samples)
	minimum = 0.0418772 (33 samples)
	maximum = 0.0839137 (33 samples)
Accepted flit rate average = 0.0632978 (33 samples)
	minimum = 0.0582765 (33 samples)
	maximum = 0.0874119 (33 samples)
Injected packet size average = 2.75616 (33 samples)
Accepted packet size average = 2.75616 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 32 min, 25 sec (5545 sec)
gpgpu_simulation_rate = 171688 (inst/sec)
gpgpu_simulation_rate = 1599 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39144
gpu_sim_insn = 28848876
gpu_ipc =     736.9936
gpu_tot_sim_cycle = 9131498
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     107.4152
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 20011
partiton_reqs_in_parallel = 861168
partiton_reqs_in_parallel_total    = 32919259
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6993
partiton_reqs_in_parallel_util = 861168
partiton_reqs_in_parallel_util_total    = 32919259
gpu_sim_cycle_parition_util = 39144
gpu_tot_sim_cycle_parition_util    = 1502075
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9180
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.6056 GB/Sec
L2_BW_total  =      16.4173 GB/Sec
gpu_total_sim_rate=171900

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19689520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164143, 157743, 158008, 163770, 164161, 157775, 158028, 163752, 43538, 41752, 41909, 28912, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 292962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1078
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1024926	W0_Idle:11650596	W0_Scoreboard:39371438	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2219 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 9131497 
mrq_lat_table:701614 	111466 	76345 	167704 	204813 	159471 	94272 	43938 	11175 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1013447 	551581 	1016 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1414721 	64663 	354 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	896571 	167938 	2574 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2517 	159 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.279514  7.987437  8.476275  8.341850  7.473244  7.652397  8.269970  8.002935  8.514721  8.263054  7.877358  7.724329  8.696023  8.812860  7.839344  7.930348 
dram[1]:  8.749541  8.781768  7.778337  7.630972  7.047031  6.982430  9.027594  8.502079  8.978587  8.921277  7.661172  7.550541  8.062335  7.855432  7.975813  7.582871 
dram[2]:  8.642413  8.346187  8.538249  8.444850  7.400000  7.448248  8.501040  7.978537  8.793501  8.281343  8.034582  7.467857  8.647834  8.527390  7.357087  7.139058 
dram[3]:  8.514860  8.559754  7.897698  7.791421  7.248216  7.101787  8.784103  8.302538  8.281343  8.012417  7.601277  7.546196  8.455801  8.055264  7.814476  7.466614 
dram[4]:  8.870674  8.886861  8.632805  8.428572  7.590525  7.276561  8.314485  8.265286  8.217434  8.021032  8.256690  8.096210  8.401647  8.386301  7.585149  7.296584 
dram[5]:  8.323734  8.173950  7.993220  7.966216  7.396537  7.253032  9.240353  8.982851  7.919735  7.957305  7.973206  7.757915  8.761451  8.613508  7.855351  7.607287 
dram[6]:  9.269194  8.647326  8.451612  8.574546  7.447587  7.144454  8.466666  8.415663  8.328699  8.279368  8.018287  8.191740  7.761452  7.842795  7.600950  7.361963 
dram[7]:  8.366667  7.988275  7.842062  7.732787  7.690722  7.337705  9.344481  8.926517  7.440938  7.005094  8.175287  8.021617  8.944223  8.891089  7.859951  7.574585 
dram[8]:  8.515179  8.235751  8.311894  8.445837  7.056394  7.112890  8.695021  8.704050  8.376650  8.065494  7.896392  8.114068  8.090090  7.996438  7.919967  7.453416 
dram[9]:  8.206403  7.945351  8.077055  7.874791  7.975763  7.607020  8.906483  8.596923  7.662952  7.428443  8.294460  7.939535  8.873518  8.821218  7.601942  7.427668 
dram[10]:  8.743267  8.673197  8.223191  8.273685  7.206813  7.013418  9.020452  9.049676  8.310171  7.836657  7.925472  7.836754  8.133747  7.992167  7.830833  7.541734 
average row locality = 1575852/195769 = 8.049548
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6376      6375      6340      6340      6065      6065      5561      5561      5667      5667      5664      5664      6191      6191      6385      6385 
dram[1]:      6375      6375      6238      6238      6165      6165      5561      5561      5666      5666      5680      5680      6191      6191      6384      6383 
dram[2]:      6476      6476      6238      6238      6164      6164      5560      5560      5669      5669      5678      5678      6192      6192      6301      6301 
dram[3]:      6477      6477      6238      6238      6165      6165      5560      5560      5669      5669      5662      5662      6191      6191      6299      6299 
dram[4]:      6476      6476      6237      6237      6082      6082      5661      5661      5670      5670      5662      5662      6191      6191      6304      6304 
dram[5]:      6377      6377      6321      6321      6082      6082      5661      5661      5667      5667      5663      5663      6190      6190      6301      6301 
dram[6]:      6376      6376      6321      6321      6062      6062      5662      5662      5667      5667      5662      5662      6090      6090      6404      6404 
dram[7]:      6376      6376      6323      6323      6062      6062      5662      5662      5600      5600      5764      5764      6090      6090      6401      6401 
dram[8]:      6375      6375      6323      6323      6028      6028      5662      5662      5599      5599      5765      5765      6090      6090      6403      6404 
dram[9]:      6477      6477      6323      6323      6029      6029      5661      5662      5601      5601      5764      5764      6090      6090      6302      6302 
dram[10]:      6476      6476      6321      6321      6030      6030      5660      5660      5600      5600      5698      5698      6191      6191      6303      6303 
total reads: 1061772
bank skew: 6477/5560 = 1.16
chip skew: 96566/96488 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:       2264      2245      2171      2155      2037      2021      2197      2178      2218      2202      2226      2208      2426      2406      2328      2310
dram[1]:       2264      2248      2149      2130      2064      2048      2197      2182      2218      2201      2221      2203      2425      2405      2330      2313
dram[2]:       2285      2268      2150      2133      2065      2049      2197      2178      2217      2201      2223      2206      2425      2405      2297      2279
dram[3]:       2285      2268      2149      2129      2064      2047      2198      2183      2219      2200      2231      2211      2427      2405      2298      2282
dram[4]:       2285      2269      2149      2134      2053      2035      2223      2207      2218      2202      2231      2214      2424      2405      2297      2279
dram[5]:       2262      2243      2159      2142      2053      2036      2225      2207      2218      2202      2231      2211      2426      2405      2299      2282
dram[6]:       2262      2247      2159      2143      2057      2039      2223      2206      2218      2203      2232      2214      2404      2384      2319      2303
dram[7]:       2261      2243      2159      2140      2057      2041      2224      2207      2200      2182      2257      2238      2406      2387      2322      2304
dram[8]:       2262      2248      2159      2142      2047      2029      2223      2206      2200      2184      2257      2238      2405      2385      2319      2303
dram[9]:       2283      2266      2160      2141      2047      2030      2223      2206      2200      2181      2257      2237      2407      2387      2301      2281
dram[10]:       2286      2269      2157      2141      2046      2027      2224      2207      2200      2183      2239      2220      2425      2406      2300      2283
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254936 n_act=17639 n_pre=17623 n_req=143213 n_rd=385988 n_write=186864 bw_util=0.4002
n_activity=1947651 dram_eff=0.5882
bk0: 25504a 2610046i bk1: 25500a 2622948i bk2: 25360a 2614317i bk3: 25360a 2622531i bk4: 24260a 2633024i bk5: 24260a 2637919i bk6: 22244a 2646164i bk7: 22244a 2652661i bk8: 22668a 2643154i bk9: 22668a 2646645i bk10: 22656a 2642788i bk11: 22656a 2653618i bk12: 24764a 2618528i bk13: 24764a 2627392i bk14: 25540a 2603637i bk15: 25540a 2609677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25087
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254332 n_act=17897 n_pre=17881 n_req=143235 n_rd=386076 n_write=186864 bw_util=0.4002
n_activity=1952485 dram_eff=0.5869
bk0: 25500a 2613316i bk1: 25500a 2626370i bk2: 24952a 2618725i bk3: 24952a 2625834i bk4: 24660a 2627044i bk5: 24660a 2630814i bk6: 22244a 2646905i bk7: 22244a 2653339i bk8: 22664a 2645514i bk9: 22664a 2648925i bk10: 22720a 2648031i bk11: 22720a 2653378i bk12: 24764a 2617951i bk13: 24764a 2625067i bk14: 25536a 2604513i bk15: 25532a 2608789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23924
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254272 n_act=17785 n_pre=17769 n_req=143306 n_rd=386224 n_write=187000 bw_util=0.4004
n_activity=1946643 dram_eff=0.5889
bk0: 25904a 2605498i bk1: 25904a 2617254i bk2: 24952a 2618136i bk3: 24952a 2625671i bk4: 24656a 2628423i bk5: 24656a 2631185i bk6: 22240a 2645326i bk7: 22240a 2653587i bk8: 22676a 2645285i bk9: 22676a 2647314i bk10: 22712a 2646509i bk11: 22712a 2654446i bk12: 24768a 2621572i bk13: 24768a 2630671i bk14: 25204a 2607525i bk15: 25204a 2609756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254006 n_act=18054 n_pre=18038 n_req=143238 n_rd=386088 n_write=186864 bw_util=0.4002
n_activity=1946011 dram_eff=0.5888
bk0: 25908a 2604693i bk1: 25908a 2615921i bk2: 24952a 2615995i bk3: 24952a 2623292i bk4: 24660a 2625234i bk5: 24660a 2629107i bk6: 22240a 2646600i bk7: 22240a 2650526i bk8: 22676a 2641414i bk9: 22676a 2646181i bk10: 22648a 2646814i bk11: 22648a 2654266i bk12: 24764a 2614393i bk13: 24764a 2618803i bk14: 25196a 2606725i bk15: 25196a 2614825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e76232b90 :  mf: uid=21851339, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9131496), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254556 n_act=17623 n_pre=17607 n_req=143316 n_rd=386264 n_write=187000 bw_util=0.4005
n_activity=1948002 dram_eff=0.5886
bk0: 25904a 2607782i bk1: 25904a 2616470i bk2: 24948a 2621131i bk3: 24948a 2626135i bk4: 24328a 2630217i bk5: 24328a 2637118i bk6: 22644a 2641227i bk7: 22644a 2647829i bk8: 22680a 2642559i bk9: 22680a 2646333i bk10: 22648a 2648283i bk11: 22648a 2658843i bk12: 24764a 2619145i bk13: 24764a 2628230i bk14: 25216a 2606989i bk15: 25216a 2613890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23038
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254618 n_act=17744 n_pre=17728 n_req=143240 n_rd=386096 n_write=186864 bw_util=0.4002
n_activity=1946971 dram_eff=0.5886
bk0: 25508a 2609977i bk1: 25508a 2618276i bk2: 25284a 2615374i bk3: 25284a 2619565i bk4: 24328a 2632837i bk5: 24328a 2634633i bk6: 22644a 2642295i bk7: 22644a 2651060i bk8: 22668a 2640819i bk9: 22668a 2641959i bk10: 22652a 2649419i bk11: 22652a 2656979i bk12: 24760a 2619275i bk13: 24760a 2624871i bk14: 25204a 2611698i bk15: 25204a 2617142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24716
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f0e763d5660 :  mf: uid=21851338, sid15:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (9131492), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254782 n_act=17734 n_pre=17718 n_req=143204 n_rd=385952 n_write=186864 bw_util=0.4001
n_activity=1944695 dram_eff=0.5891
bk0: 25504a 2612475i bk1: 25504a 2621450i bk2: 25284a 2617055i bk3: 25284a 2619590i bk4: 24248a 2631778i bk5: 24248a 2637586i bk6: 22648a 2642296i bk7: 22648a 2650489i bk8: 22668a 2643403i bk9: 22668a 2645860i bk10: 22648a 2643990i bk11: 22648a 2654829i bk12: 24360a 2622623i bk13: 24360a 2632559i bk14: 25616a 2605004i bk15: 25616a 2607428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2384
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2253958 n_act=17874 n_pre=17858 n_req=143340 n_rd=386224 n_write=187136 bw_util=0.4005
n_activity=1948017 dram_eff=0.5887
bk0: 25504a 2610844i bk1: 25504a 2619125i bk2: 25292a 2614571i bk3: 25292a 2624328i bk4: 24248a 2632499i bk5: 24248a 2636218i bk6: 22648a 2643746i bk7: 22648a 2649641i bk8: 22400a 2643523i bk9: 22400a 2647911i bk10: 23056a 2642618i bk11: 23056a 2649412i bk12: 24360a 2624386i bk13: 24360a 2631362i bk14: 25604a 2609525i bk15: 25604a 2611979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22578
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254560 n_act=17839 n_pre=17823 n_req=143207 n_rd=385964 n_write=186864 bw_util=0.4002
n_activity=1949247 dram_eff=0.5877
bk0: 25500a 2611951i bk1: 25500a 2622265i bk2: 25292a 2616788i bk3: 25292a 2623987i bk4: 24112a 2632210i bk5: 24112a 2637184i bk6: 22648a 2639128i bk7: 22648a 2647281i bk8: 22396a 2644263i bk9: 22396a 2649247i bk10: 23060a 2640436i bk11: 23060a 2648824i bk12: 24360a 2620814i bk13: 24360a 2629104i bk14: 25612a 2604685i bk15: 25616a 2608367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23786
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254622 n_act=17800 n_pre=17784 n_req=143211 n_rd=385980 n_write=186864 bw_util=0.4002
n_activity=1946644 dram_eff=0.5885
bk0: 25908a 2604212i bk1: 25908a 2613280i bk2: 25292a 2614931i bk3: 25292a 2621844i bk4: 24116a 2638160i bk5: 24116a 2637896i bk6: 22644a 2640905i bk7: 22648a 2648304i bk8: 22404a 2643454i bk9: 22404a 2650083i bk10: 23056a 2639957i bk11: 23056a 2649245i bk12: 24360a 2625554i bk13: 24360a 2632151i bk14: 25208a 2609696i bk15: 25208a 2615185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23867
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e76354a60 :  mf: uid=21851340, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9131497), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2863050 n_nop=2254138 n_act=17781 n_pre=17765 n_req=143342 n_rd=386230 n_write=187136 bw_util=0.4005
n_activity=1949524 dram_eff=0.5882
bk0: 25904a 2606859i bk1: 25904a 2616400i bk2: 25284a 2615780i bk3: 25284a 2621760i bk4: 24120a 2636769i bk5: 24118a 2639303i bk6: 22640a 2641769i bk7: 22640a 2649173i bk8: 22400a 2648527i bk9: 22400a 2651839i bk10: 22792a 2645027i bk11: 22792a 2652234i bk12: 24764a 2617298i bk13: 24764a 2622681i bk14: 25212a 2611187i bk15: 25212a 2616496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2282

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48249, Miss_rate = 0.671, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[1]: Access = 71836, Miss = 48248, Miss_rate = 0.672, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48260, Miss_rate = 0.671, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48259, Miss_rate = 0.671, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[4]: Access = 71910, Miss = 48278, Miss_rate = 0.671, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[5]: Access = 71893, Miss = 48278, Miss_rate = 0.672, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48261, Miss_rate = 0.672, Pending_hits = 285, Reservation_fails = 0
L2_cache_bank[7]: Access = 71825, Miss = 48261, Miss_rate = 0.672, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48283, Miss_rate = 0.671, Pending_hits = 319, Reservation_fails = 1
L2_cache_bank[9]: Access = 71938, Miss = 48283, Miss_rate = 0.671, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48262, Miss_rate = 0.671, Pending_hits = 328, Reservation_fails = 0
L2_cache_bank[11]: Access = 71870, Miss = 48262, Miss_rate = 0.672, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48244, Miss_rate = 0.672, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[13]: Access = 71870, Miss = 48244, Miss_rate = 0.671, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48278, Miss_rate = 0.671, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48278, Miss_rate = 0.671, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48245, Miss_rate = 0.671, Pending_hits = 310, Reservation_fails = 1
L2_cache_bank[17]: Access = 71853, Miss = 48246, Miss_rate = 0.671, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[18]: Access = 71853, Miss = 48247, Miss_rate = 0.671, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48248, Miss_rate = 0.671, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[20]: Access = 71972, Miss = 48279, Miss_rate = 0.671, Pending_hits = 311, Reservation_fails = 1
L2_cache_bank[21]: Access = 71972, Miss = 48279, Miss_rate = 0.671, Pending_hits = 1465, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1061772
L2_total_cache_miss_rate = 0.6713
L2_total_cache_pending_hits = 19453
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 500323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 547674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50753
	minimum = 6
	maximum = 48
Network latency average = 8.38197
	minimum = 6
	maximum = 48
Slowest packet = 3149532
Flit latency average = 6.8373
	minimum = 6
	maximum = 44
Slowest flit = 8680896
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237611
	minimum = 0.0188029 (at node 0)
	maximum = 0.0282043 (at node 15)
Accepted packet rate average = 0.0237611
	minimum = 0.0188029 (at node 0)
	maximum = 0.0282043 (at node 15)
Injected flit rate average = 0.0654891
	minimum = 0.0433283 (at node 0)
	maximum = 0.0868099 (at node 42)
Accepted flit rate average= 0.0654891
	minimum = 0.0602918 (at node 0)
	maximum = 0.0904376 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.17202 (34 samples)
	minimum = 6 (34 samples)
	maximum = 88.0294 (34 samples)
Network latency average = 8.85604 (34 samples)
	minimum = 6 (34 samples)
	maximum = 82.1471 (34 samples)
Flit latency average = 7.51837 (34 samples)
	minimum = 6 (34 samples)
	maximum = 78.2353 (34 samples)
Fragmentation average = 0.044209 (34 samples)
	minimum = 0 (34 samples)
	maximum = 37.4412 (34 samples)
Injected packet rate average = 0.0229893 (34 samples)
	minimum = 0.0181923 (34 samples)
	maximum = 0.0272878 (34 samples)
Accepted packet rate average = 0.0229893 (34 samples)
	minimum = 0.0181923 (34 samples)
	maximum = 0.0272878 (34 samples)
Injected flit rate average = 0.0633623 (34 samples)
	minimum = 0.0419199 (34 samples)
	maximum = 0.0839989 (34 samples)
Accepted flit rate average = 0.0633623 (34 samples)
	minimum = 0.0583357 (34 samples)
	maximum = 0.0875009 (34 samples)
Injected packet size average = 2.75616 (34 samples)
Accepted packet size average = 2.75616 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 6 sec (5706 sec)
gpgpu_simulation_rate = 171900 (inst/sec)
gpgpu_simulation_rate = 1600 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38906
gpu_sim_insn = 28848876
gpu_ipc =     741.5020
gpu_tot_sim_cycle = 9392554
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     107.5012
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 20675
partiton_reqs_in_parallel = 855932
partiton_reqs_in_parallel_total    = 33780427
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6876
partiton_reqs_in_parallel_util = 855932
partiton_reqs_in_parallel_util_total    = 33780427
gpu_sim_cycle_parition_util = 38906
gpu_tot_sim_cycle_parition_util    = 1541219
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9200
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.2945 GB/Sec
L2_BW_total  =      16.4302 GB/Sec
gpu_total_sim_rate=172158

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20268748
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168971, 162373, 162655, 168582, 168991, 162415, 162678, 168578, 48382, 46394, 46569, 30110, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 293001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1055484	W0_Idle:11665242	W0_Scoreboard:40496034	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2162 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 9392553 
mrq_lat_table:723763 	115462 	78891 	172084 	210053 	163920 	97054 	44958 	11237 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1046648 	564863 	1037 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1459142 	66740 	360 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	922775 	173028 	2664 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2592 	161 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.436426  8.141791  8.611848  8.476936  7.612262  7.793045  8.429000  8.159729  8.667670  8.414230  8.014925  7.860933  8.867977  8.968750  7.970874  8.062193 
dram[1]:  8.910163  8.942623  7.908714  7.747967  7.183486  7.118182  9.191930  8.662898  9.115100  9.057713  7.798007  7.686607  8.214224  8.005918  8.107819  7.713391 
dram[2]:  8.804214  8.505513  8.671519  8.577858  7.540128  7.588853  8.661871  8.135135  8.948187  8.432617  8.173789  7.603357  8.819366  8.681943  7.484145  7.265015 
dram[3]:  8.675606  8.720870  8.028644  7.921862  7.386793  7.238829  8.946921  8.461847  8.399805  8.130885  7.738267  7.682796  8.610000  8.207106  7.930328  7.582288 
dram[4]:  9.034234  9.050542  8.766330  8.561545  7.731769  7.414791  8.475957  8.426341  8.352031  8.154863  8.397650  8.236311  8.571041  8.555555  7.725459  7.434716 
dram[5]:  8.481002  8.329941  8.125628  8.098497  7.535948  7.391026  9.408497  9.149364  8.038175  8.075771  8.112583  7.895948  8.917137  8.768518  7.971169  7.723064 
dram[6]:  9.433237  8.807175  8.585841  8.709156  7.587799  7.281646  8.629371  8.577954  8.463725  8.414230  8.157945  8.332361  7.909479  7.991372  7.743148  7.490909 
dram[7]:  8.524305  8.142620  7.973706  7.863857  7.833191  7.476848  9.513216  9.092631  7.556940  7.119866  8.318182  8.163568  9.098232  9.044922  7.991107  7.704598 
dram[8]:  8.674028  8.392307  8.445605  8.580018  7.192126  7.249207  8.859488  8.868583  8.476048  8.182081  8.037512  8.256579  8.240213  8.145998  8.064437  7.582822 
dram[9]:  8.364470  8.100969  8.209814  8.006600  8.120000  7.748092  9.072479  8.760649  7.792661  7.543517  8.438041  8.080956  9.027290  8.974806  7.717703  7.555035 
dram[10]:  8.905862  8.835242  8.371010  8.407279  7.344051  7.148670  9.187234  9.216649  8.408911  7.952247  8.065298  7.976015  8.286089  8.143594  7.972817  7.681746 
average row locality = 1622476/198043 = 8.192544
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6565      6564      6524      6524      6238      6238      5734      5734      5833      5833      5826      5826      6383      6383      6577      6577 
dram[1]:      6564      6564      6419      6419      6341      6341      5734      5734      5832      5832      5843      5843      6383      6383      6576      6575 
dram[2]:      6668      6668      6419      6419      6340      6340      5733      5733      5835      5835      5841      5841      6384      6384      6490      6490 
dram[3]:      6669      6669      6419      6419      6341      6341      5733      5733      5835      5835      5825      5825      6383      6383      6488      6488 
dram[4]:      6668      6668      6418      6418      6256      6256      5837      5837      5836      5836      5825      5825      6383      6383      6493      6493 
dram[5]:      6566      6566      6504      6504      6256      6256      5837      5837      5833      5833      5826      5826      6382      6382      6490      6490 
dram[6]:      6565      6565      6504      6504      6236      6236      5838      5838      5833      5833      5825      5825      6279      6279      6596      6596 
dram[7]:      6565      6565      6506      6506      6236      6236      5838      5838      5764      5764      5930      5930      6279      6279      6593      6593 
dram[8]:      6564      6564      6506      6506      6201      6201      5838      5838      5763      5763      5931      5931      6279      6279      6595      6596 
dram[9]:      6669      6669      6506      6506      6202      6202      5837      5838      5764      5764      5930      5930      6279      6279      6491      6491 
dram[10]:      6668      6668      6504      6504      6203      6203      5836      5836      5763      5763      5862      5862      6383      6383      6492      6492 
total reads: 1093276
bank skew: 6669/5733 = 1.16
chip skew: 99432/99352 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:       2206      2187      2117      2101      1988      1972      2139      2120      2161      2145      2170      2152      2359      2339      2266      2249
dram[1]:       2206      2190      2095      2076      2014      1998      2138      2124      2161      2145      2165      2147      2358      2339      2268      2252
dram[2]:       2226      2209      2096      2080      2015      1999      2138      2120      2160      2145      2166      2150      2358      2338      2237      2219
dram[3]:       2226      2209      2095      2076      2014      1997      2139      2125      2162      2144      2174      2154      2360      2339      2238      2222
dram[4]:       2226      2210      2096      2081      2004      1985      2163      2148      2161      2145      2174      2158      2356      2338      2236      2219
dram[5]:       2203      2185      2105      2088      2003      1986      2166      2148      2161      2145      2174      2154      2359      2339      2238      2222
dram[6]:       2203      2189      2105      2090      2006      1990      2163      2147      2161      2146      2174      2158      2337      2318      2258      2242
dram[7]:       2203      2185      2105      2087      2007      1991      2165      2148      2144      2126      2199      2180      2340      2321      2261      2243
dram[8]:       2203      2189      2105      2089      1997      1979      2164      2147      2144      2128      2199      2181      2338      2319      2258      2242
dram[9]:       2224      2207      2106      2088      1997      1981      2164      2147      2144      2125      2199      2180      2340      2321      2241      2221
dram[10]:       2227      2210      2104      2088      1996      1978      2164      2148      2144      2128      2182      2163      2358      2340      2240      2223
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309833 n_act=17839 n_pre=17823 n_req=147449 n_rd=397436 n_write=192360 bw_util=0.4019
n_activity=2003200 dram_eff=0.5889
bk0: 26260a 2675663i bk1: 26256a 2689331i bk2: 26096a 2680200i bk3: 26096a 2688604i bk4: 24952a 2699493i bk5: 24952a 2704343i bk6: 22936a 2712330i bk7: 22936a 2719044i bk8: 23332a 2709619i bk9: 23332a 2713475i bk10: 23304a 2709116i bk11: 23304a 2720136i bk12: 25532a 2683995i bk13: 25532a 2693336i bk14: 26308a 2668624i bk15: 26308a 2675707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309205 n_act=18105 n_pre=18089 n_req=147473 n_rd=397532 n_write=192360 bw_util=0.4019
n_activity=2008297 dram_eff=0.5875
bk0: 26256a 2678556i bk1: 26256a 2692619i bk2: 25676a 2684539i bk3: 25676a 2692175i bk4: 25364a 2693540i bk5: 25364a 2697285i bk6: 22936a 2713245i bk7: 22936a 2719821i bk8: 23328a 2711876i bk9: 23328a 2715776i bk10: 23372a 2714737i bk11: 23372a 2720285i bk12: 25532a 2683557i bk13: 25532a 2690610i bk14: 26304a 2669500i bk15: 26300a 2674160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23261
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309161 n_act=17985 n_pre=17969 n_req=147544 n_rd=397680 n_write=192496 bw_util=0.4021
n_activity=2001936 dram_eff=0.5896
bk0: 26672a 2670745i bk1: 26672a 2683213i bk2: 25676a 2684320i bk3: 25676a 2691980i bk4: 25360a 2694963i bk5: 25360a 2697529i bk6: 22932a 2711735i bk7: 22932a 2720336i bk8: 23340a 2711736i bk9: 23340a 2713917i bk10: 23364a 2712800i bk11: 23364a 2721489i bk12: 25536a 2687446i bk13: 25536a 2696652i bk14: 25960a 2672493i bk15: 25960a 2675186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2308867 n_act=18268 n_pre=18252 n_req=147476 n_rd=397544 n_write=192360 bw_util=0.4019
n_activity=2001726 dram_eff=0.5894
bk0: 26676a 2669951i bk1: 26676a 2681987i bk2: 25676a 2682055i bk3: 25676a 2689508i bk4: 25364a 2691478i bk5: 25364a 2695665i bk6: 22932a 2713225i bk7: 22932a 2716987i bk8: 23340a 2707876i bk9: 23340a 2712510i bk10: 23300a 2713544i bk11: 23300a 2721145i bk12: 25532a 2679881i bk13: 25532a 2684281i bk14: 25952a 2671999i bk15: 25952a 2680292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24327
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309433 n_act=17821 n_pre=17805 n_req=147558 n_rd=397728 n_write=192504 bw_util=0.4022
n_activity=2003888 dram_eff=0.5891
bk0: 26672a 2673703i bk1: 26672a 2682588i bk2: 25672a 2687346i bk3: 25672a 2692416i bk4: 25024a 2696738i bk5: 25024a 2703728i bk6: 23348a 2707183i bk7: 23348a 2714163i bk8: 23344a 2708734i bk9: 23344a 2712681i bk10: 23300a 2714650i bk11: 23300a 2726071i bk12: 25532a 2684674i bk13: 25532a 2694110i bk14: 25972a 2672320i bk15: 25972a 2679705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309479 n_act=17958 n_pre=17942 n_req=147478 n_rd=397552 n_write=192360 bw_util=0.4019
n_activity=2002787 dram_eff=0.5891
bk0: 26264a 2675423i bk1: 26264a 2684292i bk2: 26016a 2681338i bk3: 26016a 2685454i bk4: 25024a 2699475i bk5: 25024a 2701357i bk6: 23348a 2709072i bk7: 23348a 2717814i bk8: 23332a 2707264i bk9: 23332a 2708121i bk10: 23304a 2715729i bk11: 23304a 2723727i bk12: 25528a 2684510i bk13: 25528a 2690478i bk14: 25960a 2677120i bk15: 25960a 2683039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24052
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309663 n_act=17938 n_pre=17922 n_req=147442 n_rd=397408 n_write=192360 bw_util=0.4018
n_activity=2000451 dram_eff=0.5896
bk0: 26260a 2678052i bk1: 26260a 2687723i bk2: 26016a 2682987i bk3: 26016a 2685534i bk4: 24944a 2698269i bk5: 24944a 2704086i bk6: 23352a 2708405i bk7: 23352a 2717035i bk8: 23332a 2709688i bk9: 23332a 2712280i bk10: 23300a 2710439i bk11: 23300a 2721939i bk12: 25116a 2687956i bk13: 25116a 2698566i bk14: 26384a 2670405i bk15: 26384a 2672711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22957
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2308811 n_act=18084 n_pre=18068 n_req=147582 n_rd=397688 n_write=192640 bw_util=0.4022
n_activity=2003779 dram_eff=0.5892
bk0: 26260a 2676469i bk1: 26260a 2685634i bk2: 26024a 2680490i bk3: 26024a 2690067i bk4: 24944a 2698956i bk5: 24944a 2702948i bk6: 23352a 2709913i bk7: 23352a 2716313i bk8: 23056a 2710110i bk9: 23056a 2714833i bk10: 23720a 2709044i bk11: 23720a 2715836i bk12: 25116a 2690265i bk13: 25116a 2697292i bk14: 26372a 2674554i bk15: 26372a 2677861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21834
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309429 n_act=18049 n_pre=18033 n_req=147445 n_rd=397420 n_write=192360 bw_util=0.4019
n_activity=2004961 dram_eff=0.5883
bk0: 26256a 2677494i bk1: 26256a 2687919i bk2: 26024a 2682627i bk3: 26024a 2690047i bk4: 24804a 2698411i bk5: 24804a 2703882i bk6: 23352a 2705126i bk7: 23352a 2713500i bk8: 23052a 2710457i bk9: 23052a 2715952i bk10: 23724a 2706830i bk11: 23724a 2715881i bk12: 25116a 2686174i bk13: 25116a 2694827i bk14: 26380a 2669664i bk15: 26384a 2673597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e76ab6d80 :  mf: uid=22493984, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9392553), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309501 n_act=18010 n_pre=17994 n_req=147447 n_rd=397426 n_write=192360 bw_util=0.4019
n_activity=2002401 dram_eff=0.5891
bk0: 26676a 2669852i bk1: 26676a 2679392i bk2: 26024a 2680898i bk3: 26022a 2688373i bk4: 24808a 2705054i bk5: 24808a 2704422i bk6: 23348a 2706949i bk7: 23352a 2714975i bk8: 23056a 2709834i bk9: 23056a 2716912i bk10: 23720a 2706171i bk11: 23720a 2715705i bk12: 25116a 2691307i bk13: 25116a 2697881i bk14: 25964a 2674737i bk15: 25964a 2680962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23175
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2935291 n_nop=2309005 n_act=17987 n_pre=17971 n_req=147582 n_rd=397688 n_write=192640 bw_util=0.4022
n_activity=2005398 dram_eff=0.5887
bk0: 26672a 2672284i bk1: 26672a 2682253i bk2: 26016a 2681744i bk3: 26016a 2687836i bk4: 24812a 2703547i bk5: 24812a 2706026i bk6: 23344a 2708434i bk7: 23344a 2715770i bk8: 23052a 2715494i bk9: 23052a 2718515i bk10: 23448a 2711385i bk11: 23448a 2719352i bk12: 25532a 2682832i bk13: 25532a 2688154i bk14: 25968a 2676682i bk15: 25968a 2682160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22001

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 49680, Miss_rate = 0.671, Pending_hits = 326, Reservation_fails = 0
L2_cache_bank[1]: Access = 73948, Miss = 49679, Miss_rate = 0.672, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 49692, Miss_rate = 0.672, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 49691, Miss_rate = 0.672, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[4]: Access = 74025, Miss = 49710, Miss_rate = 0.672, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[5]: Access = 74008, Miss = 49710, Miss_rate = 0.672, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 49693, Miss_rate = 0.672, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[7]: Access = 73937, Miss = 49693, Miss_rate = 0.672, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 49716, Miss_rate = 0.672, Pending_hits = 322, Reservation_fails = 1
L2_cache_bank[9]: Access = 74053, Miss = 49716, Miss_rate = 0.671, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 49694, Miss_rate = 0.671, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[11]: Access = 73983, Miss = 49694, Miss_rate = 0.672, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 49676, Miss_rate = 0.672, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[13]: Access = 73983, Miss = 49676, Miss_rate = 0.671, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 49711, Miss_rate = 0.671, Pending_hits = 313, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 49711, Miss_rate = 0.671, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 49677, Miss_rate = 0.671, Pending_hits = 311, Reservation_fails = 1
L2_cache_bank[17]: Access = 73966, Miss = 49678, Miss_rate = 0.672, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[18]: Access = 73965, Miss = 49678, Miss_rate = 0.672, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 49679, Miss_rate = 0.671, Pending_hits = 1442, Reservation_fails = 0
L2_cache_bank[20]: Access = 74088, Miss = 49711, Miss_rate = 0.671, Pending_hits = 315, Reservation_fails = 1
L2_cache_bank[21]: Access = 74088, Miss = 49711, Miss_rate = 0.671, Pending_hits = 1469, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1093276
L2_total_cache_miss_rate = 0.6715
L2_total_cache_pending_hits = 19520
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 515256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19126
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 564058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5829
	minimum = 6
	maximum = 46
Network latency average = 8.45006
	minimum = 6
	maximum = 44
Slowest packet = 3165165
Flit latency average = 6.92274
	minimum = 6
	maximum = 40
Slowest flit = 8723993
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239064
	minimum = 0.0189179 (at node 1)
	maximum = 0.0283768 (at node 23)
Accepted packet rate average = 0.0239064
	minimum = 0.0189179 (at node 1)
	maximum = 0.0283768 (at node 23)
Injected flit rate average = 0.0658897
	minimum = 0.0435934 (at node 1)
	maximum = 0.087341 (at node 42)
Accepted flit rate average= 0.0658897
	minimum = 0.0606606 (at node 1)
	maximum = 0.0909909 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.15518 (35 samples)
	minimum = 6 (35 samples)
	maximum = 86.8286 (35 samples)
Network latency average = 8.84444 (35 samples)
	minimum = 6 (35 samples)
	maximum = 81.0571 (35 samples)
Flit latency average = 7.50135 (35 samples)
	minimum = 6 (35 samples)
	maximum = 77.1429 (35 samples)
Fragmentation average = 0.0429459 (35 samples)
	minimum = 0 (35 samples)
	maximum = 36.3714 (35 samples)
Injected packet rate average = 0.0230155 (35 samples)
	minimum = 0.018213 (35 samples)
	maximum = 0.027319 (35 samples)
Accepted packet rate average = 0.0230155 (35 samples)
	minimum = 0.018213 (35 samples)
	maximum = 0.027319 (35 samples)
Injected flit rate average = 0.0634345 (35 samples)
	minimum = 0.0419677 (35 samples)
	maximum = 0.0840944 (35 samples)
Accepted flit rate average = 0.0634345 (35 samples)
	minimum = 0.0584022 (35 samples)
	maximum = 0.0876006 (35 samples)
Injected packet size average = 2.75616 (35 samples)
Accepted packet size average = 2.75616 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 45 sec (5865 sec)
gpgpu_simulation_rate = 172158 (inst/sec)
gpgpu_simulation_rate = 1601 (cycle/sec)
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39255
gpu_sim_insn = 28848876
gpu_ipc =     734.9096
gpu_tot_sim_cycle = 9653959
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     107.5786
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 21008
partiton_reqs_in_parallel = 863610
partiton_reqs_in_parallel_total    = 34636359
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6772
partiton_reqs_in_parallel_util = 863610
partiton_reqs_in_parallel_util_total    = 34636359
gpu_sim_cycle_parition_util = 39255
gpu_tot_sim_cycle_parition_util    = 1580125
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9220
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.2872 GB/Sec
L2_BW_total  =      16.4419 GB/Sec
gpu_total_sim_rate=172375

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20847976
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173798, 167016, 167302, 173396, 173818, 167061, 167325, 173395, 48382, 46394, 46569, 30110, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 293034
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1150
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1085395	W0_Idle:11681497	W0_Scoreboard:41644409	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2108 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 9653958 
mrq_lat_table:741746 	117847 	80919 	177570 	217254 	169962 	100810 	46664 	11274 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1074485 	583518 	1049 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	50 	1503362 	69006 	377 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	949228 	177911 	2712 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2668 	163 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.376451  8.042197  8.505513  8.377611  7.483795  7.628525  8.313820  8.058604  8.574325  8.348684  7.946092  7.771529  8.786811  8.802715  7.828439  7.938871 
dram[1]:  8.753033  8.783479  7.818326  7.641745  7.097507  7.056122  9.052247  8.534975  8.980788  8.926633  7.685169  7.579983  8.132943  7.895292  8.032514  7.666919 
dram[2]:  8.720202  8.407498  8.599474  8.480554  7.400611  7.434716  8.567755  8.035251  8.858425  8.303739  8.083029  7.488588  8.724664  8.563380  7.398513  7.138451 
dram[3]:  8.512376  8.554727  7.957827  7.793487  7.268018  7.128866  8.875000  8.377176  8.303739  8.033454  7.613460  7.613460  8.510061  8.085619  7.858610  7.503016 
dram[4]:  8.939342  8.923876  8.659311  8.494372  7.572112  7.298771  8.350894  8.273067  8.273743  8.056211  8.246729  8.125230  8.428943  8.385345  7.651038  7.351551 
dram[5]:  8.349586  8.193836  8.030546  8.017656  7.412636  7.265291  9.246875  9.021341  7.931250  7.981132  8.037340  7.816652  8.801810  8.645333  7.860189  7.625288 
dram[6]:  9.310599  8.731201  8.480475  8.612069  7.448547  7.194234  8.511985  8.415166  8.427894  8.348684  8.051095  8.200744  7.822369  7.874172  7.673962  7.411079 
dram[7]:  8.432387  8.017460  7.861526  7.757764  7.702681  7.356090  9.325630  8.949596  7.457338  7.042707  8.210717  8.064228  8.999054  8.965127  7.837317  7.591486 
dram[8]:  8.589286  8.293103  8.319734  8.417860  7.096531  7.183206  8.746798  8.669922  8.435328  8.121747  7.902972  8.079535  8.164807  8.033784  7.980377  7.498525 
dram[9]:  8.260208  7.948382  8.123577  7.905063  7.968671  7.607923  8.912651  8.569498  7.694542  7.458191  8.339483  8.000000  8.931456  8.815570  7.608562  7.477085 
dram[10]:  8.742373  8.720202  8.249381  8.256198  7.296124  7.098039  9.038696  9.047911  8.355640  7.888087  7.951743  7.867374  8.173949  8.052153  7.899206  7.609327 
average row locality = 1669100/206463 = 8.084257
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6754      6753      6716      6716      6425      6425      5891      5891      6003      6003      6000      6000      6559      6559      6764      6764 
dram[1]:      6753      6753      6608      6608      6531      6531      5891      5891      6002      6002      6017      6017      6559      6559      6763      6762 
dram[2]:      6860      6860      6608      6608      6530      6530      5890      5890      6005      6005      6015      6015      6560      6560      6675      6675 
dram[3]:      6861      6861      6608      6608      6531      6531      5890      5890      6005      6005      5998      5998      6559      6559      6673      6673 
dram[4]:      6860      6860      6607      6607      6443      6443      5997      5997      6006      6006      5998      5998      6559      6559      6678      6678 
dram[5]:      6755      6755      6696      6696      6443      6443      5997      5997      6003      6003      5999      5999      6558      6558      6675      6675 
dram[6]:      6754      6754      6696      6696      6422      6422      5998      5998      6003      6003      5998      5998      6452      6452      6784      6784 
dram[7]:      6754      6754      6698      6698      6422      6422      5998      5998      5932      5932      6106      6106      6452      6452      6781      6781 
dram[8]:      6753      6753      6698      6698      6386      6386      5998      5998      5931      5931      6107      6107      6452      6452      6783      6784 
dram[9]:      6861      6861      6698      6698      6387      6387      5997      5998      5933      5933      6106      6106      6452      6452      6676      6676 
dram[10]:      6860      6860      6696      6696      6388      6388      5996      5996      5932      5932      6036      6036      6559      6559      6677      6677 
total reads: 1124780
bank skew: 6861/5890 = 1.16
chip skew: 102296/102214 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:       2150      2132      2063      2047      1935      1920      2087      2069      2107      2091      2115      2097      2303      2284      2210      2194
dram[1]:       2150      2135      2041      2023      1961      1945      2087      2072      2107      2091      2110      2092      2302      2283      2212      2196
dram[2]:       2170      2154      2042      2027      1962      1946      2087      2068      2106      2090      2111      2095      2302      2283      2181      2164
dram[3]:       2170      2154      2042      2023      1961      1945      2087      2074      2108      2090      2119      2100      2304      2283      2182      2167
dram[4]:       2170      2154      2042      2028      1951      1933      2111      2096      2107      2091      2119      2103      2301      2283      2181      2164
dram[5]:       2148      2130      2051      2035      1950      1934      2113      2096      2107      2091      2119      2099      2303      2283      2183      2167
dram[6]:       2148      2134      2051      2036      1954      1938      2111      2095      2107      2092      2119      2103      2282      2263      2202      2187
dram[7]:       2148      2131      2051      2033      1954      1939      2112      2096      2090      2072      2143      2125      2285      2266      2205      2188
dram[8]:       2148      2135      2051      2035      1945      1928      2111      2095      2090      2075      2143      2126      2283      2264      2202      2186
dram[9]:       2168      2152      2052      2034      1945      1929      2112      2095      2090      2071      2143      2125      2285      2266      2185      2166
dram[10]:       2171      2154      2050      2034      1944      1926      2112      2096      2090      2074      2126      2108      2302      2284      2184      2168
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2364258 n_act=18595 n_pre=18579 n_req=151687 n_rd=408892 n_write=197856 bw_util=0.4034
n_activity=2061546 dram_eff=0.5886
bk0: 27016a 2741173i bk1: 27012a 2755351i bk2: 26864a 2745491i bk3: 26864a 2754014i bk4: 25700a 2764661i bk5: 25700a 2769788i bk6: 23564a 2779272i bk7: 23564a 2785779i bk8: 24012a 2776252i bk9: 24012a 2780504i bk10: 24000a 2775486i bk11: 24000a 2786664i bk12: 26236a 2750231i bk13: 26236a 2759309i bk14: 27056a 2733799i bk15: 27056a 2741498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25368
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363618 n_act=18867 n_pre=18851 n_req=151711 n_rd=408988 n_write=197856 bw_util=0.4035
n_activity=2067062 dram_eff=0.5872
bk0: 27012a 2744000i bk1: 27012a 2758413i bk2: 26432a 2749866i bk3: 26432a 2757886i bk4: 26124a 2758812i bk5: 26124a 2762999i bk6: 23564a 2780028i bk7: 23564a 2786478i bk8: 24008a 2778163i bk9: 24008a 2782286i bk10: 24068a 2781027i bk11: 24068a 2786964i bk12: 26236a 2749734i bk13: 26236a 2756925i bk14: 27052a 2735097i bk15: 27048a 2739837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363554 n_act=18749 n_pre=18733 n_req=151786 n_rd=409144 n_write=198000 bw_util=0.4037
n_activity=2060844 dram_eff=0.5892
bk0: 27440a 2736197i bk1: 27440a 2748997i bk2: 26432a 2749839i bk3: 26432a 2758076i bk4: 26120a 2760587i bk5: 26120a 2763220i bk6: 23560a 2778828i bk7: 23560a 2787471i bk8: 24020a 2778393i bk9: 24020a 2780509i bk10: 24060a 2779125i bk11: 24060a 2788007i bk12: 26240a 2753881i bk13: 26240a 2762778i bk14: 26700a 2737747i bk15: 26700a 2740622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22542
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363256 n_act=19042 n_pre=19026 n_req=151714 n_rd=409000 n_write=197856 bw_util=0.4035
n_activity=2060296 dram_eff=0.5891
bk0: 27444a 2735394i bk1: 27444a 2747652i bk2: 26432a 2747522i bk3: 26432a 2755162i bk4: 26124a 2756604i bk5: 26124a 2760929i bk6: 23560a 2779941i bk7: 23560a 2783568i bk8: 24020a 2774284i bk9: 24020a 2778749i bk10: 23992a 2779809i bk11: 23992a 2788226i bk12: 26236a 2745603i bk13: 26236a 2750172i bk14: 26692a 2737431i bk15: 26692a 2745894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25382
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e76f22a20 :  mf: uid=23136628, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9653954), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363826 n_act=18593 n_pre=18577 n_req=151796 n_rd=409184 n_write=198000 bw_util=0.4037
n_activity=2062189 dram_eff=0.5889
bk0: 27440a 2739607i bk1: 27440a 2748128i bk2: 26428a 2752617i bk3: 26428a 2758576i bk4: 25772a 2762332i bk5: 25772a 2769425i bk6: 23988a 2773553i bk7: 23988a 2781229i bk8: 24024a 2775237i bk9: 24024a 2779264i bk10: 23992a 2781099i bk11: 23992a 2792668i bk12: 26236a 2750597i bk13: 26236a 2760146i bk14: 26712a 2737853i bk15: 26712a 2745109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23288
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363876 n_act=18728 n_pre=18712 n_req=151716 n_rd=409008 n_write=197856 bw_util=0.4035
n_activity=2061496 dram_eff=0.5888
bk0: 27020a 2740696i bk1: 27020a 2750166i bk2: 26784a 2746564i bk3: 26784a 2750808i bk4: 25772a 2764786i bk5: 25772a 2766994i bk6: 23988a 2775753i bk7: 23988a 2784572i bk8: 24012a 2774064i bk9: 24012a 2774513i bk10: 23996a 2782651i bk11: 23996a 2790554i bk12: 26232a 2750501i bk13: 26232a 2756535i bk14: 26700a 2742593i bk15: 26700a 2748645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2364124 n_act=18680 n_pre=18664 n_req=151678 n_rd=408856 n_write=197856 bw_util=0.4034
n_activity=2058268 dram_eff=0.5895
bk0: 27016a 2743254i bk1: 27016a 2753428i bk2: 26784a 2748099i bk3: 26784a 2751637i bk4: 25688a 2764029i bk5: 25688a 2770251i bk6: 23992a 2774875i bk7: 23992a 2783870i bk8: 24012a 2776273i bk9: 24012a 2778896i bk10: 23992a 2776632i bk11: 23992a 2788473i bk12: 25808a 2754116i bk13: 25808a 2765031i bk14: 27136a 2735790i bk15: 27136a 2738289i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23995
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363168 n_act=18870 n_pre=18854 n_req=151822 n_rd=409144 n_write=198144 bw_util=0.4038
n_activity=2062218 dram_eff=0.589
bk0: 27016a 2741866i bk1: 27016a 2751138i bk2: 26792a 2745453i bk3: 26792a 2755311i bk4: 25688a 2764298i bk5: 25688a 2768806i bk6: 23992a 2776174i bk7: 23992a 2783052i bk8: 23728a 2776747i bk9: 23728a 2781745i bk10: 24424a 2775483i bk11: 24424a 2782655i bk12: 25808a 2756474i bk13: 25808a 2763997i bk14: 27124a 2739779i bk15: 27124a 2743121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22933
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363850 n_act=18811 n_pre=18795 n_req=151681 n_rd=408868 n_write=197856 bw_util=0.4034
n_activity=2063318 dram_eff=0.5881
bk0: 27012a 2742661i bk1: 27012a 2753630i bk2: 26792a 2747700i bk3: 26792a 2755770i bk4: 25544a 2764209i bk5: 25544a 2769716i bk6: 23992a 2771759i bk7: 23992a 2780211i bk8: 23724a 2776693i bk9: 23724a 2782455i bk10: 24428a 2773318i bk11: 24428a 2782207i bk12: 25808a 2752740i bk13: 25808a 2761561i bk14: 27132a 2735234i bk15: 27136a 2739093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24032
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363864 n_act=18796 n_pre=18780 n_req=151685 n_rd=408884 n_write=197856 bw_util=0.4034
n_activity=2061103 dram_eff=0.5888
bk0: 27444a 2734850i bk1: 27444a 2744893i bk2: 26792a 2746313i bk3: 26792a 2753711i bk4: 25548a 2770826i bk5: 25548a 2770122i bk6: 23988a 2773628i bk7: 23992a 2781423i bk8: 23732a 2775916i bk9: 23732a 2783487i bk10: 24424a 2772668i bk11: 24424a 2781883i bk12: 25808a 2757614i bk13: 25808a 2764314i bk14: 26704a 2740225i bk15: 26704a 2747043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24148
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e7733da70 :  mf: uid=23136627, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9653958), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3008180 n_nop=2363435 n_act=18733 n_pre=18717 n_req=151824 n_rd=409151 n_write=198144 bw_util=0.4038
n_activity=2064104 dram_eff=0.5884
bk0: 27440a 2737543i bk1: 27440a 2747738i bk2: 26784a 2746969i bk3: 26784a 2753491i bk4: 25552a 2769774i bk5: 25551a 2772005i bk6: 23984a 2775017i bk7: 23984a 2782463i bk8: 23728a 2781971i bk9: 23728a 2785288i bk10: 24144a 2777767i bk11: 24144a 2786087i bk12: 26236a 2748942i bk13: 26236a 2754658i bk14: 26708a 2742599i bk15: 26708a 2748411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23016

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51112, Miss_rate = 0.671, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[1]: Access = 76060, Miss = 51111, Miss_rate = 0.672, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51124, Miss_rate = 0.672, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51123, Miss_rate = 0.672, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[4]: Access = 76140, Miss = 51143, Miss_rate = 0.672, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[5]: Access = 76122, Miss = 51143, Miss_rate = 0.672, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51125, Miss_rate = 0.672, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[7]: Access = 76050, Miss = 51125, Miss_rate = 0.672, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51148, Miss_rate = 0.672, Pending_hits = 329, Reservation_fails = 1
L2_cache_bank[9]: Access = 76168, Miss = 51148, Miss_rate = 0.672, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51126, Miss_rate = 0.672, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[11]: Access = 76096, Miss = 51126, Miss_rate = 0.672, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51107, Miss_rate = 0.672, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[13]: Access = 76096, Miss = 51107, Miss_rate = 0.672, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51143, Miss_rate = 0.671, Pending_hits = 320, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51143, Miss_rate = 0.671, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51108, Miss_rate = 0.671, Pending_hits = 315, Reservation_fails = 1
L2_cache_bank[17]: Access = 76078, Miss = 51109, Miss_rate = 0.672, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[18]: Access = 76078, Miss = 51110, Miss_rate = 0.672, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51111, Miss_rate = 0.672, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[20]: Access = 76204, Miss = 51144, Miss_rate = 0.671, Pending_hits = 322, Reservation_fails = 1
L2_cache_bank[21]: Access = 76204, Miss = 51144, Miss_rate = 0.671, Pending_hits = 1479, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1124780
L2_total_cache_miss_rate = 0.6717
L2_total_cache_pending_hits = 19690
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 530086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 580442
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55525
	minimum = 6
	maximum = 50
Network latency average = 8.4329
	minimum = 6
	maximum = 43
Slowest packet = 3257065
Flit latency average = 6.90309
	minimum = 6
	maximum = 39
Slowest flit = 8976845
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236939
	minimum = 0.0187497 (at node 0)
	maximum = 0.0281245 (at node 3)
Accepted packet rate average = 0.0236939
	minimum = 0.0187497 (at node 0)
	maximum = 0.0281245 (at node 3)
Injected flit rate average = 0.0653039
	minimum = 0.0432058 (at node 0)
	maximum = 0.0865644 (at node 42)
Accepted flit rate average= 0.0653039
	minimum = 0.0601213 (at node 0)
	maximum = 0.0901819 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.13852 (36 samples)
	minimum = 6 (36 samples)
	maximum = 85.8056 (36 samples)
Network latency average = 8.83301 (36 samples)
	minimum = 6 (36 samples)
	maximum = 80 (36 samples)
Flit latency average = 7.48473 (36 samples)
	minimum = 6 (36 samples)
	maximum = 76.0833 (36 samples)
Fragmentation average = 0.0417529 (36 samples)
	minimum = 0 (36 samples)
	maximum = 35.3611 (36 samples)
Injected packet rate average = 0.0230344 (36 samples)
	minimum = 0.0182279 (36 samples)
	maximum = 0.0273413 (36 samples)
Accepted packet rate average = 0.0230344 (36 samples)
	minimum = 0.0182279 (36 samples)
	maximum = 0.0273413 (36 samples)
Injected flit rate average = 0.0634864 (36 samples)
	minimum = 0.0420021 (36 samples)
	maximum = 0.084163 (36 samples)
Accepted flit rate average = 0.0634864 (36 samples)
	minimum = 0.0584499 (36 samples)
	maximum = 0.0876723 (36 samples)
Injected packet size average = 2.75616 (36 samples)
Accepted packet size average = 2.75616 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 40 min, 25 sec (6025 sec)
gpgpu_simulation_rate = 172375 (inst/sec)
gpgpu_simulation_rate = 1602 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38865
gpu_sim_insn = 28848876
gpu_ipc =     742.2842
gpu_tot_sim_cycle = 9914974
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     107.6562
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 21592
partiton_reqs_in_parallel = 855030
partiton_reqs_in_parallel_total    = 35499969
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6667
partiton_reqs_in_parallel_util = 855030
partiton_reqs_in_parallel_util_total    = 35499969
gpu_sim_cycle_parition_util = 38865
gpu_tot_sim_cycle_parition_util    = 1619380
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9238
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.4140 GB/Sec
L2_BW_total  =      16.4537 GB/Sec
gpu_total_sim_rate=172580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21427204
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178625, 171653, 171949, 178210, 178645, 171704, 171972, 178201, 48382, 46394, 46569, 30110, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 293081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1116001	W0_Idle:11696595	W0_Scoreboard:42768309	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2057 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 9914973 
mrq_lat_table:763089 	121901 	83471 	182076 	222785 	174445 	103640 	47893 	11370 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1107294 	597171 	1091 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1547568 	71295 	384 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	975469 	182947 	2819 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2743 	165 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.525452  8.188486  8.633697  8.505367  7.615204  7.761182  8.464388  8.207182  8.719197  8.492093  8.076445  7.900869  8.949955  8.965981  7.964832  8.075969 
dram[1]:  8.904802  8.935456  7.941686  7.764253  7.226909  7.185105  9.207644  8.687135  9.109780  9.055555  7.814592  7.708722  8.290563  8.050643  8.144644  7.778940 
dram[2]:  8.873640  8.558515  8.725541  8.606319  7.532979  7.567403  8.720157  8.183655  9.004930  8.446809  8.214802  7.616736  8.887311  8.724739  7.518736  7.257447 
dram[3]:  8.664216  8.706897  8.081797  7.916732  7.399107  7.258583  9.029382  8.528230  8.431210  8.159965  7.742955  7.742955  8.656007  8.229252  7.992969  7.623696 
dram[4]:  9.094339  9.078767  8.785527  8.620188  7.705371  7.429551  8.503724  8.425277  8.401104  8.182796  8.379852  8.257741  8.589194  8.545222  7.784030  7.482456 
dram[5]:  8.498363  8.341366  8.155803  8.142858  7.544470  7.395754  9.405767  9.178894  8.057370  8.107460  8.169370  7.947414  8.949061  8.791923  7.994531  7.746404 
dram[6]:  9.465816  8.882806  8.621849  8.754266  7.580997  7.324304  8.666034  8.568480  8.555764  8.476323  8.183213  8.333640  7.975570  8.027869  7.808813  7.544012 
dram[7]:  8.581819  8.163522  7.985992  7.881721  7.837359  7.487692  9.484942  9.106680  7.579747  7.162679  8.345912  8.198587  9.144725  9.110698  7.973303  7.714391 
dram[8]:  8.739899  8.441463  8.460016  8.558799  7.225131  7.312642  8.902534  8.825121  8.545195  8.247016  8.036332  8.213970  8.321156  8.188963  8.117236  7.632117 
dram[9]:  8.409992  8.095420  8.249196  8.029734  8.104866  7.741186  9.069513  8.723973  7.817233  7.579747  8.475365  8.133975  9.076923  8.960659  7.729607  7.597624 
dram[10]:  8.895973  8.873640  8.389207  8.382353  7.426595  7.226627  9.196375  9.205646  8.464656  7.997329  8.083997  7.999125  8.331946  8.209017  8.021160  7.730362 
average row locality = 1715724/208671 = 8.222149
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6943      6942      6900      6900      6598      6598      6064      6064      6169      6169      6162      6162      6751      6751      6956      6956 
dram[1]:      6942      6942      6789      6789      6707      6707      6064      6064      6168      6168      6180      6180      6751      6751      6955      6954 
dram[2]:      7052      7052      6789      6789      6706      6706      6063      6063      6171      6171      6178      6178      6752      6752      6864      6864 
dram[3]:      7053      7053      6789      6789      6707      6707      6063      6063      6171      6171      6161      6161      6751      6751      6862      6862 
dram[4]:      7052      7052      6788      6788      6617      6617      6173      6173      6172      6172      6161      6161      6751      6751      6867      6867 
dram[5]:      6944      6944      6879      6879      6617      6617      6173      6173      6169      6169      6162      6162      6750      6750      6864      6864 
dram[6]:      6943      6943      6879      6879      6596      6596      6174      6174      6169      6169      6161      6161      6641      6641      6976      6976 
dram[7]:      6943      6943      6881      6881      6596      6596      6174      6174      6096      6096      6272      6272      6641      6641      6973      6973 
dram[8]:      6942      6942      6881      6881      6559      6559      6174      6174      6095      6095      6273      6273      6641      6641      6975      6976 
dram[9]:      7053      7053      6881      6881      6560      6560      6173      6174      6096      6096      6272      6272      6641      6641      6865      6865 
dram[10]:      7052      7052      6879      6879      6561      6561      6172      6172      6095      6095      6200      6200      6751      6751      6866      6866 
total reads: 1156284
bank skew: 7053/6063 = 1.16
chip skew: 105162/105078 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:       2098      2080      2014      1999      1891      1876      2035      2017      2056      2041      2064      2047      2243      2224      2155      2139
dram[1]:       2098      2083      1993      1976      1917      1901      2034      2020      2056      2040      2059      2042      2242      2224      2157      2142
dram[2]:       2117      2101      1994      1979      1917      1902      2034      2016      2055      2040      2060      2045      2242      2223      2127      2111
dram[3]:       2118      2101      1994      1975      1916      1900      2035      2022      2057      2039      2068      2049      2244      2224      2128      2113
dram[4]:       2117      2102      1994      1980      1907      1889      2058      2043      2056      2041      2068      2052      2241      2224      2127      2110
dram[5]:       2096      2078      2003      1987      1906      1890      2060      2044      2056      2041      2068      2049      2244      2224      2129      2113
dram[6]:       2096      2082      2003      1988      1909      1893      2058      2043      2056      2042      2068      2052      2223      2204      2147      2133
dram[7]:       2096      2079      2003      1986      1910      1894      2059      2043      2039      2022      2092      2074      2225      2207      2150      2133
dram[8]:       2096      2083      2003      1987      1900      1883      2058      2043      2040      2025      2091      2074      2224      2205      2148      2132
dram[9]:       2115      2099      2004      1986      1900      1885      2059      2043      2040      2022      2092      2074      2225      2207      2131      2112
dram[10]:       2118      2102      2002      1987      1900      1882      2059      2043      2039      2024      2075      2057      2242      2225      2130      2115
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2419091 n_act=18789 n_pre=18773 n_req=155923 n_rd=420340 n_write=203352 bw_util=0.4049
n_activity=2116885 dram_eff=0.5893
bk0: 27772a 2806421i bk1: 27768a 2820998i bk2: 27600a 2811152i bk3: 27600a 2819796i bk4: 26392a 2831340i bk5: 26392a 2836338i bk6: 24256a 2845731i bk7: 24256a 2852484i bk8: 24676a 2842572i bk9: 24676a 2847083i bk10: 24648a 2842121i bk11: 24648a 2853095i bk12: 27004a 2815825i bk13: 27004a 2825219i bk14: 27824a 2798887i bk15: 27824a 2806781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418419 n_act=19073 n_pre=19057 n_req=155949 n_rd=420444 n_write=203352 bw_util=0.405
n_activity=2122908 dram_eff=0.5877
bk0: 27768a 2809271i bk1: 27768a 2824518i bk2: 27156a 2816037i bk3: 27156a 2824438i bk4: 26828a 2825349i bk5: 26828a 2829152i bk6: 24256a 2846353i bk7: 24256a 2853029i bk8: 24672a 2844638i bk9: 24672a 2849197i bk10: 24720a 2847420i bk11: 24720a 2854163i bk12: 27004a 2815217i bk13: 27004a 2822621i bk14: 27820a 2800163i bk15: 27816a 2805190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23915
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f0e77a8b6e0 :  mf: uid=23779270, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (9914973), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418371 n_act=18947 n_pre=18931 n_req=156024 n_rd=420600 n_write=203496 bw_util=0.4052
n_activity=2116205 dram_eff=0.5898
bk0: 28208a 2801430i bk1: 28208a 2814603i bk2: 27156a 2815430i bk3: 27156a 2824083i bk4: 26824a 2827099i bk5: 26824a 2829758i bk6: 24252a 2845171i bk7: 24252a 2853945i bk8: 24684a 2844834i bk9: 24684a 2846789i bk10: 24712a 2845329i bk11: 24712a 2854905i bk12: 27008a 2819455i bk13: 27008a 2828519i bk14: 27456a 2803092i bk15: 27456a 2806066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22095
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418061 n_act=19246 n_pre=19230 n_req=155952 n_rd=420456 n_write=203352 bw_util=0.405
n_activity=2115828 dram_eff=0.5897
bk0: 28212a 2800332i bk1: 28212a 2813759i bk2: 27156a 2813640i bk3: 27156a 2821540i bk4: 26828a 2822900i bk5: 26828a 2827109i bk6: 24252a 2846406i bk7: 24252a 2849799i bk8: 24684a 2840720i bk9: 24684a 2845378i bk10: 24644a 2846243i bk11: 24644a 2855467i bk12: 27004a 2810832i bk13: 27004a 2815649i bk14: 27448a 2802940i bk15: 27448a 2811181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f0e77a96020 :  mf: uid=23779271, sid13:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (9914969), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418627 n_act=18791 n_pre=18775 n_req=156038 n_rd=420648 n_write=203504 bw_util=0.4052
n_activity=2117634 dram_eff=0.5895
bk0: 28208a 2804917i bk1: 28208a 2813543i bk2: 27152a 2818211i bk3: 27152a 2824524i bk4: 26468a 2828742i bk5: 26468a 2836357i bk6: 24692a 2839586i bk7: 24692a 2847570i bk8: 24688a 2841609i bk9: 24688a 2845977i bk10: 24644a 2847647i bk11: 24644a 2859275i bk12: 27004a 2815836i bk13: 27004a 2825673i bk14: 27468a 2803312i bk15: 27468a 2810989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418681 n_act=18932 n_pre=18916 n_req=155954 n_rd=420464 n_write=203352 bw_util=0.405
n_activity=2117460 dram_eff=0.5892
bk0: 27776a 2806331i bk1: 27776a 2816223i bk2: 27516a 2812606i bk3: 27516a 2816659i bk4: 26468a 2831269i bk5: 26468a 2833310i bk6: 24692a 2842349i bk7: 24692a 2851139i bk8: 24676a 2840698i bk9: 24676a 2841295i bk10: 24648a 2849118i bk11: 24648a 2857664i bk12: 27000a 2815948i bk13: 27000a 2822027i bk14: 27456a 2807833i bk15: 27456a 2814568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24863
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418949 n_act=18874 n_pre=18858 n_req=155916 n_rd=420312 n_write=203352 bw_util=0.4049
n_activity=2113898 dram_eff=0.5901
bk0: 27772a 2808430i bk1: 27772a 2819504i bk2: 27516a 2813906i bk3: 27516a 2818043i bk4: 26384a 2830157i bk5: 26384a 2836841i bk6: 24696a 2840966i bk7: 24696a 2850191i bk8: 24676a 2842641i bk9: 24676a 2845241i bk10: 24644a 2842936i bk11: 24644a 2855344i bk12: 26564a 2819786i bk13: 26564a 2831273i bk14: 27904a 2801324i bk15: 27904a 2803636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23599
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2417957 n_act=19074 n_pre=19058 n_req=156064 n_rd=420608 n_write=203648 bw_util=0.4053
n_activity=2118136 dram_eff=0.5894
bk0: 27772a 2807112i bk1: 27772a 2817286i bk2: 27524a 2811741i bk3: 27524a 2821337i bk4: 26384a 2830898i bk5: 26384a 2835387i bk6: 24696a 2842551i bk7: 24696a 2849728i bk8: 24384a 2843284i bk9: 24384a 2848490i bk10: 25088a 2841687i bk11: 25088a 2849033i bk12: 26564a 2822080i bk13: 26564a 2829746i bk14: 27892a 2805156i bk15: 27892a 2808912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22405
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418671 n_act=19007 n_pre=18991 n_req=155919 n_rd=420324 n_write=203352 bw_util=0.4049
n_activity=2118719 dram_eff=0.5887
bk0: 27768a 2808098i bk1: 27768a 2819495i bk2: 27524a 2813365i bk3: 27524a 2821572i bk4: 26236a 2830707i bk5: 26236a 2836184i bk6: 24696a 2837633i bk7: 24696a 2846301i bk8: 24380a 2843173i bk9: 24380a 2849116i bk10: 25092a 2839644i bk11: 25092a 2848965i bk12: 26564a 2817872i bk13: 26564a 2827302i bk14: 27900a 2800246i bk15: 27904a 2804465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23779
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e77a527b0 :  mf: uid=23779272, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9914973), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418675 n_act=19002 n_pre=18986 n_req=155921 n_rd=420330 n_write=203352 bw_util=0.4049
n_activity=2116694 dram_eff=0.5893
bk0: 28212a 2799992i bk1: 28212a 2810616i bk2: 27524a 2812191i bk3: 27522a 2819595i bk4: 26240a 2837160i bk5: 26240a 2836962i bk6: 24692a 2839697i bk7: 24696a 2848042i bk8: 24384a 2842175i bk9: 24384a 2850287i bk10: 25088a 2839139i bk11: 25088a 2848210i bk12: 26564a 2823166i bk13: 26564a 2829729i bk14: 27460a 2805656i bk15: 27460a 2812828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3080345 n_nop=2418231 n_act=18937 n_pre=18921 n_req=156064 n_rd=420608 n_write=203648 bw_util=0.4053
n_activity=2119950 dram_eff=0.5889
bk0: 28208a 2802943i bk1: 28208a 2813717i bk2: 27516a 2813087i bk3: 27516a 2819967i bk4: 26244a 2836419i bk5: 26244a 2838404i bk6: 24688a 2840887i bk7: 24688a 2848635i bk8: 24380a 2848092i bk9: 24380a 2851925i bk10: 24800a 2844256i bk11: 24800a 2852903i bk12: 27004a 2814048i bk13: 27004a 2820190i bk14: 27464a 2807965i bk15: 27464a 2813857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22711

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52543, Miss_rate = 0.672, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[1]: Access = 78172, Miss = 52542, Miss_rate = 0.672, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52556, Miss_rate = 0.672, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52555, Miss_rate = 0.672, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[4]: Access = 78255, Miss = 52575, Miss_rate = 0.672, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[5]: Access = 78237, Miss = 52575, Miss_rate = 0.672, Pending_hits = 1466, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52557, Miss_rate = 0.672, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[7]: Access = 78162, Miss = 52557, Miss_rate = 0.672, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 52581, Miss_rate = 0.672, Pending_hits = 331, Reservation_fails = 1
L2_cache_bank[9]: Access = 78283, Miss = 52581, Miss_rate = 0.672, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52558, Miss_rate = 0.672, Pending_hits = 339, Reservation_fails = 0
L2_cache_bank[11]: Access = 78209, Miss = 52558, Miss_rate = 0.672, Pending_hits = 1506, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52539, Miss_rate = 0.672, Pending_hits = 323, Reservation_fails = 0
L2_cache_bank[13]: Access = 78209, Miss = 52539, Miss_rate = 0.672, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 52576, Miss_rate = 0.671, Pending_hits = 322, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 52576, Miss_rate = 0.671, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52540, Miss_rate = 0.672, Pending_hits = 317, Reservation_fails = 1
L2_cache_bank[17]: Access = 78191, Miss = 52541, Miss_rate = 0.672, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 52541, Miss_rate = 0.672, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52542, Miss_rate = 0.672, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[20]: Access = 78320, Miss = 52576, Miss_rate = 0.671, Pending_hits = 324, Reservation_fails = 1
L2_cache_bank[21]: Access = 78320, Miss = 52576, Miss_rate = 0.671, Pending_hits = 1481, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1156284
L2_total_cache_miss_rate = 0.6718
L2_total_cache_pending_hits = 19746
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 545030
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 596826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.127

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5955
	minimum = 6
	maximum = 42
Network latency average = 8.46454
	minimum = 6
	maximum = 42
Slowest packet = 3350187
Flit latency average = 6.94287
	minimum = 6
	maximum = 40
Slowest flit = 9440567
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239317
	minimum = 0.0189378 (at node 0)
	maximum = 0.0284068 (at node 11)
Accepted packet rate average = 0.0239317
	minimum = 0.0189378 (at node 0)
	maximum = 0.0284068 (at node 11)
Injected flit rate average = 0.0659592
	minimum = 0.0436394 (at node 0)
	maximum = 0.0874331 (at node 42)
Accepted flit rate average= 0.0659592
	minimum = 0.0607246 (at node 0)
	maximum = 0.0910869 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.12384 (37 samples)
	minimum = 6 (37 samples)
	maximum = 84.6216 (37 samples)
Network latency average = 8.82305 (37 samples)
	minimum = 6 (37 samples)
	maximum = 78.973 (37 samples)
Flit latency average = 7.47009 (37 samples)
	minimum = 6 (37 samples)
	maximum = 75.1081 (37 samples)
Fragmentation average = 0.0406245 (37 samples)
	minimum = 0 (37 samples)
	maximum = 34.4054 (37 samples)
Injected packet rate average = 0.0230586 (37 samples)
	minimum = 0.0182471 (37 samples)
	maximum = 0.0273701 (37 samples)
Accepted packet rate average = 0.0230586 (37 samples)
	minimum = 0.0182471 (37 samples)
	maximum = 0.0273701 (37 samples)
Injected flit rate average = 0.0635532 (37 samples)
	minimum = 0.0420463 (37 samples)
	maximum = 0.0842514 (37 samples)
Accepted flit rate average = 0.0635532 (37 samples)
	minimum = 0.0585114 (37 samples)
	maximum = 0.0877646 (37 samples)
Injected packet size average = 2.75616 (37 samples)
Accepted packet size average = 2.75616 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 5 sec (6185 sec)
gpgpu_simulation_rate = 172580 (inst/sec)
gpgpu_simulation_rate = 1603 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39117
gpu_sim_insn = 28848876
gpu_ipc =     737.5023
gpu_tot_sim_cycle = 10176241
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     107.7271
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 21889
partiton_reqs_in_parallel = 860574
partiton_reqs_in_parallel_total    = 36354999
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6571
partiton_reqs_in_parallel_util = 860574
partiton_reqs_in_parallel_util_total    = 36354999
gpu_sim_cycle_parition_util = 39117
gpu_tot_sim_cycle_parition_util    = 1658245
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9255
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     112.6834 GB/Sec
L2_BW_total  =      16.4644 GB/Sec
gpu_total_sim_rate=172774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22006432
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183452, 176294, 176596, 183028, 183472, 176348, 176619, 183015, 48382, 46394, 46569, 30110, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 293109
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1225
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1145920	W0_Idle:11712150	W0_Scoreboard:43910834	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 2009 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 10176240 
mrq_lat_table:781823 	124287 	85584 	187671 	229854 	180110 	107050 	49515 	11400 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1135774 	615174 	1112 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1591820 	73525 	405 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1001972 	187776 	2871 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2819 	167 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.438292  8.104103  8.545601  8.409849  7.515790  7.653905  8.353425  8.109042  8.565297  8.366637  7.967577  7.801169  8.869603  8.854310  7.853157  7.982090 
dram[1]:  8.727496  8.770559  7.842544  7.685460  7.163280  7.103544  9.038538  8.580675  8.982759  8.914449  7.732232  7.631321  8.197127  7.931274  8.047404  7.687994 
dram[2]:  8.762671  8.436871  8.640533  8.498770  7.411893  7.455142  8.595864  8.100974  8.934286  8.383378  8.112749  7.507223  8.764505  8.595816  7.425442  7.176913 
dram[3]:  8.483644  8.536834  7.975366  7.854435  7.327599  7.203665  8.870999  8.367795  8.338667  8.080103  7.687294  7.649426  8.516583  8.087401  7.910391  7.492867 
dram[4]:  8.957237  8.913257  8.639700  8.525926  7.555723  7.276287  8.368750  8.338968  8.310009  8.060138  8.281777  8.194371  8.467436  8.384490  7.665937  7.370266 
dram[5]:  8.333593  8.237065  8.064220  8.015198  7.482476  7.297454  9.271019  9.021174  7.955047  8.016239  8.109660  7.869933  8.777778  8.688663  7.888138  7.641455 
dram[6]:  9.299041  8.706939  8.492754  8.660098  7.438336  7.166786  8.584249  8.506352  8.457169  8.381591  8.038827  8.208811  7.902439  7.890024  7.718188  7.434903 
dram[7]:  8.465079  8.055891  7.902622  7.826409  7.749226  7.405325  9.327363  8.953199  7.508543  7.087558  8.271231  8.130323  9.000000  9.032374  7.851500  7.606662 
dram[8]:  8.628641  8.332031  8.300550  8.433253  7.112384  7.194787  8.793621  8.736254  8.457378  8.129516  7.908865  8.076142  8.259869  8.106538  8.011194  7.507692 
dram[9]:  8.308925  7.997797  8.165635  7.920421  8.013710  7.655624  8.918173  8.607897  7.723012  7.509357  8.350831  8.027755  8.935943  8.857142  7.636628  7.479003 
dram[10]:  8.798061  8.762671  8.285938  8.292453  7.356032  7.134243  9.090203  9.081395  8.351131  7.880444  7.975382  7.921585  8.210232  8.093775  7.925339  7.615217 
average row locality = 1762348/217201 = 8.113904
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7132      7131      7092      7092      6785      6785      6221      6221      6339      6339      6336      6336      6927      6927      7143      7143 
dram[1]:      7131      7131      6978      6978      6897      6897      6221      6221      6338      6338      6354      6354      6927      6927      7142      7141 
dram[2]:      7244      7244      6978      6978      6896      6896      6220      6220      6341      6341      6352      6352      6928      6928      7049      7049 
dram[3]:      7245      7245      6978      6978      6897      6897      6220      6220      6341      6341      6334      6334      6927      6927      7047      7047 
dram[4]:      7244      7244      6977      6977      6804      6804      6333      6333      6342      6342      6334      6334      6927      6927      7052      7052 
dram[5]:      7133      7133      7071      7071      6804      6804      6333      6333      6339      6339      6335      6335      6926      6926      7049      7049 
dram[6]:      7132      7132      7071      7071      6782      6782      6334      6334      6339      6339      6334      6334      6814      6814      7164      7164 
dram[7]:      7132      7132      7073      7073      6782      6782      6334      6334      6264      6264      6448      6448      6814      6814      7161      7161 
dram[8]:      7131      7131      7073      7073      6744      6744      6334      6334      6263      6263      6449      6449      6814      6814      7163      7164 
dram[9]:      7245      7245      7073      7073      6745      6745      6333      6334      6265      6265      6448      6448      6814      6814      7050      7050 
dram[10]:      7244      7244      7071      7071      6746      6746      6332      6332      6264      6264      6374      6374      6927      6927      7051      7051 
total reads: 1187788
bank skew: 7245/6220 = 1.16
chip skew: 108026/107940 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:       2049      2031      1965      1951      1845      1830      1988      1971      2007      1992      2015      1998      2193      2175      2105      2089
dram[1]:       2049      2034      1945      1928      1869      1854      1988      1974      2007      1991      2010      1993      2192      2174      2107      2092
dram[2]:       2067      2052      1946      1931      1870      1855      1988      1971      2006      1991      2011      1996      2192      2174      2078      2061
dram[3]:       2068      2052      1946      1928      1869      1853      1989      1976      2008      1991      2018      2000      2194      2174      2079      2064
dram[4]:       2067      2052      1946      1932      1860      1843      2011      1997      2007      1992      2019      2003      2191      2174      2077      2061
dram[5]:       2046      2029      1954      1939      1859      1844      2013      1997      2008      1992      2018      2000      2193      2174      2079      2064
dram[6]:       2046      2033      1954      1940      1863      1847      2011      1996      2007      1993      2019      2003      2173      2155      2097      2083
dram[7]:       2046      2030      1954      1937      1863      1848      2012      1996      1991      1974      2042      2024      2176      2158      2100      2084
dram[8]:       2046      2034      1954      1939      1854      1837      2011      1996      1991      1976      2041      2025      2174      2156      2097      2082
dram[9]:       2065      2050      1955      1938      1853      1838      2012      1996      1991      1973      2042      2024      2176      2158      2082      2063
dram[10]:       2068      2052      1953      1938      1853      1836      2012      1997      1991      1976      2026      2008      2192      2175      2080      2065
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2473264 n_act=19543 n_pre=19527 n_req=160161 n_rd=431796 n_write=208848 bw_util=0.4064
n_activity=2176280 dram_eff=0.5888
bk0: 28528a 2872207i bk1: 28524a 2886554i bk2: 28368a 2876544i bk3: 28368a 2885283i bk4: 27140a 2896933i bk5: 27140a 2902285i bk6: 24884a 2912051i bk7: 24884a 2918889i bk8: 25356a 2908710i bk9: 25356a 2913345i bk10: 25344a 2908553i bk11: 25344a 2920013i bk12: 27708a 2881921i bk13: 27708a 2891473i bk14: 28572a 2864188i bk15: 28572a 2872157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472544 n_act=19851 n_pre=19835 n_req=160187 n_rd=431900 n_write=208848 bw_util=0.4064
n_activity=2181814 dram_eff=0.5874
bk0: 28524a 2874454i bk1: 28524a 2889990i bk2: 27912a 2881184i bk3: 27912a 2889652i bk4: 27588a 2890489i bk5: 27588a 2894390i bk6: 24884a 2912981i bk7: 24884a 2919927i bk8: 25352a 2911007i bk9: 25352a 2915728i bk10: 25416a 2913638i bk11: 25416a 2920523i bk12: 27708a 2881268i bk13: 27708a 2888410i bk14: 28568a 2865756i bk15: 28564a 2870558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24699
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472512 n_act=19709 n_pre=19693 n_req=160266 n_rd=432064 n_write=209000 bw_util=0.4066
n_activity=2175402 dram_eff=0.5894
bk0: 28976a 2866365i bk1: 28976a 2879899i bk2: 27912a 2880926i bk3: 27912a 2889793i bk4: 27584a 2892197i bk5: 27584a 2895287i bk6: 24880a 2911523i bk7: 24880a 2920718i bk8: 25364a 2911165i bk9: 25364a 2913158i bk10: 25408a 2911743i bk11: 25408a 2921246i bk12: 27712a 2885780i bk13: 27712a 2894668i bk14: 28196a 2868470i bk15: 28196a 2871660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22562
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472158 n_act=20038 n_pre=20022 n_req=160190 n_rd=431912 n_write=208848 bw_util=0.4064
n_activity=2174952 dram_eff=0.5892
bk0: 28980a 2865547i bk1: 28980a 2879278i bk2: 27912a 2878815i bk3: 27912a 2887280i bk4: 27588a 2888206i bk5: 27588a 2892510i bk6: 24880a 2912791i bk7: 24880a 2916509i bk8: 25364a 2906908i bk9: 25364a 2911627i bk10: 25336a 2912406i bk11: 25336a 2921735i bk12: 27708a 2876727i bk13: 27708a 2881678i bk14: 28188a 2868441i bk15: 28188a 2876498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25789
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e6c0e0580 :  mf: uid=24421916, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10176240), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472706 n_act=19593 n_pre=19577 n_req=160276 n_rd=432102 n_write=209000 bw_util=0.4067
n_activity=2177112 dram_eff=0.5889
bk0: 28976a 2869976i bk1: 28976a 2878885i bk2: 27908a 2883405i bk3: 27908a 2890011i bk4: 27216a 2893746i bk5: 27214a 2901826i bk6: 25332a 2905604i bk7: 25332a 2913914i bk8: 25368a 2907861i bk9: 25368a 2912296i bk10: 25336a 2914168i bk11: 25336a 2926136i bk12: 27708a 2882041i bk13: 27708a 2891567i bk14: 28208a 2868559i bk15: 28208a 2876380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472814 n_act=19706 n_pre=19690 n_req=160192 n_rd=431920 n_write=208848 bw_util=0.4065
n_activity=2176467 dram_eff=0.5888
bk0: 28532a 2871198i bk1: 28532a 2881570i bk2: 28284a 2877332i bk3: 28284a 2882002i bk4: 27216a 2896806i bk5: 27216a 2899092i bk6: 25332a 2908738i bk7: 25332a 2917569i bk8: 25356a 2907003i bk9: 25356a 2907686i bk10: 25340a 2915463i bk11: 25340a 2924402i bk12: 27704a 2882209i bk13: 27704a 2888279i bk14: 28196a 2873367i bk15: 28196a 2879946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25596
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2473046 n_act=19670 n_pre=19654 n_req=160152 n_rd=431760 n_write=208848 bw_util=0.4064
n_activity=2172604 dram_eff=0.5897
bk0: 28528a 2873847i bk1: 28528a 2884550i bk2: 28284a 2878972i bk3: 28284a 2883622i bk4: 27128a 2895422i bk5: 27128a 2902041i bk6: 25336a 2907051i bk7: 25336a 2916751i bk8: 25356a 2908944i bk9: 25356a 2911852i bk10: 25336a 2909132i bk11: 25336a 2922052i bk12: 27256a 2886103i bk13: 27256a 2897324i bk14: 28656a 2866657i bk15: 28656a 2868444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24332
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472122 n_act=19828 n_pre=19812 n_req=160304 n_rd=432064 n_write=209152 bw_util=0.4067
n_activity=2176677 dram_eff=0.5892
bk0: 28528a 2872384i bk1: 28528a 2882899i bk2: 28292a 2876929i bk3: 28292a 2887046i bk4: 27128a 2896162i bk5: 27128a 2900949i bk6: 25336a 2908630i bk7: 25336a 2916076i bk8: 25056a 2909107i bk9: 25056a 2914460i bk10: 25792a 2908100i bk11: 25792a 2915461i bk12: 27256a 2887939i bk13: 27256a 2896575i bk14: 28644a 2870186i bk15: 28644a 2874370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23055
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e6c140bd0 :  mf: uid=24421915, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10176239), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472784 n_act=19795 n_pre=19779 n_req=160155 n_rd=431772 n_write=208848 bw_util=0.4064
n_activity=2178181 dram_eff=0.5882
bk0: 28524a 2873111i bk1: 28524a 2885159i bk2: 28292a 2878397i bk3: 28292a 2887077i bk4: 26976a 2896303i bk5: 26976a 2901797i bk6: 25336a 2903787i bk7: 25336a 2913020i bk8: 25052a 2909547i bk9: 25052a 2915451i bk10: 25796a 2906130i bk11: 25796a 2915305i bk12: 27256a 2884193i bk13: 27256a 2893842i bk14: 28652a 2865918i bk15: 28656a 2869212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24285
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472818 n_act=19770 n_pre=19754 n_req=160159 n_rd=431788 n_write=208848 bw_util=0.4064
n_activity=2175362 dram_eff=0.589
bk0: 28980a 2865131i bk1: 28980a 2875781i bk2: 28292a 2877343i bk3: 28292a 2884835i bk4: 26980a 2902738i bk5: 26980a 2903045i bk6: 25332a 2905880i bk7: 25336a 2914544i bk8: 25060a 2908415i bk9: 25060a 2916865i bk10: 25792a 2905375i bk11: 25792a 2914535i bk12: 27256a 2889082i bk13: 27256a 2896321i bk14: 28200a 2871289i bk15: 28200a 2878096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24238
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e6c2b12f0 :  mf: uid=24421914, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10176236), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3152978 n_nop=2472372 n_act=19699 n_pre=19683 n_req=160306 n_rd=432072 n_write=209152 bw_util=0.4067
n_activity=2179036 dram_eff=0.5885
bk0: 28976a 2868331i bk1: 28976a 2879178i bk2: 28284a 2878604i bk3: 28284a 2885522i bk4: 26984a 2902175i bk5: 26984a 2904305i bk6: 25328a 2907082i bk7: 25328a 2915193i bk8: 25056a 2914654i bk9: 25056a 2918375i bk10: 25496a 2910647i bk11: 25496a 2919402i bk12: 27708a 2879939i bk13: 27708a 2886530i bk14: 28204a 2873558i bk15: 28204a 2879253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2339

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 53975, Miss_rate = 0.672, Pending_hits = 340, Reservation_fails = 0
L2_cache_bank[1]: Access = 80284, Miss = 53974, Miss_rate = 0.672, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 53988, Miss_rate = 0.672, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 53987, Miss_rate = 0.672, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[4]: Access = 80370, Miss = 54008, Miss_rate = 0.672, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[5]: Access = 80351, Miss = 54008, Miss_rate = 0.672, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 53989, Miss_rate = 0.673, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[7]: Access = 80275, Miss = 53989, Miss_rate = 0.673, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54013, Miss_rate = 0.672, Pending_hits = 336, Reservation_fails = 1
L2_cache_bank[9]: Access = 80398, Miss = 54013, Miss_rate = 0.672, Pending_hits = 1509, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 53990, Miss_rate = 0.672, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[11]: Access = 80322, Miss = 53990, Miss_rate = 0.672, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 53970, Miss_rate = 0.672, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[13]: Access = 80322, Miss = 53970, Miss_rate = 0.672, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54008, Miss_rate = 0.671, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54008, Miss_rate = 0.671, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 53971, Miss_rate = 0.672, Pending_hits = 322, Reservation_fails = 1
L2_cache_bank[17]: Access = 80303, Miss = 53972, Miss_rate = 0.672, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[18]: Access = 80303, Miss = 53973, Miss_rate = 0.672, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 53974, Miss_rate = 0.672, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[20]: Access = 80436, Miss = 54009, Miss_rate = 0.671, Pending_hits = 329, Reservation_fails = 1
L2_cache_bank[21]: Access = 80436, Miss = 54009, Miss_rate = 0.671, Pending_hits = 1487, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1187788
L2_total_cache_miss_rate = 0.6720
L2_total_cache_pending_hits = 19876
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 559900
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19482
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.127

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53472
	minimum = 6
	maximum = 44
Network latency average = 8.40838
	minimum = 6
	maximum = 40
Slowest packet = 3448541
Flit latency average = 6.8808
	minimum = 6
	maximum = 36
Slowest flit = 9505408
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237775
	minimum = 0.0188158 (at node 0)
	maximum = 0.0282237 (at node 19)
Accepted packet rate average = 0.0237775
	minimum = 0.0188158 (at node 0)
	maximum = 0.0282237 (at node 19)
Injected flit rate average = 0.0655343
	minimum = 0.0433582 (at node 0)
	maximum = 0.0868698 (at node 42)
Accepted flit rate average= 0.0655343
	minimum = 0.0603334 (at node 0)
	maximum = 0.0905001 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.10834 (38 samples)
	minimum = 6 (38 samples)
	maximum = 83.5526 (38 samples)
Network latency average = 8.81214 (38 samples)
	minimum = 6 (38 samples)
	maximum = 77.9474 (38 samples)
Flit latency average = 7.45458 (38 samples)
	minimum = 6 (38 samples)
	maximum = 74.0789 (38 samples)
Fragmentation average = 0.0395554 (38 samples)
	minimum = 0 (38 samples)
	maximum = 33.5 (38 samples)
Injected packet rate average = 0.0230775 (38 samples)
	minimum = 0.0182621 (38 samples)
	maximum = 0.0273926 (38 samples)
Accepted packet rate average = 0.0230775 (38 samples)
	minimum = 0.0182621 (38 samples)
	maximum = 0.0273926 (38 samples)
Injected flit rate average = 0.0636054 (38 samples)
	minimum = 0.0420808 (38 samples)
	maximum = 0.0843203 (38 samples)
Accepted flit rate average = 0.0636054 (38 samples)
	minimum = 0.0585593 (38 samples)
	maximum = 0.0878366 (38 samples)
Injected packet size average = 2.75616 (38 samples)
Accepted packet size average = 2.75616 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 45 min, 45 sec (6345 sec)
gpgpu_simulation_rate = 172774 (inst/sec)
gpgpu_simulation_rate = 1603 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38846
gpu_sim_insn = 28848876
gpu_ipc =     742.6473
gpu_tot_sim_cycle = 10437237
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     107.7973
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 22362
partiton_reqs_in_parallel = 854612
partiton_reqs_in_parallel_total    = 37215573
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6475
partiton_reqs_in_parallel_util = 854612
partiton_reqs_in_parallel_util_total    = 37215573
gpu_sim_cycle_parition_util = 38846
gpu_tot_sim_cycle_parition_util    = 1697362
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9272
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.4695 GB/Sec
L2_BW_total  =      16.4750 GB/Sec
gpu_total_sim_rate=172933

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22585660
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188282, 180929, 181243, 187853, 188304, 180986, 181271, 187830, 53224, 51037, 51229, 34942, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 293137
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1253
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1176457	W0_Idle:11727145	W0_Scoreboard:45035619	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 1963 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 10437236 
mrq_lat_table:803250 	128332 	88088 	192243 	235337 	184644 	109834 	50688 	11502 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1168663 	628753 	1148 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1636225 	75617 	412 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1028159 	192887 	2957 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2894 	169 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.579937  8.243223  8.667199  8.531029  7.640567  7.779803  8.496384  8.250219  8.702532  8.502650  8.091216  7.923904  9.024786  9.009386  7.970973  8.100295 
dram[1]:  8.871151  8.914495  7.959550  7.801762  7.286509  7.226207  9.185728  8.725163  9.122275  9.036620  7.855155  7.753635  8.333859  8.066463  8.153675  7.794180 
dram[2]:  8.908366  8.580199  8.760098  8.618005  7.537410  7.581042  8.740465  8.242105  9.073516  8.519469  8.237768  7.628776  8.918919  8.748964  7.539483  7.289865 
dram[3]:  8.627315  8.680901  8.092917  7.971493  7.452347  7.327273  9.017275  8.510870  8.444736  8.186225  7.810458  7.772358  8.654918  8.223520  8.026042  7.607193 
dram[4]:  9.104235  9.059968  8.759274  8.645240  7.681852  7.400000  8.513704  8.483701  8.430823  8.180119  8.408092  8.320278  8.619592  8.535975  7.792058  7.494444 
dram[5]:  8.474458  8.377200  8.183056  8.133835  7.607988  7.421356  9.421722  9.170476  8.074664  8.136095  8.235142  7.994147  8.917230  8.827759  8.003709  7.756290 
dram[6]:  9.446074  8.850445  8.626794  8.795122  7.563744  7.289773  8.730735  8.652291  8.578431  8.502650  8.163962  8.334786  8.035798  8.023310  7.846263  7.561042 
dram[7]:  8.606918  8.194611  8.020756  7.944200  7.877206  7.530447  9.478347  9.102079  7.624799  7.190585  8.399657  8.258010  9.138053  9.170515  7.968908  7.723196 
dram[8]:  8.771635  8.472910  8.433359  8.553360  7.234375  7.317529  8.941504  8.883764  8.576993  8.248258  8.035275  8.203518  8.395122  8.241021  8.141064  7.623790 
dram[9]:  8.451247  8.137554  8.284840  8.038633  8.143085  7.782277  9.066855  8.754545  7.839404  7.612540  8.479653  8.154871  9.073813  8.994774  7.740315  7.593244 
dram[10]:  8.944000  8.908366  8.418677  8.425234  7.480176  7.256410  9.239923  9.231064  8.469588  7.997466  8.100841  8.046744  8.347035  8.229930  8.040983  7.729943 
average row locality = 1808972/219439 = 8.243621
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7321      7320      7276      7276      6958      6958      6394      6394      6505      6505      6498      6498      7119      7119      7335      7335 
dram[1]:      7320      7320      7159      7159      7073      7073      6394      6394      6504      6504      6517      6517      7119      7119      7334      7333 
dram[2]:      7436      7436      7159      7159      7072      7072      6393      6393      6507      6507      6515      6515      7120      7120      7238      7238 
dram[3]:      7437      7437      7159      7159      7073      7073      6393      6393      6507      6507      6497      6497      7119      7119      7236      7236 
dram[4]:      7436      7436      7158      7158      6978      6978      6509      6509      6508      6508      6497      6497      7119      7119      7241      7241 
dram[5]:      7322      7322      7254      7254      6978      6978      6509      6509      6505      6505      6498      6498      7118      7118      7238      7238 
dram[6]:      7321      7321      7254      7254      6956      6956      6510      6510      6505      6505      6497      6497      7003      7003      7356      7356 
dram[7]:      7321      7321      7256      7256      6956      6956      6510      6510      6428      6428      6614      6614      7003      7003      7353      7353 
dram[8]:      7320      7320      7256      7256      6917      6917      6510      6510      6427      6427      6615      6615      7003      7003      7355      7356 
dram[9]:      7437      7437      7256      7256      6918      6918      6509      6510      6428      6428      6614      6614      7003      7003      7239      7239 
dram[10]:      7436      7436      7254      7254      6919      6919      6508      6508      6427      6427      6538      6538      7119      7119      7240      7240 
total reads: 1219292
bank skew: 7437/6393 = 1.16
chip skew: 110892/110804 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:       2002      1985      1922      1907      1805      1791      1942      1924      1961      1947      1969      1953      2139      2121      2056      2040
dram[1]:       2002      1987      1902      1885      1829      1814      1941      1928      1962      1946      1965      1948      2138      2121      2057      2043
dram[2]:       2020      2004      1903      1888      1829      1815      1941      1924      1960      1946      1966      1950      2138      2120      2029      2013
dram[3]:       2020      2005      1903      1885      1829      1814      1942      1929      1963      1945      1972      1955      2140      2121      2030      2015
dram[4]:       2019      2005      1903      1889      1820      1803      1964      1949      1961      1947      1973      1958      2137      2120      2029      2013
dram[5]:       2000      1983      1911      1896      1819      1804      1965      1950      1962      1947      1972      1954      2139      2121      2030      2016
dram[6]:       1999      1986      1911      1897      1822      1807      1963      1949      1961      1948      1973      1957      2120      2102      2048      2034
dram[7]:       1999      1983      1911      1895      1822      1808      1965      1949      1946      1929      1995      1978      2122      2105      2051      2035
dram[8]:       1999      1987      1911      1896      1814      1797      1964      1949      1946      1932      1995      1979      2121      2103      2048      2034
dram[9]:       2018      2002      1912      1895      1813      1799      1964      1949      1946      1929      1995      1978      2122      2105      2033      2015
dram[10]:       2020      2005      1910      1896      1813      1796      1964      1949      1946      1931      1980      1963      2138      2122      2032      2017
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2528054 n_act=19741 n_pre=19725 n_req=164397 n_rd=443244 n_write=214344 bw_util=0.4078
n_activity=2231855 dram_eff=0.5893
bk0: 29284a 2937538i bk1: 29280a 2952301i bk2: 29104a 2942212i bk3: 29104a 2951150i bk4: 27832a 2962959i bk5: 27832a 2968978i bk6: 25576a 2978351i bk7: 25576a 2985564i bk8: 26020a 2975277i bk9: 26020a 2979790i bk10: 25992a 2975310i bk11: 25992a 2987152i bk12: 28476a 2947621i bk13: 28476a 2956963i bk14: 29340a 2929322i bk15: 29340a 2937489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25155
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f0e6c870fe0 :  mf: uid=25064558, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (10437236), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527306 n_act=20059 n_pre=20043 n_req=164425 n_rd=443356 n_write=214344 bw_util=0.4079
n_activity=2237576 dram_eff=0.5879
bk0: 29280a 2940129i bk1: 29280a 2955829i bk2: 28636a 2946928i bk3: 28636a 2956186i bk4: 28292a 2957166i bk5: 28292a 2961014i bk6: 25576a 2979233i bk7: 25576a 2986365i bk8: 26016a 2977302i bk9: 26016a 2982616i bk10: 26068a 2980063i bk11: 26068a 2987251i bk12: 28476a 2946699i bk13: 28476a 2953945i bk14: 29336a 2930545i bk15: 29332a 2935804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527294 n_act=19907 n_pre=19891 n_req=164504 n_rd=443520 n_write=214496 bw_util=0.4081
n_activity=2231292 dram_eff=0.5898
bk0: 29744a 2931277i bk1: 29744a 2945517i bk2: 28636a 2946861i bk3: 28636a 2956070i bk4: 28288a 2958528i bk5: 28288a 2961470i bk6: 25572a 2978050i bk7: 25572a 2987585i bk8: 26028a 2977865i bk9: 26028a 2980195i bk10: 26060a 2978484i bk11: 26060a 2988174i bk12: 28480a 2951381i bk13: 28480a 2960521i bk14: 28952a 2933458i bk15: 28952a 2937313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2208
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2526916 n_act=20248 n_pre=20232 n_req=164428 n_rd=443368 n_write=214344 bw_util=0.4079
n_activity=2230608 dram_eff=0.5897
bk0: 29748a 2931118i bk1: 29748a 2944961i bk2: 28636a 2944859i bk3: 28636a 2953353i bk4: 28292a 2954126i bk5: 28292a 2958930i bk6: 25572a 2978731i bk7: 25572a 2982626i bk8: 26028a 2973161i bk9: 26028a 2978059i bk10: 25988a 2979141i bk11: 25988a 2988515i bk12: 28476a 2942512i bk13: 28476a 2947160i bk14: 28944a 2933844i bk15: 28944a 2941793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25626
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f0e6c99a120 :  mf: uid=25064559, sid01:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (10437236), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527470 n_act=19791 n_pre=19775 n_req=164518 n_rd=443568 n_write=214504 bw_util=0.4081
n_activity=2232913 dram_eff=0.5894
bk0: 29744a 2935373i bk1: 29744a 2944536i bk2: 28632a 2949357i bk3: 28632a 2956201i bk4: 27912a 2960032i bk5: 27912a 2968628i bk6: 26036a 2971765i bk7: 26036a 2980741i bk8: 26032a 2974475i bk9: 26032a 2978891i bk10: 25988a 2980503i bk11: 25988a 2993076i bk12: 28476a 2948005i bk13: 28476a 2957258i bk14: 28964a 2933683i bk15: 28964a 2941940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527580 n_act=19912 n_pre=19896 n_req=164430 n_rd=443376 n_write=214344 bw_util=0.4079
n_activity=2232506 dram_eff=0.5892
bk0: 29288a 2936931i bk1: 29288a 2947648i bk2: 29016a 2943365i bk3: 29016a 2947895i bk4: 27912a 2963797i bk5: 27912a 2966022i bk6: 26036a 2975254i bk7: 26036a 2984294i bk8: 26020a 2973556i bk9: 26020a 2974126i bk10: 25992a 2982330i bk11: 25992a 2991318i bk12: 28472a 2947904i bk13: 28472a 2953921i bk14: 28952a 2938667i bk15: 28952a 2945636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25127
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527828 n_act=19868 n_pre=19852 n_req=164390 n_rd=443216 n_write=214344 bw_util=0.4078
n_activity=2228055 dram_eff=0.5903
bk0: 29284a 2939249i bk1: 29284a 2950376i bk2: 29016a 2944587i bk3: 29016a 2949820i bk4: 27824a 2961444i bk5: 27824a 2968669i bk6: 26040a 2973524i bk7: 26040a 2983246i bk8: 26020a 2975449i bk9: 26020a 2978348i bk10: 25988a 2975599i bk11: 25988a 2989089i bk12: 28012a 2951394i bk13: 28012a 2962940i bk14: 29424a 2931592i bk15: 29424a 2933716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23756
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2526868 n_act=20036 n_pre=20020 n_req=164546 n_rd=443528 n_write=214656 bw_util=0.4082
n_activity=2232587 dram_eff=0.5896
bk0: 29284a 2937964i bk1: 29284a 2949231i bk2: 29024a 2943327i bk3: 29024a 2953323i bk4: 27824a 2962340i bk5: 27824a 2967533i bk6: 26040a 2974863i bk7: 26040a 2982826i bk8: 25712a 2975662i bk9: 25712a 2981167i bk10: 26456a 2974650i bk11: 26456a 2982050i bk12: 28012a 2953466i bk13: 28012a 2961923i bk14: 29412a 2935554i bk15: 29412a 2939884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22505
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527558 n_act=19997 n_pre=19981 n_req=164393 n_rd=443228 n_write=214344 bw_util=0.4078
n_activity=2233932 dram_eff=0.5887
bk0: 29280a 2938771i bk1: 29280a 2950805i bk2: 29024a 2944255i bk3: 29024a 2952842i bk4: 27668a 2962762i bk5: 27668a 2968312i bk6: 26040a 2970085i bk7: 26040a 2979731i bk8: 25708a 2976012i bk9: 25708a 2981864i bk10: 26460a 2972641i bk11: 26460a 2981728i bk12: 28012a 2949709i bk13: 28012a 2959482i bk14: 29420a 2930894i bk15: 29424a 2934845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23872
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f0e6c8d5ec0 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10437236), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527586 n_act=19980 n_pre=19964 n_req=164395 n_rd=443234 n_write=214344 bw_util=0.4078
n_activity=2230892 dram_eff=0.5895
bk0: 29748a 2930748i bk1: 29748a 2941553i bk2: 29024a 2943154i bk3: 29022a 2950909i bk4: 27672a 2968857i bk5: 27672a 2969672i bk6: 26036a 2972032i bk7: 26040a 2980746i bk8: 25712a 2974937i bk9: 25712a 2983523i bk10: 26456a 2971783i bk11: 26456a 2981243i bk12: 28012a 2954708i bk13: 28012a 2962114i bk14: 28956a 2936486i bk15: 28956a 2943631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23789
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3225108 n_nop=2527138 n_act=19901 n_pre=19885 n_req=164546 n_rd=443528 n_write=214656 bw_util=0.4082
n_activity=2235205 dram_eff=0.5889
bk0: 29744a 2934055i bk1: 29744a 2944698i bk2: 29016a 2944525i bk3: 29016a 2951410i bk4: 27676a 2968836i bk5: 27676a 2970830i bk6: 26032a 2973323i bk7: 26032a 2982042i bk8: 25708a 2981350i bk9: 25708a 2985245i bk10: 26152a 2977198i bk11: 26152a 2985918i bk12: 28476a 2945339i bk13: 28476a 2952270i bk14: 28960a 2938924i bk15: 28960a 2944723i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55406, Miss_rate = 0.672, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[1]: Access = 82396, Miss = 55405, Miss_rate = 0.672, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[2]: Access = 82435, Miss = 55420, Miss_rate = 0.672, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55419, Miss_rate = 0.672, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[4]: Access = 82485, Miss = 55440, Miss_rate = 0.672, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[5]: Access = 82466, Miss = 55440, Miss_rate = 0.672, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55421, Miss_rate = 0.673, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[7]: Access = 82387, Miss = 55421, Miss_rate = 0.673, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55446, Miss_rate = 0.672, Pending_hits = 338, Reservation_fails = 1
L2_cache_bank[9]: Access = 82513, Miss = 55446, Miss_rate = 0.672, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55422, Miss_rate = 0.672, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[11]: Access = 82435, Miss = 55422, Miss_rate = 0.672, Pending_hits = 1515, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55402, Miss_rate = 0.672, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[13]: Access = 82435, Miss = 55402, Miss_rate = 0.672, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55441, Miss_rate = 0.672, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55441, Miss_rate = 0.672, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55403, Miss_rate = 0.672, Pending_hits = 325, Reservation_fails = 1
L2_cache_bank[17]: Access = 82416, Miss = 55404, Miss_rate = 0.672, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[18]: Access = 82415, Miss = 55404, Miss_rate = 0.672, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55405, Miss_rate = 0.672, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[20]: Access = 82552, Miss = 55441, Miss_rate = 0.672, Pending_hits = 331, Reservation_fails = 1
L2_cache_bank[21]: Access = 82552, Miss = 55441, Miss_rate = 0.672, Pending_hits = 1489, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1219292
L2_total_cache_miss_rate = 0.6721
L2_total_cache_pending_hits = 19941
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 574835
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 629594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.128

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58885
	minimum = 6
	maximum = 42
Network latency average = 8.46597
	minimum = 6
	maximum = 42
Slowest packet = 3609004
Flit latency average = 6.94371
	minimum = 6
	maximum = 38
Slowest flit = 9947147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239434
	minimum = 0.0189471 (at node 5)
	maximum = 0.0284206 (at node 0)
Accepted packet rate average = 0.0239434
	minimum = 0.0189471 (at node 5)
	maximum = 0.0284206 (at node 0)
Injected flit rate average = 0.0659915
	minimum = 0.0436607 (at node 5)
	maximum = 0.0874759 (at node 42)
Accepted flit rate average= 0.0659915
	minimum = 0.0607543 (at node 5)
	maximum = 0.0911314 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.09502 (39 samples)
	minimum = 6 (39 samples)
	maximum = 82.4872 (39 samples)
Network latency average = 8.80326 (39 samples)
	minimum = 6 (39 samples)
	maximum = 77.0256 (39 samples)
Flit latency average = 7.44148 (39 samples)
	minimum = 6 (39 samples)
	maximum = 73.1538 (39 samples)
Fragmentation average = 0.0385412 (39 samples)
	minimum = 0 (39 samples)
	maximum = 32.641 (39 samples)
Injected packet rate average = 0.0230997 (39 samples)
	minimum = 0.0182796 (39 samples)
	maximum = 0.0274189 (39 samples)
Accepted packet rate average = 0.0230997 (39 samples)
	minimum = 0.0182796 (39 samples)
	maximum = 0.0274189 (39 samples)
Injected flit rate average = 0.0636665 (39 samples)
	minimum = 0.0421213 (39 samples)
	maximum = 0.0844012 (39 samples)
Accepted flit rate average = 0.0636665 (39 samples)
	minimum = 0.0586156 (39 samples)
	maximum = 0.0879211 (39 samples)
Injected packet size average = 2.75616 (39 samples)
Accepted packet size average = 2.75616 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 48 min, 26 sec (6506 sec)
gpgpu_simulation_rate = 172933 (inst/sec)
gpgpu_simulation_rate = 1604 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401680 (mode=performance simulation) on stream 3
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 3, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39165
gpu_sim_insn = 28848876
gpu_ipc =     736.5984
gpu_tot_sim_cycle = 10698552
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     107.8609
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 141527
gpu_stall_icnt2sh    = 22651
partiton_reqs_in_parallel = 861630
partiton_reqs_in_parallel_total    = 38070185
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6390
partiton_reqs_in_parallel_util = 861630
partiton_reqs_in_parallel_util_total    = 38070185
gpu_sim_cycle_parition_util = 39165
gpu_tot_sim_cycle_parition_util    = 1736208
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9288
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.5453 GB/Sec
L2_BW_total  =      16.4846 GB/Sec
gpu_total_sim_rate=173136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 4232
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23164888
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4232
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193109, 185562, 185890, 192673, 193132, 185629, 185918, 192640, 53224, 51037, 51229, 34942, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 293165
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1281
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 290440
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1206185	W0_Idle:11742898	W0_Scoreboard:46178277	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 2060 
maxdqlatency = 0 
maxmflatency = 222309 
averagemflatency = 1920 
max_icnt2mem_latency = 221122 
max_icnt2sh_latency = 10698551 
mrq_lat_table:822221 	130657 	90111 	197756 	242653 	190427 	112997 	52190 	11530 	4462 	591 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1196858 	647042 	1168 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	54 	1680627 	77704 	426 	0 	86733 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1054849 	197533 	3005 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15120 	30240 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2970 	171 	0 	0 	0 	0 	0 	0 	0 	0 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:    188455    187877    188033    187514    187665    187174    186606    186141    186272    185837    190680    190092    190130    189531    189487    188908 
dram[1]:    188439    188045    188044    187516    187581    187076    186634    186139    186317    185763    190684    190136    190144    189558    189422    188837 
dram[2]:    188390    187892    188016    187488    187639    187110    186587    186081    186206    185749    190739    190172    190123    189529    189477    188903 
dram[3]:    188483    187965    188050    187530    187502    186983    186676    186216    186259    185735    190670    190111    190162    189581    189471    188896 
dram[4]:    188365    187927    188023    187581    187667    187220    186608    186154    186226    185794    190725    190221    190125    189528    189482    188902 
dram[5]:    188421    187941    188099    187571    187553    187009    186628    186084    186269    185754    190673    190104    190163    189584    189463    188902 
dram[6]:    188324    187840    187948    187477    187181    186674    186616    186151    186221    185871    190722    190254    190143    189568    189428    188846 
dram[7]:    188463    187896    188031    187505    187594    187045    186623    186093    186320    185752    190674    190106    190161    189571    189471    188916 
dram[8]:    188371    187904    187951    187403    187224    186707    186690    186224    186258    185759    190734    190142    190149    189555    189427    188855 
dram[9]:    188441    187917    188031    187527    187650    187101    186669    186122    186332    185771    190678    190124    190160    189570    189502    188925 
dram[10]:    188342    187895    187977    187423    187187    186594    186748    186205    186300    185740    190650    190090    190147    189567    189429    188852 
average row accesses per activate:
dram[0]:  8.456326  8.113440  8.595220  8.490479  7.512491  7.654545  8.418706  8.141167  8.542388  8.354484  7.974047  7.828025  8.915911  8.901235  7.864525  7.975921 
dram[1]:  8.718167  8.772656  7.853132  7.703390  7.165779  7.108983  9.043193  8.591436  8.984531  8.935746  7.726274  7.630519  8.218085  7.940529  8.083991  7.717615 
dram[2]:  8.747521  8.463469  8.677804  8.528538  7.381344  7.432321  8.667867  8.133446  8.890189  8.384550  8.099506  7.558711  8.786352  8.625199  7.390113  7.146641 
dram[3]:  8.508161  8.571749  7.967860  7.864456  7.351776  7.194519  8.916667  8.359375  8.300000  8.082651  7.694118  7.670055  8.509048  8.101124  7.934720  7.483762 
dram[4]:  8.945397  8.889922  8.663225  8.554510  7.519573  7.266162  8.399149  8.384877  8.314815  8.063673  8.257576  8.202341  8.502358  8.436037  7.679389  7.397059 
dram[5]:  8.381343  8.252021  8.059506  8.024567  7.503551  7.326630  9.327977  9.070772  7.938103  8.021934  8.162230  7.918483  8.827755  8.713941  7.879630  7.613902 
dram[6]:  9.319502  8.739300  8.490826  8.690141  7.429175  7.181199  8.545455  8.515962  8.483677  8.397109  8.027823  8.188647  7.939940  7.904335  7.716041  7.436842 
dram[7]:  8.443609  8.055954  7.928622  7.800562  7.803109  7.450177  9.328922  8.989071  7.508501  7.097151  8.271605  8.164094  9.031597  9.016198  7.831601  7.620364 
dram[8]:  8.651002  8.330119  8.333083  8.421532  7.117007  7.185440  8.820375  8.734513  8.536907  8.191400  7.901730  8.073092  8.307934  8.173106  8.004957  7.496021 
dram[9]:  8.268926  7.975661  8.203840  7.957020  7.993124  7.631656  8.907040  8.627623  7.687500  7.497685  8.361065  7.988871  8.955123  8.850209  7.619835  7.490860 
dram[10]:  8.794478  8.734197  8.306657  8.325337  7.389831  7.157319  9.086556  9.028362  8.404844  7.950900  7.996767  7.958166  8.193182  8.119370  7.892297  7.578767 
average row locality = 1855596/228413 = 8.123863
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7510      7509      7468      7468      7145      7145      6551      6551      6675      6675      6672      6672      7295      7295      7522      7522 
dram[1]:      7509      7509      7348      7348      7263      7263      6551      6551      6674      6674      6691      6691      7295      7295      7521      7520 
dram[2]:      7628      7628      7348      7348      7262      7262      6550      6550      6677      6677      6689      6689      7296      7296      7423      7423 
dram[3]:      7629      7629      7348      7348      7263      7263      6550      6550      6677      6677      6670      6670      7295      7295      7421      7421 
dram[4]:      7628      7628      7347      7347      7165      7165      6669      6669      6678      6678      6670      6670      7295      7295      7426      7426 
dram[5]:      7511      7511      7446      7446      7165      7165      6669      6669      6675      6675      6671      6671      7294      7294      7423      7423 
dram[6]:      7510      7510      7446      7446      7142      7142      6670      6670      6675      6675      6670      6670      7176      7176      7544      7544 
dram[7]:      7510      7510      7448      7448      7142      7142      6670      6670      6596      6596      6790      6790      7176      7176      7541      7541 
dram[8]:      7509      7509      7448      7448      7102      7102      6670      6670      6595      6595      6791      6791      7176      7176      7543      7544 
dram[9]:      7629      7629      7448      7448      7103      7103      6669      6670      6597      6597      6790      6790      7176      7176      7424      7424 
dram[10]:      7628      7628      7446      7446      7104      7104      6668      6668      6596      6596      6712      6712      7295      7295      7425      7425 
total reads: 1250796
bank skew: 7629/6550 = 1.16
chip skew: 113756/113666 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:       1957      1940      1878      1864      1763      1749      1900      1883      1918      1903      1924      1908      2094      2076      2010      1995
dram[1]:       1957      1943      1859      1842      1786      1772      1899      1886      1918      1902      1920      1904      2093      2076      2012      1998
dram[2]:       1975      1960      1860      1845      1787      1773      1899      1883      1916      1902      1921      1906      2093      2075      1984      1969
dram[3]:       1975      1960      1859      1842      1786      1771      1900      1888      1919      1902      1928      1910      2095      2076      1985      1971
dram[4]:       1974      1960      1859      1846      1777      1761      1921      1907      1918      1903      1928      1913      2092      2076      1984      1969
dram[5]:       1955      1938      1868      1853      1777      1762      1923      1908      1918      1903      1928      1910      2094      2076      1986      1971
dram[6]:       1955      1942      1867      1854      1780      1765      1921      1907      1917      1904      1929      1913      2076      2058      2003      1989
dram[7]:       1955      1939      1867      1851      1780      1766      1922      1907      1902      1886      1950      1933      2078      2060      2006      1990
dram[8]:       1955      1943      1868      1853      1772      1756      1921      1907      1902      1888      1950      1934      2076      2059      2003      1989
dram[9]:       1973      1958      1868      1852      1771      1757      1922      1907      1903      1885      1950      1933      2078      2061      1988      1970
dram[10]:       1975      1960      1866      1852      1771      1755      1922      1907      1902      1887      1935      1918      2093      2077      1987      1973
maximum mf latency per bank:
dram[0]:     220283    219870    219474    219242    219632    219293    218619    218270    218322    218139    221186    219649    222181    220743    221664    220327
dram[1]:     220173    219963    219747    219357    219496    219031    218779    218310    218331    217999    221199    219681    222155    220738    222174    220591
dram[2]:     220107    219825    219459    219075    219638    219293    218685    218210    218426    218080    221178    219725    222160    220704    221601    220402
dram[3]:     220445    220189    219589    219276    219511    219078    218950    218555    218339    217856    221313    219864    222243    220826    221538    219985
dram[4]:     220278    219889    219576    219251    219880    219378    218630    218657    218220    217975    221290    219862    222196    220816    221585    220263
dram[5]:     220247    219848    219650    219401    219566    218923    218933    218507    218281    217952    221309    219858    222150    220758    221776    219990
dram[6]:     220137    219947    219501    219320    219516    219123    218846    218369    218133    217970    221299    219905    222162    220900    221911    220581
dram[7]:     220246    219811    219623    219231    219653    219156    218883    218507    218189    217818    221344    219856    222222    220716    221746    220062
dram[8]:     220208    219954    219514    219241    219481    218999    218668    218302    218032    217801    221375    219900    222228    220767    221948    220450
dram[9]:     220341    219898    219673    219303    219461    219182    218743    218436    218328    217775    221335    219848    222187    220716    221805    220162
dram[10]:     220238    219843    219501    219210    219545    219031    218733    218295    218088    217867    221289    219905    222309    220897    222093    220445
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2582256 n_act=20525 n_pre=20509 n_req=168635 n_rd=454700 n_write=219840 bw_util=0.4091
n_activity=2290665 dram_eff=0.5889
bk0: 30040a 3003018i bk1: 30036a 3017862i bk2: 29872a 3007342i bk3: 29872a 3016772i bk4: 28580a 3028397i bk5: 28580a 3034847i bk6: 26204a 3044698i bk7: 26204a 3052291i bk8: 26700a 3041621i bk9: 26700a 3045934i bk10: 26688a 3041524i bk11: 26688a 3053792i bk12: 29180a 3013434i bk13: 29180a 3023318i bk14: 30088a 2994485i bk15: 30088a 3002810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25678
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581444 n_act=20875 n_pre=20859 n_req=168663 n_rd=454812 n_write=219840 bw_util=0.4091
n_activity=2296381 dram_eff=0.5876
bk0: 30036a 3005560i bk1: 30036a 3021548i bk2: 29392a 3012374i bk3: 29392a 3021483i bk4: 29052a 3022274i bk5: 29052a 3026465i bk6: 26204a 3045511i bk7: 26204a 3052606i bk8: 26696a 3043375i bk9: 26696a 3049249i bk10: 26764a 3046280i bk11: 26764a 3053451i bk12: 29180a 3012916i bk13: 29180a 3019852i bk14: 30084a 2995974i bk15: 30080a 3001258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24588
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581380 n_act=20741 n_pre=20725 n_req=168746 n_rd=454984 n_write=220000 bw_util=0.4094
n_activity=2290465 dram_eff=0.5894
bk0: 30512a 2996500i bk1: 30512a 3010878i bk2: 29392a 3011922i bk3: 29392a 3021861i bk4: 29048a 3023547i bk5: 29048a 3026767i bk6: 26200a 3044538i bk7: 26200a 3054336i bk8: 26708a 3044179i bk9: 26708a 3046491i bk10: 26756a 3044429i bk11: 26756a 3054721i bk12: 29184a 3017065i bk13: 29184a 3026690i bk14: 29692a 2998421i bk15: 29692a 3002404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22526
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581026 n_act=21078 n_pre=21062 n_req=168666 n_rd=454824 n_write=219840 bw_util=0.4092
n_activity=2289425 dram_eff=0.5894
bk0: 30516a 2996024i bk1: 30516a 3010534i bk2: 29392a 3009963i bk3: 29392a 3018533i bk4: 29052a 3019338i bk5: 29052a 3024676i bk6: 26200a 3045021i bk7: 26200a 3049058i bk8: 26708a 3039248i bk9: 26708a 3044479i bk10: 26680a 3045422i bk11: 26680a 3055043i bk12: 29180a 3008240i bk13: 29180a 3013273i bk14: 29684a 2999067i bk15: 29684a 3007236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f0e6cf2ab10 :  mf: uid=25707204, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10698551), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581614 n_act=20605 n_pre=20589 n_req=168756 n_rd=455022 n_write=220000 bw_util=0.4094
n_activity=2291371 dram_eff=0.5892
bk0: 30512a 3000695i bk1: 30512a 3010216i bk2: 29388a 3014509i bk3: 29388a 3021748i bk4: 28660a 3025195i bk5: 28658a 3033941i bk6: 26676a 3037881i bk7: 26676a 3047520i bk8: 26712a 3040383i bk9: 26712a 3044891i bk10: 26680a 3046880i bk11: 26680a 3059805i bk12: 29180a 3013723i bk13: 29180a 3023376i bk14: 29704a 2999103i bk15: 29704a 3007198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581778 n_act=20698 n_pre=20682 n_req=168668 n_rd=454832 n_write=219840 bw_util=0.4092
n_activity=2291289 dram_eff=0.5889
bk0: 30044a 3001867i bk1: 30044a 3012956i bk2: 29784a 3008522i bk3: 29784a 3013357i bk4: 28660a 3029254i bk5: 28660a 3031624i bk6: 26676a 3041533i bk7: 26676a 3051010i bk8: 26700a 3039951i bk9: 26700a 3040585i bk10: 26684a 3048860i bk11: 26684a 3058145i bk12: 29176a 3014244i bk13: 29176a 3020510i bk14: 29692a 3004051i bk15: 29692a 3010831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25624
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581958 n_act=20692 n_pre=20676 n_req=168626 n_rd=454664 n_write=219840 bw_util=0.4091
n_activity=2287117 dram_eff=0.5898
bk0: 30040a 3004500i bk1: 30040a 3015659i bk2: 29784a 3009987i bk3: 29784a 3015535i bk4: 28568a 3026527i bk5: 28568a 3034350i bk6: 26680a 3039481i bk7: 26680a 3050066i bk8: 26700a 3041765i bk9: 26700a 3044677i bk10: 26680a 3041700i bk11: 26680a 3055694i bk12: 28704a 3017576i bk13: 28704a 3029160i bk14: 30176a 2996798i bk15: 30176a 2998741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24304
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581002 n_act=20850 n_pre=20834 n_req=168786 n_rd=454984 n_write=220160 bw_util=0.4094
n_activity=2291626 dram_eff=0.5892
bk0: 30040a 3003286i bk1: 30040a 3014243i bk2: 29792a 3008456i bk3: 29792a 3018576i bk4: 28568a 3027962i bk5: 28568a 3033216i bk6: 26680a 3041279i bk7: 26680a 3049520i bk8: 26384a 3041573i bk9: 26384a 3047232i bk10: 27160a 3040445i bk11: 27160a 3048945i bk12: 28704a 3019546i bk13: 28704a 3028424i bk14: 30164a 3000822i bk15: 30164a 3005661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f0e6d0d0d90 :  mf: uid=25707202, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10698546), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581728 n_act=20801 n_pre=20785 n_req=168629 n_rd=454676 n_write=219840 bw_util=0.4091
n_activity=2292709 dram_eff=0.5884
bk0: 30036a 3004259i bk1: 30036a 3016183i bk2: 29792a 3009403i bk3: 29792a 3018121i bk4: 28408a 3027864i bk5: 28408a 3033592i bk6: 26680a 3036616i bk7: 26680a 3046156i bk8: 26380a 3042589i bk9: 26380a 3048344i bk10: 27164a 3038626i bk11: 27164a 3048268i bk12: 28704a 3016066i bk13: 28704a 3026086i bk14: 30172a 2996083i bk15: 30176a 2999986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581650 n_act=20832 n_pre=20816 n_req=168633 n_rd=454692 n_write=219840 bw_util=0.4091
n_activity=2289734 dram_eff=0.5892
bk0: 30516a 2995829i bk1: 30516a 3006166i bk2: 29792a 3007968i bk3: 29792a 3016147i bk4: 28412a 3034311i bk5: 28412a 3035112i bk6: 26676a 3038107i bk7: 26680a 3047071i bk8: 26388a 3041223i bk9: 26388a 3049663i bk10: 27160a 3038205i bk11: 27160a 3047418i bk12: 28704a 3020795i bk13: 28704a 3028527i bk14: 29696a 3001808i bk15: 29696a 3009105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24485
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f0e6cefd960 :  mf: uid=25707203, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (10698550), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3297830 n_nop=2581260 n_act=20717 n_pre=20701 n_req=168788 n_rd=454992 n_write=220160 bw_util=0.4095
n_activity=2294484 dram_eff=0.5885
bk0: 30512a 2999391i bk1: 30512a 3010061i bk2: 29784a 3010072i bk3: 29784a 3017131i bk4: 28416a 3034591i bk5: 28416a 3036384i bk6: 26672a 3039772i bk7: 26672a 3048528i bk8: 26384a 3047817i bk9: 26384a 3051606i bk10: 26848a 3043160i bk11: 26848a 3052491i bk12: 29180a 3011346i bk13: 29180a 3018509i bk14: 29700a 3004170i bk15: 29700a 3010324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23103

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 56838, Miss_rate = 0.672, Pending_hits = 349, Reservation_fails = 0
L2_cache_bank[1]: Access = 84508, Miss = 56837, Miss_rate = 0.673, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[2]: Access = 84548, Miss = 56852, Miss_rate = 0.672, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 56851, Miss_rate = 0.672, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[4]: Access = 84600, Miss = 56873, Miss_rate = 0.672, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[5]: Access = 84580, Miss = 56873, Miss_rate = 0.672, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 56853, Miss_rate = 0.673, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[7]: Access = 84500, Miss = 56853, Miss_rate = 0.673, Pending_hits = 1482, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 56878, Miss_rate = 0.672, Pending_hits = 346, Reservation_fails = 1
L2_cache_bank[9]: Access = 84628, Miss = 56878, Miss_rate = 0.672, Pending_hits = 1523, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 56854, Miss_rate = 0.672, Pending_hits = 352, Reservation_fails = 0
L2_cache_bank[11]: Access = 84548, Miss = 56854, Miss_rate = 0.672, Pending_hits = 1526, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 56833, Miss_rate = 0.673, Pending_hits = 334, Reservation_fails = 0
L2_cache_bank[13]: Access = 84548, Miss = 56833, Miss_rate = 0.672, Pending_hits = 1493, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 56873, Miss_rate = 0.672, Pending_hits = 336, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 56873, Miss_rate = 0.672, Pending_hits = 1520, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 56834, Miss_rate = 0.672, Pending_hits = 330, Reservation_fails = 1
L2_cache_bank[17]: Access = 84528, Miss = 56835, Miss_rate = 0.672, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[18]: Access = 84528, Miss = 56836, Miss_rate = 0.672, Pending_hits = 316, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 56837, Miss_rate = 0.672, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[20]: Access = 84668, Miss = 56874, Miss_rate = 0.672, Pending_hits = 337, Reservation_fails = 1
L2_cache_bank[21]: Access = 84668, Miss = 56874, Miss_rate = 0.672, Pending_hits = 1500, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1250796
L2_total_cache_miss_rate = 0.6722
L2_total_cache_pending_hits = 20115
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 589661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 645978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 92
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 367
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.128

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50883
	minimum = 6
	maximum = 54
Network latency average = 8.38655
	minimum = 6
	maximum = 50
Slowest packet = 3681055
Flit latency average = 6.84167
	minimum = 6
	maximum = 46
Slowest flit = 10145711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 7)
Accepted packet rate average = 0.0237483
	minimum = 0.0187928 (at node 0)
	maximum = 0.0281892 (at node 7)
Injected flit rate average = 0.065454
	minimum = 0.0433051 (at node 0)
	maximum = 0.0867634 (at node 42)
Accepted flit rate average= 0.065454
	minimum = 0.0602594 (at node 0)
	maximum = 0.0903891 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.08036 (40 samples)
	minimum = 6 (40 samples)
	maximum = 81.775 (40 samples)
Network latency average = 8.79284 (40 samples)
	minimum = 6 (40 samples)
	maximum = 76.35 (40 samples)
Flit latency average = 7.42648 (40 samples)
	minimum = 6 (40 samples)
	maximum = 72.475 (40 samples)
Fragmentation average = 0.0375776 (40 samples)
	minimum = 0 (40 samples)
	maximum = 31.825 (40 samples)
Injected packet rate average = 0.023116 (40 samples)
	minimum = 0.0182924 (40 samples)
	maximum = 0.0274382 (40 samples)
Accepted packet rate average = 0.023116 (40 samples)
	minimum = 0.0182924 (40 samples)
	maximum = 0.0274382 (40 samples)
Injected flit rate average = 0.0637112 (40 samples)
	minimum = 0.0421509 (40 samples)
	maximum = 0.0844603 (40 samples)
Accepted flit rate average = 0.0637112 (40 samples)
	minimum = 0.0586567 (40 samples)
	maximum = 0.0879828 (40 samples)
Injected packet size average = 2.75616 (40 samples)
Accepted packet size average = 2.75616 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 51 min, 5 sec (6665 sec)
gpgpu_simulation_rate = 173136 (inst/sec)
gpgpu_simulation_rate = 1605 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62694 Tlb_miss: 3532 Tlb_hit_rate: 0.946667
Shader1: Tlb_access: 66812 Tlb_hit: 63064 Tlb_miss: 3748 Tlb_hit_rate: 0.943902
Shader2: Tlb_access: 66812 Tlb_hit: 62992 Tlb_miss: 3820 Tlb_hit_rate: 0.942825
Shader3: Tlb_access: 66812 Tlb_hit: 63141 Tlb_miss: 3671 Tlb_hit_rate: 0.945055
Shader4: Tlb_access: 66812 Tlb_hit: 63137 Tlb_miss: 3675 Tlb_hit_rate: 0.944995
Shader5: Tlb_access: 66812 Tlb_hit: 63126 Tlb_miss: 3686 Tlb_hit_rate: 0.944830
Shader6: Tlb_access: 66812 Tlb_hit: 63046 Tlb_miss: 3766 Tlb_hit_rate: 0.943633
Shader7: Tlb_access: 66812 Tlb_hit: 63134 Tlb_miss: 3678 Tlb_hit_rate: 0.944950
Shader8: Tlb_access: 66812 Tlb_hit: 63141 Tlb_miss: 3671 Tlb_hit_rate: 0.945055
Shader9: Tlb_access: 66812 Tlb_hit: 63148 Tlb_miss: 3664 Tlb_hit_rate: 0.945160
Shader10: Tlb_access: 66812 Tlb_hit: 63061 Tlb_miss: 3751 Tlb_hit_rate: 0.943857
Shader11: Tlb_access: 66812 Tlb_hit: 63288 Tlb_miss: 3524 Tlb_hit_rate: 0.947255
Shader12: Tlb_access: 66812 Tlb_hit: 63281 Tlb_miss: 3531 Tlb_hit_rate: 0.947150
Shader13: Tlb_access: 66226 Tlb_hit: 62720 Tlb_miss: 3506 Tlb_hit_rate: 0.947060
Shader14: Tlb_access: 66226 Tlb_hit: 62593 Tlb_miss: 3633 Tlb_hit_rate: 0.945142
Shader15: Tlb_access: 66076 Tlb_hit: 62496 Tlb_miss: 3580 Tlb_hit_rate: 0.945820
Shader16: Tlb_access: 66076 Tlb_hit: 62501 Tlb_miss: 3575 Tlb_hit_rate: 0.945896
Shader17: Tlb_access: 66076 Tlb_hit: 62406 Tlb_miss: 3670 Tlb_hit_rate: 0.944458
Shader18: Tlb_access: 66076 Tlb_hit: 62319 Tlb_miss: 3757 Tlb_hit_rate: 0.943141
Shader19: Tlb_access: 66226 Tlb_hit: 62676 Tlb_miss: 3550 Tlb_hit_rate: 0.946396
Shader20: Tlb_access: 66226 Tlb_hit: 62670 Tlb_miss: 3556 Tlb_hit_rate: 0.946305
Shader21: Tlb_access: 66226 Tlb_hit: 62669 Tlb_miss: 3557 Tlb_hit_rate: 0.946290
Shader22: Tlb_access: 66226 Tlb_hit: 62573 Tlb_miss: 3653 Tlb_hit_rate: 0.944840
Shader23: Tlb_access: 66076 Tlb_hit: 62482 Tlb_miss: 3594 Tlb_hit_rate: 0.945608
Shader24: Tlb_access: 66076 Tlb_hit: 62520 Tlb_miss: 3556 Tlb_hit_rate: 0.946183
Shader25: Tlb_access: 66076 Tlb_hit: 62419 Tlb_miss: 3657 Tlb_hit_rate: 0.944655
Shader26: Tlb_access: 66076 Tlb_hit: 62336 Tlb_miss: 3740 Tlb_hit_rate: 0.943399
Shader27: Tlb_access: 66226 Tlb_hit: 62674 Tlb_miss: 3552 Tlb_hit_rate: 0.946365
Tlb_tot_access: 1860160 Tlb_tot_hit: 1758307, Tlb_tot_miss: 101853, Tlb_tot_hit_rate: 0.945245
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3532 Page_hit: 3052 Page_miss: 480 Page_hit_rate: 0.864100 Page_fault: 0 Page_pending: 480
Shader1: Page_table_access:3748 Page_hit: 3088 Page_miss: 660 Page_hit_rate: 0.823906 Page_fault: 0 Page_pending: 660
Shader2: Page_table_access:3820 Page_hit: 3160 Page_miss: 660 Page_hit_rate: 0.827225 Page_fault: 0 Page_pending: 660
Shader3: Page_table_access:3671 Page_hit: 2951 Page_miss: 720 Page_hit_rate: 0.803868 Page_fault: 0 Page_pending: 720
Shader4: Page_table_access:3675 Page_hit: 2955 Page_miss: 720 Page_hit_rate: 0.804082 Page_fault: 0 Page_pending: 720
Shader5: Page_table_access:3686 Page_hit: 2966 Page_miss: 720 Page_hit_rate: 0.804666 Page_fault: 0 Page_pending: 720
Shader6: Page_table_access:3766 Page_hit: 3046 Page_miss: 720 Page_hit_rate: 0.808816 Page_fault: 0 Page_pending: 720
Shader7: Page_table_access:3678 Page_hit: 3018 Page_miss: 660 Page_hit_rate: 0.820555 Page_fault: 0 Page_pending: 660
Shader8: Page_table_access:3671 Page_hit: 3011 Page_miss: 660 Page_hit_rate: 0.820212 Page_fault: 0 Page_pending: 660
Shader9: Page_table_access:3664 Page_hit: 3184 Page_miss: 480 Page_hit_rate: 0.868996 Page_fault: 0 Page_pending: 480
Shader10: Page_table_access:3751 Page_hit: 3271 Page_miss: 480 Page_hit_rate: 0.872034 Page_fault: 0 Page_pending: 480
Shader11: Page_table_access:3524 Page_hit: 3044 Page_miss: 480 Page_hit_rate: 0.863791 Page_fault: 0 Page_pending: 480
Shader12: Page_table_access:3531 Page_hit: 3051 Page_miss: 480 Page_hit_rate: 0.864061 Page_fault: 0 Page_pending: 480
Shader13: Page_table_access:3506 Page_hit: 3026 Page_miss: 480 Page_hit_rate: 0.863092 Page_fault: 0 Page_pending: 480
Shader14: Page_table_access:3633 Page_hit: 3153 Page_miss: 480 Page_hit_rate: 0.867878 Page_fault: 0 Page_pending: 480
Shader15: Page_table_access:3580 Page_hit: 3100 Page_miss: 480 Page_hit_rate: 0.865922 Page_fault: 0 Page_pending: 480
Shader16: Page_table_access:3575 Page_hit: 3095 Page_miss: 480 Page_hit_rate: 0.865734 Page_fault: 0 Page_pending: 480
Shader17: Page_table_access:3670 Page_hit: 3190 Page_miss: 480 Page_hit_rate: 0.869210 Page_fault: 0 Page_pending: 480
Shader18: Page_table_access:3757 Page_hit: 3277 Page_miss: 480 Page_hit_rate: 0.872239 Page_fault: 0 Page_pending: 480
Shader19: Page_table_access:3550 Page_hit: 3070 Page_miss: 480 Page_hit_rate: 0.864789 Page_fault: 0 Page_pending: 480
Shader20: Page_table_access:3556 Page_hit: 3076 Page_miss: 480 Page_hit_rate: 0.865017 Page_fault: 0 Page_pending: 480
Shader21: Page_table_access:3557 Page_hit: 3077 Page_miss: 480 Page_hit_rate: 0.865055 Page_fault: 0 Page_pending: 480
Shader22: Page_table_access:3653 Page_hit: 3173 Page_miss: 480 Page_hit_rate: 0.868601 Page_fault: 0 Page_pending: 480
Shader23: Page_table_access:3594 Page_hit: 3114 Page_miss: 480 Page_hit_rate: 0.866444 Page_fault: 0 Page_pending: 480
Shader24: Page_table_access:3556 Page_hit: 3076 Page_miss: 480 Page_hit_rate: 0.865017 Page_fault: 0 Page_pending: 480
Shader25: Page_table_access:3657 Page_hit: 3177 Page_miss: 480 Page_hit_rate: 0.868745 Page_fault: 0 Page_pending: 480
Shader26: Page_table_access:3740 Page_hit: 3260 Page_miss: 480 Page_hit_rate: 0.871658 Page_fault: 0 Page_pending: 480
Shader27: Page_table_access:3552 Page_hit: 3072 Page_miss: 480 Page_hit_rate: 0.864865 Page_fault: 0 Page_pending: 480
Page_talbe_tot_access: 101853 Page_tot_hit: 86733, Page_tot_miss 15120, Page_tot_hit_rate: 0.851551 Page_tot_fault: 0 Page_tot_pending: 15120
Total_memory_access_page_fault: 0, Average_latency 0.000000
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 1024, Tot_page_fault: 2
Avg_page_latency: 242080.859375, Avg_prefetch_size: 2097152.000000, Avg_prefetch_latency: 242081.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.749163
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:   242082 	 St: c0000000 Sz: 2097152 	 Sm: 1 	 T: prefetch(163.458481)
F:        1----T:   242082 	 St: c0000000 Sz: 2097152 	 Sm: 1 	 T: prefetch_breakdown(163.457794)
F:        1----T:   484164 	 St: c0200000 Sz: 2097152 	 Sm: 2 	 T: prefetch(326.916260)
F:        2----T:   242082 	 St: c0001000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   242083----T:   484164 	 St: c0200000 Sz: 2097152 	 Sm: 2 	 T: prefetch_breakdown(163.457794)
F:   242084----T:   484164 	 St: c0201000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   258641----T:   497476 	 	 	 Kl: 1 	 Sm: 3 	 T: kernel_launch(161.266037)
F:   719626----T:   760338 	 	 	 Kl: 2 	 Sm: 3 	 T: kernel_launch(27.489534)
F:   982488----T:  1023800 	 	 	 Kl: 3 	 Sm: 3 	 T: kernel_launch(27.894667)
F:  1245950----T:  1287490 	 	 	 Kl: 4 	 Sm: 3 	 T: kernel_launch(28.048616)
F:  1509640----T:  1551029 	 	 	 Kl: 5 	 Sm: 3 	 T: kernel_launch(27.946657)
F:  1773179----T:  1814789 	 	 	 Kl: 6 	 Sm: 3 	 T: kernel_launch(28.095881)
F:  2036939----T:  2078480 	 	 	 Kl: 7 	 Sm: 3 	 T: kernel_launch(28.049292)
F:  2300630----T:  2339991 	 	 	 Kl: 8 	 Sm: 3 	 T: kernel_launch(26.577312)
F:  2562141----T:  2601098 	 	 	 Kl: 9 	 Sm: 3 	 T: kernel_launch(26.304523)
F:  2823248----T:  2862418 	 	 	 Kl: 10 	 Sm: 3 	 T: kernel_launch(26.448345)
F:  3084568----T:  3123490 	 	 	 Kl: 11 	 Sm: 3 	 T: kernel_launch(26.280891)
F:  3345640----T:  3384992 	 	 	 Kl: 12 	 Sm: 3 	 T: kernel_launch(26.571236)
F:  3607142----T:  3646094 	 	 	 Kl: 13 	 Sm: 3 	 T: kernel_launch(26.301147)
F:  3868244----T:  3907561 	 	 	 Kl: 14 	 Sm: 3 	 T: kernel_launch(26.547604)
F:  4129711----T:  4168475 	 	 	 Kl: 15 	 Sm: 3 	 T: kernel_launch(26.174206)
F:  4390625----T:  4429919 	 	 	 Kl: 16 	 Sm: 3 	 T: kernel_launch(26.532072)
F:  4652069----T:  4690899 	 	 	 Kl: 17 	 Sm: 3 	 T: kernel_launch(26.218771)
F:  4913049----T:  4952438 	 	 	 Kl: 18 	 Sm: 3 	 T: kernel_launch(26.596218)
F:  5174588----T:  5213608 	 	 	 Kl: 19 	 Sm: 3 	 T: kernel_launch(26.347063)
F:  5435758----T:  5475099 	 	 	 Kl: 20 	 Sm: 3 	 T: kernel_launch(26.563808)
F:  5697249----T:  5736235 	 	 	 Kl: 21 	 Sm: 3 	 T: kernel_launch(26.324106)
F:  5958385----T:  5997508 	 	 	 Kl: 22 	 Sm: 3 	 T: kernel_launch(26.416611)
F:  6219658----T:  6258692 	 	 	 Kl: 23 	 Sm: 3 	 T: kernel_launch(26.356516)
F:  6480842----T:  6520168 	 	 	 Kl: 24 	 Sm: 3 	 T: kernel_launch(26.553680)
F:  6742318----T:  6781053 	 	 	 Kl: 25 	 Sm: 3 	 T: kernel_launch(26.154625)
F:  7003203----T:  7042457 	 	 	 Kl: 26 	 Sm: 3 	 T: kernel_launch(26.505064)
F:  7264607----T:  7303399 	 	 	 Kl: 27 	 Sm: 3 	 T: kernel_launch(26.193113)
F:  7525549----T:  7564649 	 	 	 Kl: 28 	 Sm: 3 	 T: kernel_launch(26.401081)
F:  7786799----T:  7825767 	 	 	 Kl: 29 	 Sm: 3 	 T: kernel_launch(26.311951)
F:  8047917----T:  8087141 	 	 	 Kl: 30 	 Sm: 3 	 T: kernel_launch(26.484808)
F:  8309291----T:  8348044 	 	 	 Kl: 31 	 Sm: 3 	 T: kernel_launch(26.166779)
F:  8570194----T:  8609213 	 	 	 Kl: 32 	 Sm: 3 	 T: kernel_launch(26.346388)
F:  8831363----T:  8870204 	 	 	 Kl: 33 	 Sm: 3 	 T: kernel_launch(26.226198)
F:  9092354----T:  9131498 	 	 	 Kl: 34 	 Sm: 3 	 T: kernel_launch(26.430790)
F:  9353648----T:  9392554 	 	 	 Kl: 35 	 Sm: 3 	 T: kernel_launch(26.270088)
F:  9614704----T:  9653959 	 	 	 Kl: 36 	 Sm: 3 	 T: kernel_launch(26.505739)
F:  9876109----T:  9914974 	 	 	 Kl: 37 	 Sm: 3 	 T: kernel_launch(26.242403)
F: 10137124----T: 10176241 	 	 	 Kl: 38 	 Sm: 3 	 T: kernel_launch(26.412560)
F: 10398391----T: 10437237 	 	 	 Kl: 39 	 Sm: 3 	 T: kernel_launch(26.229574)
F: 10659387----T: 10698552 	 	 	 Kl: 40 	 Sm: 3 	 T: kernel_launch(26.444969)
F: 10698552----T: 10701157 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10698552----T: 10706792 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10709397----T: 10712002 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10709397----T: 10717637 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10720242----T: 10722847 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10720242----T: 10735937 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10738542----T: 10741147 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10738542----T: 10769265 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10771870----T: 10774475 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10771870----T: 10832706 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10835311----T: 10837916 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10835311----T: 10956400 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 10959005----T: 10961610 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10959005----T: 10967245 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10969850----T: 10972455 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10969850----T: 10978090 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10980695----T: 10983300 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10980695----T: 10996390 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10998995----T: 11001600 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10998995----T: 11029718 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 11032323----T: 11034928 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11032323----T: 11093159 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 11095764----T: 11098369 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 11095764----T: 11186725 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(61.418636)
Tot_prefetch_time: 484162(cycle), 326.915588(us)
Tot_kernel_exec_time: 1776061(cycle), 1199.230957(us)
Tot_kernel_exec_time_and_fault_time: 1776061(cycle), 1199.230957(us)
Tot_memcpy_h2d_time: 484160(cycle), 326.914246(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 484160(cycle), 326.914246(us)
Tot_devicesync_time: 490778(cycle), 331.382843(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 490778(cycle), 331.382843(us)
GPGPU-Sim: *** exit detected ***
