{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603629133866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603629133868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 18:02:13 2020 " "Processing started: Sun Oct 25 18:02:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603629133868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603629133868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xor4 -c xor4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off xor4 -c xor4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603629133868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603629134290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603629134291 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xor4 xor4.vhd " "Entity \"xor4\" obtained from \"xor4.vhd\" instead of from Quartus Prime megafunction library" {  } { { "xor4.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/xor4.vhd" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1603629147085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor4-behaviour_xor4 " "Found design unit 1: xor4-behaviour_xor4" {  } { { "xor4.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/xor4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147085 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor4 " "Found entity 1: xor4" {  } { { "xor4.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/xor4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603629147085 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1603629147104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 8 4 " "Found 8 design units, including 4 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-arch0 " "Found design unit 1: NOT_gate-arch0" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_gate-arch1 " "Found design unit 2: AND_gate-arch1" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_gate-arch2 " "Found design unit 3: OR_gate-arch2" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 MUX-behaviour_mux " "Found design unit 4: MUX-behaviour_mux" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""} { "Info" "ISGN_ENTITY_NAME" "2 NOT_gate " "Found entity 2: NOT_gate" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_gate " "Found entity 3: AND_gate" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_gate " "Found entity 4: OR_gate" {  } { { "MUX.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603629147104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB-behaviour_TB " "Found design unit 1: TB-behaviour_TB" {  } { { "TB.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/TB.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147121 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/TB.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603629147121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB2-behaviour_TB2 " "Found design unit 1: TB2-behaviour_TB2" {  } { { "TB2.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/TB2.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147121 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB2 " "Found entity 1: TB2" {  } { { "TB2.vhd" "" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/TB2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603629147121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603629147121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xor4 " "Elaborating entity \"xor4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603629147279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:m1 " "Elaborating entity \"MUX\" for hierarchy \"MUX:m1\"" {  } { { "xor4.vhd" "m1" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/xor4.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603629147380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate MUX:m1\|NOT_gate:s_bar " "Elaborating entity \"NOT_gate\" for hierarchy \"MUX:m1\|NOT_gate:s_bar\"" {  } { { "MUX.vhd" "s_bar" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603629147386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate MUX:m1\|AND_gate:first_and " "Elaborating entity \"AND_gate\" for hierarchy \"MUX:m1\|AND_gate:first_and\"" {  } { { "MUX.vhd" "first_and" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603629147403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate MUX:m1\|OR_gate:final_or " "Elaborating entity \"OR_gate\" for hierarchy \"MUX:m1\|OR_gate:final_or\"" {  } { { "MUX.vhd" "final_or" { Text "D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/MUX.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603629147409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603629148868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603629149803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603629149803 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603629150080 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603629150080 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603629150080 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603629150080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603629150152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 18:02:30 2020 " "Processing ended: Sun Oct 25 18:02:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603629150152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603629150152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603629150152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603629150152 ""}
