GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v'
Analyzing included file '/home/rabbit/src/bram-infer-gw/src/img-rom.vh'("/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v":28)
Back to file '/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v'("/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v":28)
Analyzing included file '/home/rabbit/src/bram-infer-gw/src/img-rom1.vh'("/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v":41)
Back to file '/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v'("/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v":41)
Analyzing Verilog file '/home/rabbit/src/bram-infer-gw/src/DPB-video-ram.v'
Analyzing Verilog file '/home/rabbit/src/bram-infer-gw/src/DPB.v'
Analyzing included file '/home/rabbit/src/bram-infer-gw/src/pll/GW1N-9C-dyn.vh'("/home/rabbit/src/bram-infer-gw/src/DPB.v":3)
Back to file '/home/rabbit/src/bram-infer-gw/src/DPB.v'("/home/rabbit/src/bram-infer-gw/src/DPB.v":3)
WARN  (EX3073) : Port 'CLKOUTP' remains unconnected for this instance("/home/rabbit/src/bram-infer-gw/src/DPB.v":44)
Compiling module 'top'("/home/rabbit/src/bram-infer-gw/src/DPB.v":5)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("/home/rabbit/src/bram-infer-gw/src/DPB.v":136)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("/home/rabbit/src/bram-infer-gw/src/DPB.v":137)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("/home/rabbit/src/bram-infer-gw/src/DPB.v":147)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("/home/rabbit/src/bram-infer-gw/src/DPB.v":148)
Compiling module 'image_rom'("/home/rabbit/src/bram-infer-gw/src/DPB-image-rom.v":2)
Compiling module 'video_ram'("/home/rabbit/src/bram-infer-gw/src/DPB-video-ram.v":2)
Extracting RAM for identifier 'mem'("/home/rabbit/src/bram-infer-gw/src/DPB-video-ram.v":19)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("/home/rabbit/src/bram-infer-gw/src/DPB.v":210)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("/home/rabbit/src/bram-infer-gw/src/DPB.v":234)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/rabbit/src/bram-infer-gw/impl/gwsynthesis/bram-infer-gw.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll/CLKOUTD.default_gen_clk" and "pll/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll/CLKOUT.default_gen_clk" and "pll/CLKOUTD.default_gen_clk"
[100%] Generate report file "/home/rabbit/src/bram-infer-gw/impl/gwsynthesis/bram-infer-gw_syn.rpt.html" completed
GowinSynthesis finish
