

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_s'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.404 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |       10|   921609|  33.330 ns|  3.072 ms|   10|  921609|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79  |MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol  |        5|   921604|  16.665 ns|  3.072 ms|    5|  921604|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      54|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     396|    1907|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     105|    -|
|Register         |        -|     -|     124|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     520|    2066|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79  |MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol  |        0|   0|  396|  1907|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                               |                                                          |        0|   0|  396|  1907|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U101  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |op2_assign_fu_106_p2   |         +|   0|  0|  39|          32|           2|
    |ap_block_state6        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1023_fu_119_p2  |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  54|          42|           5|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |ap_done                   |   9|          2|    1|          2|
    |cols_bound_per_npc_blk_n  |   9|          2|    1|          2|
    |ldata1_blk_n              |   9|          2|    1|          2|
    |ldata1_din                |   9|          2|  128|        256|
    |ldata1_write              |  14|          3|    1|          3|
    |out_mat_data2_read        |   9|          2|    1|          2|
    |rows_blk_n                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 105|         22|  135|        276|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |   6|   0|    6|          0|
    |ap_done_reg                                                                      |   1|   0|    1|          0|
    |bound_reg_175                                                                    |  32|   0|   32|          0|
    |cols_bound_per_npc_read_reg_144                                                  |  32|   0|   32|          0|
    |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79_ap_start_reg  |   1|   0|    1|          0|
    |last_blk_width_read_reg_165                                                      |   4|   0|    4|          0|
    |op2_assign_reg_170                                                               |  32|   0|   32|          0|
    |strideBased_cols_bound_per_npc_V_reg_150                                         |  16|   0|   16|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 124|   0|  124|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|out_mat_data2_dout                 |   in|   24|     ap_fifo|           out_mat_data2|       pointer|
|out_mat_data2_num_data_valid       |   in|    2|     ap_fifo|           out_mat_data2|       pointer|
|out_mat_data2_fifo_cap             |   in|    2|     ap_fifo|           out_mat_data2|       pointer|
|out_mat_data2_empty_n              |   in|    1|     ap_fifo|           out_mat_data2|       pointer|
|out_mat_data2_read                 |  out|    1|     ap_fifo|           out_mat_data2|       pointer|
|ldata1_din                         |  out|  128|     ap_fifo|                  ldata1|       pointer|
|ldata1_num_data_valid              |   in|    2|     ap_fifo|                  ldata1|       pointer|
|ldata1_fifo_cap                    |   in|    2|     ap_fifo|                  ldata1|       pointer|
|ldata1_full_n                      |   in|    1|     ap_fifo|                  ldata1|       pointer|
|ldata1_write                       |  out|    1|     ap_fifo|                  ldata1|       pointer|
|rows_dout                          |   in|   16|     ap_fifo|                    rows|       pointer|
|rows_num_data_valid                |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_fifo_cap                      |   in|    3|     ap_fifo|                    rows|       pointer|
|rows_empty_n                       |   in|    1|     ap_fifo|                    rows|       pointer|
|rows_read                          |  out|    1|     ap_fifo|                    rows|       pointer|
|cols_bound_per_npc_dout            |   in|   32|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_num_data_valid  |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_fifo_cap        |   in|    3|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_empty_n         |   in|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|cols_bound_per_npc_read            |  out|    1|     ap_fifo|      cols_bound_per_npc|       pointer|
|last_blk_width                     |   in|    4|     ap_none|          last_blk_width|       pointer|
+-----------------------------------+-----+-----+------------+------------------------+--------------+

