Analysis & Synthesis report for lab4
Sat Apr 05 20:47:27 2014
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_10MHz
 12. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_1MHz
 13. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_100kHz
 14. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_10kHz
 15. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_1kHz
 16. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_100Hz
 17. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_10Hz
 18. Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_1Hz
 19. Port Connectivity Checks: "hex_to_seven_seg:winnerDisplay"
 20. Port Connectivity Checks: "var_clk:clockGenerator|pclock:counter_1Hz"
 21. Port Connectivity Checks: "var_clk:clockGenerator|pclock:counter_10MHz"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 05 20:47:27 2014         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; lab4                                          ;
; Top-level Entity Name              ; lab4                                          ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 182                                           ;
;     Total combinational functions  ; 182                                           ;
;     Dedicated logic registers      ; 61                                            ;
; Total registers                    ; 61                                            ;
; Total pins                         ; 127                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab4               ; lab4               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------+
; var_clk.v                        ; yes             ; User Verilog HDL File  ; C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/var_clk.v           ;
; prandom.v                        ; yes             ; User Verilog HDL File  ; C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/prandom.v           ;
; lab4.v                           ; yes             ; User Verilog HDL File  ; C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/lab4.v              ;
; hex_to_seven_seg.v               ; yes             ; User Verilog HDL File  ; C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/hex_to_seven_seg.v  ;
; address_generator.v              ; yes             ; User Verilog HDL File  ; C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/address_generator.v ;
; countdown.v                      ; yes             ; User Verilog HDL File  ; C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/countdown.v         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 182           ;
;                                             ;               ;
; Total combinational functions               ; 182           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 114           ;
;     -- 3 input functions                    ; 40            ;
;     -- <=2 input functions                  ; 28            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 167           ;
;     -- arithmetic mode                      ; 15            ;
;                                             ;               ;
; Total registers                             ; 61            ;
;     -- Dedicated logic registers            ; 61            ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 127           ;
; Maximum fan-out node                        ; STATE[0]~reg0 ;
; Maximum fan-out                             ; 37            ;
; Total fan-out                               ; 894           ;
; Average fan-out                             ; 2.42          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                 ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Library Name ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
; |lab4                               ; 182 (60)          ; 61 (12)      ; 0           ; 0            ; 0       ; 0         ; 127  ; 0            ; |lab4                                              ;              ;
;    |address_generator:address_gen|  ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|address_generator:address_gen                ;              ;
;    |countdown:counting|             ; 30 (30)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|countdown:counting                           ;              ;
;    |hex_to_seven_seg:scoreADisplay| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|hex_to_seven_seg:scoreADisplay               ;              ;
;    |hex_to_seven_seg:scoreBDisplay| ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|hex_to_seven_seg:scoreBDisplay               ;              ;
;    |hex_to_seven_seg:stateDisplay|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|hex_to_seven_seg:stateDisplay                ;              ;
;    |hex_to_seven_seg:winnerDisplay| ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|hex_to_seven_seg:winnerDisplay               ;              ;
;    |prandom:prand|                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|prandom:prand                                ;              ;
;    |var_clk:clockGenerator|         ; 57 (5)            ; 32 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator                       ;              ;
;       |pclock:counter_100Hz|        ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_100Hz  ;              ;
;       |pclock:counter_100kHz|       ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_100kHz ;              ;
;       |pclock:counter_10Hz|         ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_10Hz   ;              ;
;       |pclock:counter_10MHz|        ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_10MHz  ;              ;
;       |pclock:counter_10kHz|        ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_10kHz  ;              ;
;       |pclock:counter_1Hz|          ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_1Hz    ;              ;
;       |pclock:counter_1MHz|         ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_1MHz   ;              ;
;       |pclock:counter_1kHz|         ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab4|var_clk:clockGenerator|pclock:counter_1kHz   ;              ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------------------+----------------------------------------+
; Register name                                        ; Reason for Removal                     ;
+------------------------------------------------------+----------------------------------------+
; var_clk:clockGenerator|pclock:counter_10MHz|count[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                ;                                        ;
+------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 61    ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                        ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lab4|SCORE_B[2]~reg0             ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |lab4|SCORE_A[3]~reg0             ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |lab4|countdown:counting|COUNT[1] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------+----------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_10MHz ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NCYCLES        ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_1MHz ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; NCYCLES        ; 10    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_100kHz ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; NCYCLES        ; 10    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_10kHz ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NCYCLES        ; 10    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_1kHz ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; NCYCLES        ; 10    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_100Hz ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NCYCLES        ; 10    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_10Hz ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; NCYCLES        ; 10    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: var_clk:clockGenerator|pclock:counter_1Hz ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; NCYCLES        ; 10    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "hex_to_seven_seg:winnerDisplay" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; B[2] ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "var_clk:clockGenerator|pclock:counter_1Hz"                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rco_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "var_clk:clockGenerator|pclock:counter_10MHz" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; EN   ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr 05 20:47:26 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file lab4_test.v
    Info: Found entity 1: lab4_test
Info: Found 2 design units, including 2 entities, in source file var_clk.v
    Info: Found entity 1: var_clk
    Info: Found entity 2: pclock
Info: Found 1 design units, including 1 entities, in source file prandom.v
    Info: Found entity 1: prandom
Info: Found 1 design units, including 1 entities, in source file lab4.v
    Info: Found entity 1: lab4
Info: Found 1 design units, including 1 entities, in source file hex_to_seven_seg.v
    Info: Found entity 1: hex_to_seven_seg
Info: Found 1 design units, including 1 entities, in source file address_generator.v
    Info: Found entity 1: address_generator
Info: Found 1 design units, including 1 entities, in source file countdown.v
    Info: Found entity 1: countdown
Info: Elaborating entity "lab4" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at lab4.v(114): truncated value with size 4 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at lab4.v(120): inferring latch(es) for variable "NEXTSTATE", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "NEXTSTATE[0]" at lab4.v(120)
Info (10041): Inferred latch for "NEXTSTATE[1]" at lab4.v(120)
Info (10041): Inferred latch for "NEXTSTATE[2]" at lab4.v(120)
Info (10041): Inferred latch for "NEXTSTATE[3]" at lab4.v(120)
Info: Elaborating entity "countdown" for hierarchy "countdown:counting"
Info: Elaborating entity "prandom" for hierarchy "prandom:prand"
Info: Elaborating entity "address_generator" for hierarchy "address_generator:address_gen"
Info: Elaborating entity "var_clk" for hierarchy "var_clk:clockGenerator"
Info: Elaborating entity "pclock" for hierarchy "var_clk:clockGenerator|pclock:counter_10MHz"
Info: Elaborating entity "pclock" for hierarchy "var_clk:clockGenerator|pclock:counter_1MHz"
Info: Elaborating entity "hex_to_seven_seg" for hierarchy "hex_to_seven_seg:scoreADisplay"
Info: Ignored 15 buffer(s)
    Info: Ignored 15 SOFT buffer(s)
Warning: LATCH primitive "NEXTSTATE[0]" is permanently enabled
Warning: LATCH primitive "NEXTSTATE[1]" is permanently enabled
Warning: LATCH primitive "NEXTSTATE[2]" is permanently enabled
Warning: LATCH primitive "NEXTSTATE[3]" is permanently enabled
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "WINNER[2]" is stuck at GND
    Warning (13410): Pin "DATA[0]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
Info: Generated suppressed messages file C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/lab4.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TEST_LOAD"
Info: Implemented 309 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 118 output pins
    Info: Implemented 182 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 280 megabytes
    Info: Processing ended: Sat Apr 05 20:47:27 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/xprt/Desktop/Cornell/Class Materials/ECE/ECE 2300/Lab/lab4_final/lab4_3.24.14/lab4/lab4/lab4.map.smsg.


