// Seed: 3016546872
module module_0 ();
  assign id_1[1'b0] = 1 - 1;
  wire id_2;
endmodule
module module_1;
  assign id_1 = 1;
  module_0();
  wire id_2 = 1'b0;
  wire id_3, id_4;
endmodule
module module_2 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6
);
  wor id_8;
  module_0(); id_9(
      (id_8 - id_8), 1
  );
  wire id_10, id_11;
endmodule
