
2_Test_Capteur2532.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b3c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08005cec  08005cec  00006cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060b4  080060b4  00008074  2**0
                  CONTENTS
  4 .ARM          00000008  080060b4  080060b4  000070b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060bc  080060bc  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060bc  080060bc  000070bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080060c0  080060c0  000070c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  080060c4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008074  2**0
                  CONTENTS
 10 .bss          000004b0  20000074  20000074  00008074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000524  20000524  00008074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cb91  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000224c  00000000  00000000  00014c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b48  00000000  00000000  00016e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008bb  00000000  00000000  000179d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023fb3  00000000  00000000  0001828b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3ca  00000000  00000000  0003c23e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7b11  00000000  00000000  00049608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121119  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032ec  00000000  00000000  0012115c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00124448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005cd4 	.word	0x08005cd4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08005cd4 	.word	0x08005cd4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <fpc_hal_init>:

static uint8_t uart_rx_fifo[DMA_BUF_SIZE];
static dma_event_t dma_uart_rx = { 0, DMA_BUF_SIZE, 0, 0, 0 };

fpc_result_t fpc_hal_init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;

	/* Clear IDLE Flag */
	__HAL_UART_CLEAR_FLAG(&huart6, UART_IT_IDLE);
 8000596:	4b0d      	ldr	r3, [pc, #52]	@ (80005cc <fpc_hal_init+0x3c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a0d      	ldr	r2, [pc, #52]	@ (80005d0 <fpc_hal_init+0x40>)
 800059c:	601a      	str	r2, [r3, #0]
	/* Enable UART IDLE interrupt */
	__HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 800059e:	4b0b      	ldr	r3, [pc, #44]	@ (80005cc <fpc_hal_init+0x3c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	68da      	ldr	r2, [r3, #12]
 80005a4:	4b09      	ldr	r3, [pc, #36]	@ (80005cc <fpc_hal_init+0x3c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f042 0210 	orr.w	r2, r2, #16
 80005ac:	60da      	str	r2, [r3, #12]

	/* Start UART RX */
	status = HAL_UART_Receive_DMA(&huart6, uart_rx_fifo, DMA_BUF_SIZE);
 80005ae:	2280      	movs	r2, #128	@ 0x80
 80005b0:	4908      	ldr	r1, [pc, #32]	@ (80005d4 <fpc_hal_init+0x44>)
 80005b2:	4806      	ldr	r0, [pc, #24]	@ (80005cc <fpc_hal_init+0x3c>)
 80005b4:	f003 fcdc 	bl	8003f70 <HAL_UART_Receive_DMA>
 80005b8:	4603      	mov	r3, r0
 80005ba:	71fb      	strb	r3, [r7, #7]
	(void)status;

	hal_set_if_config(HAL_IF_CONFIG_UART);
 80005bc:	2001      	movs	r0, #1
 80005be:	f000 ffc9 	bl	8001554 <hal_set_if_config>
    return FPC_RESULT_OK;
 80005c2:	2300      	movs	r3, #0
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	2000020c 	.word	0x2000020c
 80005d0:	efffffef 	.word	0xefffffef
 80005d4:	20000098 	.word	0x20000098

080005d8 <fpc_hal_tx>:

fpc_result_t fpc_hal_tx(uint8_t *data, size_t len, uint32_t timeout, int flush)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
 80005e4:	603b      	str	r3, [r7, #0]
	int rc = uart_host_transmit(data, len, timeout, flush);
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	68b9      	ldr	r1, [r7, #8]
 80005ec:	68f8      	ldr	r0, [r7, #12]
 80005ee:	f000 f90b 	bl	8000808 <uart_host_transmit>
 80005f2:	6178      	str	r0, [r7, #20]
	return rc == 0 ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d101      	bne.n	80005fe <fpc_hal_tx+0x26>
 80005fa:	2300      	movs	r3, #0
 80005fc:	e000      	b.n	8000600 <fpc_hal_tx+0x28>
 80005fe:	230b      	movs	r3, #11
}
 8000600:	4618      	mov	r0, r3
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <fpc_hal_rx>:

fpc_result_t fpc_hal_rx(uint8_t *data, size_t len, uint32_t timeout)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
	int rc = uart_host_receive(data, len, timeout);
 8000614:	687a      	ldr	r2, [r7, #4]
 8000616:	68b9      	ldr	r1, [r7, #8]
 8000618:	68f8      	ldr	r0, [r7, #12]
 800061a:	f000 f959 	bl	80008d0 <uart_host_receive>
 800061e:	6178      	str	r0, [r7, #20]
	return rc == 0 ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d101      	bne.n	800062a <fpc_hal_rx+0x22>
 8000626:	2300      	movs	r3, #0
 8000628:	e000      	b.n	800062c <fpc_hal_rx+0x24>
 800062a:	230b      	movs	r3, #11
}
 800062c:	4618      	mov	r0, r3
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <fpc_hal_data_available>:

int fpc_hal_data_available(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
	// On v√©rifie le compteur seulement si le DMA est actif
	if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) != dma_uart_rx.prev_cndtr) {
 8000638:	4b08      	ldr	r3, [pc, #32]	@ (800065c <fpc_hal_data_available+0x28>)
 800063a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	4a07      	ldr	r2, [pc, #28]	@ (8000660 <fpc_hal_data_available+0x2c>)
 8000642:	8852      	ldrh	r2, [r2, #2]
 8000644:	4293      	cmp	r3, r2
 8000646:	d001      	beq.n	800064c <fpc_hal_data_available+0x18>
		return 1;
 8000648:	2301      	movs	r3, #1
 800064a:	e002      	b.n	8000652 <fpc_hal_data_available+0x1e>
	}

	return rx_available ? 1 : 0;
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <fpc_hal_data_available+0x30>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	b2db      	uxtb	r3, r3
}
 8000652:	4618      	mov	r0, r3
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	2000020c 	.word	0x2000020c
 8000660:	20000004 	.word	0x20000004
 8000664:	20000094 	.word	0x20000094

08000668 <fpc_hal_wfi>:

fpc_result_t fpc_hal_wfi(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
    __WFI();
 800066c:	bf30      	wfi
    return FPC_RESULT_OK;
 800066e:	2300      	movs	r3, #0
}
 8000670:	4618      	mov	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
	...

0800067c <log_print>:

void log_print(const char *format, ...)
{
 800067c:	b40f      	push	{r0, r1, r2, r3}
 800067e:	b580      	push	{r7, lr}
 8000680:	b0c2      	sub	sp, #264	@ 0x108
 8000682:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list arglist;

	va_start(arglist, format);
 8000684:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000688:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800068c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000690:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), format, arglist);
 8000692:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000696:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800069a:	f107 0008 	add.w	r0, r7, #8
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80006a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006a8:	f004 ff34 	bl	8005514 <vsniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff fd9d 	bl	80001f0 <strlen>
 80006b6:	4603      	mov	r3, r0
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	f107 0108 	add.w	r1, r7, #8
 80006be:	2364      	movs	r3, #100	@ 0x64
 80006c0:	4805      	ldr	r0, [pc, #20]	@ (80006d8 <log_print+0x5c>)
 80006c2:	f003 fb4e 	bl	8003d62 <HAL_UART_Transmit>

	va_end(arglist);
}
 80006c6:	bf00      	nop
 80006c8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80006cc:	46bd      	mov	sp, r7
 80006ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006d2:	b004      	add	sp, #16
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	200001c4 	.word	0x200001c4

080006dc <HAL_UART_RxCpltCallback>:
    va_end(arglist);
}
#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006dc:	b480      	push	{r7}
 80006de:	b085      	sub	sp, #20
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart6.Instance) {
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	4b14      	ldr	r3, [pc, #80]	@ (800073c <HAL_UART_RxCpltCallback+0x60>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d120      	bne.n	8000732 <HAL_UART_RxCpltCallback+0x56>
		uint16_t curr_cndtr = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	81fb      	strh	r3, [r7, #14]

		/*
		 * Ignore IDLE Timeout when the received characters exactly filled up the DMA buffer and
		 * DMA Rx Complete Interrupt is generated, but there is no new character during timeout.
		 */
		if (dma_uart_rx.flag && curr_cndtr == DMA_BUF_SIZE) {
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	2b00      	cmp	r3, #0
 8000702:	d006      	beq.n	8000712 <HAL_UART_RxCpltCallback+0x36>
 8000704:	89fb      	ldrh	r3, [r7, #14]
 8000706:	2b80      	cmp	r3, #128	@ 0x80
 8000708:	d103      	bne.n	8000712 <HAL_UART_RxCpltCallback+0x36>
			dma_uart_rx.flag = 0;
 800070a:	4b0d      	ldr	r3, [pc, #52]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 800070c:	2200      	movs	r2, #0
 800070e:	701a      	strb	r2, [r3, #0]
			return;
 8000710:	e00f      	b.n	8000732 <HAL_UART_RxCpltCallback+0x56>
		}

		if (!dma_uart_rx.flag) {
 8000712:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	b2db      	uxtb	r3, r3
 8000718:	2b00      	cmp	r3, #0
 800071a:	d104      	bne.n	8000726 <HAL_UART_RxCpltCallback+0x4a>
			dma_uart_rx.rx_complete_count++;
 800071c:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	3301      	adds	r3, #1
 8000722:	4a07      	ldr	r2, [pc, #28]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 8000724:	6093      	str	r3, [r2, #8]
		}
		dma_uart_rx.flag = 0;
 8000726:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]

		rx_available = true;
 800072c:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <HAL_UART_RxCpltCallback+0x68>)
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
	}
}
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	2000020c 	.word	0x2000020c
 8000740:	20000004 	.word	0x20000004
 8000744:	20000094 	.word	0x20000094

08000748 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <HAL_UART_RxHalfCpltCallback+0x30>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	429a      	cmp	r2, r3
 800075a:	d107      	bne.n	800076c <HAL_UART_RxHalfCpltCallback+0x24>
        rx_available = true;
 800075c:	4b07      	ldr	r3, [pc, #28]	@ (800077c <HAL_UART_RxHalfCpltCallback+0x34>)
 800075e:	2201      	movs	r2, #1
 8000760:	701a      	strb	r2, [r3, #0]
        dma_uart_rx.rx_half_count++;
 8000762:	4b07      	ldr	r3, [pc, #28]	@ (8000780 <HAL_UART_RxHalfCpltCallback+0x38>)
 8000764:	68db      	ldr	r3, [r3, #12]
 8000766:	3301      	adds	r3, #1
 8000768:	4a05      	ldr	r2, [pc, #20]	@ (8000780 <HAL_UART_RxHalfCpltCallback+0x38>)
 800076a:	60d3      	str	r3, [r2, #12]
    }
}
 800076c:	bf00      	nop
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	2000020c 	.word	0x2000020c
 800077c:	20000094 	.word	0x20000094
 8000780:	20000004 	.word	0x20000004

08000784 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681a      	ldr	r2, [r3, #0]
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_UART_TxCpltCallback+0x28>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	429a      	cmp	r2, r3
 8000796:	d102      	bne.n	800079e <HAL_UART_TxCpltCallback+0x1a>
        tx_done = true;
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <HAL_UART_TxCpltCallback+0x2c>)
 800079a:	2201      	movs	r2, #1
 800079c:	701a      	strb	r2, [r3, #0]
    }
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	2000020c 	.word	0x2000020c
 80007b0:	20000090 	.word	0x20000090

080007b4 <HAL_UART_TxHalfCpltCallback>:

void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart) {
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <HAL_UART_TxHalfCpltCallback+0x28>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d102      	bne.n	80007ce <HAL_UART_TxHalfCpltCallback+0x1a>
        tx_half = true;
 80007c8:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <HAL_UART_TxHalfCpltCallback+0x2c>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	701a      	strb	r2, [r3, #0]
    }
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2000020c 	.word	0x2000020c
 80007e0:	20000091 	.word	0x20000091

080007e4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <HAL_UART_ErrorCallback+0x20>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d101      	bne.n	80007fc <HAL_UART_ErrorCallback+0x18>
        //uart_error = true;
        uart_host_rx_data_clear();
 80007f8:	f000 f92e 	bl	8000a58 <uart_host_rx_data_clear>
    }
}
 80007fc:	bf00      	nop
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	2000020c 	.word	0x2000020c

08000808 <uart_host_transmit>:

int uart_host_transmit(uint8_t *data, size_t size, uint32_t timeout, int flush)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
 8000814:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_ERROR;
 8000816:	2301      	movs	r3, #1
 8000818:	75fb      	strb	r3, [r7, #23]
    uint32_t tickstart = HAL_GetTick();
 800081a:	f001 fe1d 	bl	8002458 <HAL_GetTick>
 800081e:	6138      	str	r0, [r7, #16]

    tx_half = false;
 8000820:	4b27      	ldr	r3, [pc, #156]	@ (80008c0 <uart_host_transmit+0xb8>)
 8000822:	2200      	movs	r2, #0
 8000824:	701a      	strb	r2, [r3, #0]
    tx_done = false;
 8000826:	4b27      	ldr	r3, [pc, #156]	@ (80008c4 <uart_host_transmit+0xbc>)
 8000828:	2200      	movs	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
    uart_error = false;
 800082c:	4b26      	ldr	r3, [pc, #152]	@ (80008c8 <uart_host_transmit+0xc0>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]

    //HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_RESET);
    //HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
    //HAL_Delay(5);

    status = HAL_UART_Transmit_DMA(&huart6, data, (uint16_t)size);
 8000832:	68bb      	ldr	r3, [r7, #8]
 8000834:	b29b      	uxth	r3, r3
 8000836:	461a      	mov	r2, r3
 8000838:	68f9      	ldr	r1, [r7, #12]
 800083a:	4824      	ldr	r0, [pc, #144]	@ (80008cc <uart_host_transmit+0xc4>)
 800083c:	f003 fb1c 	bl	8003e78 <HAL_UART_Transmit_DMA>
 8000840:	4603      	mov	r3, r0
 8000842:	75fb      	strb	r3, [r7, #23]

    if (status != HAL_OK) {
 8000844:	7dfb      	ldrb	r3, [r7, #23]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d12e      	bne.n	80008a8 <uart_host_transmit+0xa0>
        goto exit;
    }

    while (!tx_done) {
 800084a:	e025      	b.n	8000898 <uart_host_transmit+0x90>
        __WFI();
 800084c:	bf30      	wfi

        if (uart_error) {
 800084e:	4b1e      	ldr	r3, [pc, #120]	@ (80008c8 <uart_host_transmit+0xc0>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	b2db      	uxtb	r3, r3
 8000854:	2b00      	cmp	r3, #0
 8000856:	d002      	beq.n	800085e <uart_host_transmit+0x56>
            status = HAL_ERROR;
 8000858:	2301      	movs	r3, #1
 800085a:	75fb      	strb	r3, [r7, #23]
            goto exit;
 800085c:	e025      	b.n	80008aa <uart_host_transmit+0xa2>
        }

        if (timeout != 0 && (HAL_GetTick() - tickstart > timeout)) {
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d019      	beq.n	8000898 <uart_host_transmit+0x90>
 8000864:	f001 fdf8 	bl	8002458 <HAL_GetTick>
 8000868:	4602      	mov	r2, r0
 800086a:	693b      	ldr	r3, [r7, #16]
 800086c:	1ad3      	subs	r3, r2, r3
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	429a      	cmp	r2, r3
 8000872:	d211      	bcs.n	8000898 <uart_host_transmit+0x90>
            if (tx_half) {
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <uart_host_transmit+0xb8>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	b2db      	uxtb	r3, r3
 800087a:	2b00      	cmp	r3, #0
 800087c:	d006      	beq.n	800088c <uart_host_transmit+0x84>
                tickstart = HAL_GetTick();
 800087e:	f001 fdeb 	bl	8002458 <HAL_GetTick>
 8000882:	6138      	str	r0, [r7, #16]
                tx_half = false;
 8000884:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <uart_host_transmit+0xb8>)
 8000886:	2200      	movs	r2, #0
 8000888:	701a      	strb	r2, [r3, #0]
 800088a:	e005      	b.n	8000898 <uart_host_transmit+0x90>
            } else {
                HAL_UART_DMAStop(&huart6);
 800088c:	480f      	ldr	r0, [pc, #60]	@ (80008cc <uart_host_transmit+0xc4>)
 800088e:	f003 fb94 	bl	8003fba <HAL_UART_DMAStop>
                status = HAL_TIMEOUT;
 8000892:	2303      	movs	r3, #3
 8000894:	75fb      	strb	r3, [r7, #23]
                goto exit;
 8000896:	e008      	b.n	80008aa <uart_host_transmit+0xa2>
    while (!tx_done) {
 8000898:	4b0a      	ldr	r3, [pc, #40]	@ (80008c4 <uart_host_transmit+0xbc>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	f083 0301 	eor.w	r3, r3, #1
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d1d2      	bne.n	800084c <uart_host_transmit+0x44>
            }
        }
    }

exit:
 80008a6:	e000      	b.n	80008aa <uart_host_transmit+0xa2>
        goto exit;
 80008a8:	bf00      	nop
    return (status == HAL_OK) ? 0 : -1;
 80008aa:	7dfb      	ldrb	r3, [r7, #23]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d101      	bne.n	80008b4 <uart_host_transmit+0xac>
 80008b0:	2300      	movs	r3, #0
 80008b2:	e001      	b.n	80008b8 <uart_host_transmit+0xb0>
 80008b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3718      	adds	r7, #24
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	20000091 	.word	0x20000091
 80008c4:	20000090 	.word	0x20000090
 80008c8:	20000092 	.word	0x20000092
 80008cc:	2000020c 	.word	0x2000020c

080008d0 <uart_host_receive>:

int uart_host_receive(uint8_t *data, size_t size, uint32_t timeout)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b08a      	sub	sp, #40	@ 0x28
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
    int rc = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
    //HAL_StatuypeDef status = HAL_OK;
    uint32_t tickstart = HAL_GetTick();
 80008e0:	f001 fdba 	bl	8002458 <HAL_GetTick>
 80008e4:	61f8      	str	r0, [r7, #28]

    error = false;
 80008e6:	4b57      	ldr	r3, [pc, #348]	@ (8000a44 <uart_host_receive+0x174>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	701a      	strb	r2, [r3, #0]

    /* If no size return OK */
    if (!size) {
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	f000 8095 	beq.w	8000a1e <uart_host_receive+0x14e>
        goto exit;
    }

    if (huart6.RxState != HAL_UART_STATE_BUSY_RX) {
 80008f4:	4b54      	ldr	r3, [pc, #336]	@ (8000a48 <uart_host_receive+0x178>)
 80008f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
        // Assert here
    }

    if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) == dma_uart_rx.prev_cndtr) {
 80008fa:	4b53      	ldr	r3, [pc, #332]	@ (8000a48 <uart_host_receive+0x178>)
 80008fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
 8000902:	4a52      	ldr	r2, [pc, #328]	@ (8000a4c <uart_host_receive+0x17c>)
 8000904:	8852      	ldrh	r2, [r2, #2]
 8000906:	4293      	cmp	r3, r2
 8000908:	f040 8084 	bne.w	8000a14 <uart_host_receive+0x144>
        __WFI();
 800090c:	bf30      	wfi
    }

    /* Check and read from RX FIFO */
    while (size) {
 800090e:	e081      	b.n	8000a14 <uart_host_receive+0x144>
        uint16_t curr_cndtr = __HAL_DMA_GET_COUNTER(huart6.hdmarx);
 8000910:	4b4d      	ldr	r3, [pc, #308]	@ (8000a48 <uart_host_receive+0x178>)
 8000912:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	837b      	strh	r3, [r7, #26]

        if (curr_cndtr != dma_uart_rx.prev_cndtr) {
 800091a:	4b4c      	ldr	r3, [pc, #304]	@ (8000a4c <uart_host_receive+0x17c>)
 800091c:	885b      	ldrh	r3, [r3, #2]
 800091e:	8b7a      	ldrh	r2, [r7, #26]
 8000920:	429a      	cmp	r2, r3
 8000922:	d05e      	beq.n	80009e2 <uart_host_receive+0x112>
            uint32_t cur_pos = DMA_BUF_SIZE - curr_cndtr;
 8000924:	8b7b      	ldrh	r3, [r7, #26]
 8000926:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800092a:	617b      	str	r3, [r7, #20]
            uint32_t prev_pos;
            uint32_t length;

            /* Determine start position in DMA buffer based on previous CNDTR value */
            prev_pos = DMA_BUF_SIZE - dma_uart_rx.prev_cndtr;
 800092c:	4b47      	ldr	r3, [pc, #284]	@ (8000a4c <uart_host_receive+0x17c>)
 800092e:	885b      	ldrh	r3, [r3, #2]
 8000930:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000934:	613b      	str	r3, [r7, #16]
            if (prev_pos < cur_pos) {
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	429a      	cmp	r2, r3
 800093c:	d208      	bcs.n	8000950 <uart_host_receive+0x80>
                length = MIN(cur_pos - prev_pos, size);
 800093e:	697a      	ldr	r2, [r7, #20]
 8000940:	693b      	ldr	r3, [r7, #16]
 8000942:	1ad3      	subs	r3, r2, r3
 8000944:	68ba      	ldr	r2, [r7, #8]
 8000946:	4293      	cmp	r3, r2
 8000948:	bf28      	it	cs
 800094a:	4613      	movcs	r3, r2
 800094c:	623b      	str	r3, [r7, #32]
 800094e:	e007      	b.n	8000960 <uart_host_receive+0x90>
            } else {
                /* Copy until end of buffer first */
                length = MIN(DMA_BUF_SIZE - prev_pos, size);
 8000950:	693b      	ldr	r3, [r7, #16]
 8000952:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000956:	68ba      	ldr	r2, [r7, #8]
 8000958:	4293      	cmp	r3, r2
 800095a:	bf28      	it	cs
 800095c:	4613      	movcs	r3, r2
 800095e:	623b      	str	r3, [r7, #32]
            }
            memcpy(data, &uart_rx_fifo[prev_pos], length);
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	4a3b      	ldr	r2, [pc, #236]	@ (8000a50 <uart_host_receive+0x180>)
 8000964:	4413      	add	r3, r2
 8000966:	6a3a      	ldr	r2, [r7, #32]
 8000968:	4619      	mov	r1, r3
 800096a:	68f8      	ldr	r0, [r7, #12]
 800096c:	f004 fe24 	bl	80055b8 <memcpy>
            data += length;
 8000970:	68fa      	ldr	r2, [r7, #12]
 8000972:	6a3b      	ldr	r3, [r7, #32]
 8000974:	4413      	add	r3, r2
 8000976:	60fb      	str	r3, [r7, #12]
            size -= length;
 8000978:	68ba      	ldr	r2, [r7, #8]
 800097a:	6a3b      	ldr	r3, [r7, #32]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	60bb      	str	r3, [r7, #8]
            dma_uart_rx.prev_cndtr -= length;
 8000980:	4b32      	ldr	r3, [pc, #200]	@ (8000a4c <uart_host_receive+0x17c>)
 8000982:	885a      	ldrh	r2, [r3, #2]
 8000984:	6a3b      	ldr	r3, [r7, #32]
 8000986:	b29b      	uxth	r3, r3
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	b29a      	uxth	r2, r3
 800098c:	4b2f      	ldr	r3, [pc, #188]	@ (8000a4c <uart_host_receive+0x17c>)
 800098e:	805a      	strh	r2, [r3, #2]
            if (dma_uart_rx.prev_cndtr == 0) {
 8000990:	4b2e      	ldr	r3, [pc, #184]	@ (8000a4c <uart_host_receive+0x17c>)
 8000992:	885b      	ldrh	r3, [r3, #2]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d102      	bne.n	800099e <uart_host_receive+0xce>
                dma_uart_rx.prev_cndtr = DMA_BUF_SIZE;
 8000998:	4b2c      	ldr	r3, [pc, #176]	@ (8000a4c <uart_host_receive+0x17c>)
 800099a:	2280      	movs	r2, #128	@ 0x80
 800099c:	805a      	strh	r2, [r3, #2]
            }
            if (prev_pos > cur_pos) {
 800099e:	693a      	ldr	r2, [r7, #16]
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	429a      	cmp	r2, r3
 80009a4:	d91a      	bls.n	80009dc <uart_host_receive+0x10c>
                /* Copy from start of buffer */
                length = MIN(cur_pos, size);
 80009a6:	68ba      	ldr	r2, [r7, #8]
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	4293      	cmp	r3, r2
 80009ac:	bf28      	it	cs
 80009ae:	4613      	movcs	r3, r2
 80009b0:	623b      	str	r3, [r7, #32]
                memcpy(data, uart_rx_fifo, length);
 80009b2:	6a3a      	ldr	r2, [r7, #32]
 80009b4:	4926      	ldr	r1, [pc, #152]	@ (8000a50 <uart_host_receive+0x180>)
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f004 fdfe 	bl	80055b8 <memcpy>
                data += length;
 80009bc:	68fa      	ldr	r2, [r7, #12]
 80009be:	6a3b      	ldr	r3, [r7, #32]
 80009c0:	4413      	add	r3, r2
 80009c2:	60fb      	str	r3, [r7, #12]
                size -= length;
 80009c4:	68ba      	ldr	r2, [r7, #8]
 80009c6:	6a3b      	ldr	r3, [r7, #32]
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	60bb      	str	r3, [r7, #8]
                dma_uart_rx.prev_cndtr -= length;
 80009cc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a4c <uart_host_receive+0x17c>)
 80009ce:	885a      	ldrh	r2, [r3, #2]
 80009d0:	6a3b      	ldr	r3, [r7, #32]
 80009d2:	b29b      	uxth	r3, r3
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	b29a      	uxth	r2, r3
 80009d8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a4c <uart_host_receive+0x17c>)
 80009da:	805a      	strh	r2, [r3, #2]
            }
            if (!size) {
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d01f      	beq.n	8000a22 <uart_host_receive+0x152>
                goto exit;
            }
        }

        __WFI();
 80009e2:	bf30      	wfi
        if (error) {
 80009e4:	4b17      	ldr	r3, [pc, #92]	@ (8000a44 <uart_host_receive+0x174>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d003      	beq.n	80009f6 <uart_host_receive+0x126>
            rc = -1;
 80009ee:	f04f 33ff 	mov.w	r3, #4294967295
 80009f2:	627b      	str	r3, [r7, #36]	@ 0x24
            goto exit;
 80009f4:	e016      	b.n	8000a24 <uart_host_receive+0x154>
        }
        if (timeout != 0 && (HAL_GetTick() - tickstart > timeout)) {
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d00b      	beq.n	8000a14 <uart_host_receive+0x144>
 80009fc:	f001 fd2c 	bl	8002458 <HAL_GetTick>
 8000a00:	4602      	mov	r2, r0
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	1ad3      	subs	r3, r2, r3
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	429a      	cmp	r2, r3
 8000a0a:	d203      	bcs.n	8000a14 <uart_host_receive+0x144>
            rc = -1;
 8000a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
            goto exit;
 8000a12:	e007      	b.n	8000a24 <uart_host_receive+0x154>
    while (size) {
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	f47f af7a 	bne.w	8000910 <uart_host_receive+0x40>
        }
    }

exit:
 8000a1c:	e002      	b.n	8000a24 <uart_host_receive+0x154>
        goto exit;
 8000a1e:	bf00      	nop
 8000a20:	e000      	b.n	8000a24 <uart_host_receive+0x154>
                goto exit;
 8000a22:	bf00      	nop
	if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) == dma_uart_rx.prev_cndtr) {
 8000a24:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <uart_host_receive+0x178>)
 8000a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	4a07      	ldr	r2, [pc, #28]	@ (8000a4c <uart_host_receive+0x17c>)
 8000a2e:	8852      	ldrh	r2, [r2, #2]
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d102      	bne.n	8000a3a <uart_host_receive+0x16a>
		rx_available = false;
 8000a34:	4b07      	ldr	r3, [pc, #28]	@ (8000a54 <uart_host_receive+0x184>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	701a      	strb	r2, [r3, #0]
    }
    return rc;
 8000a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3728      	adds	r7, #40	@ 0x28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	20000093 	.word	0x20000093
 8000a48:	2000020c 	.word	0x2000020c
 8000a4c:	20000004 	.word	0x20000004
 8000a50:	20000098 	.word	0x20000098
 8000a54:	20000094 	.word	0x20000094

08000a58 <uart_host_rx_data_clear>:

void uart_host_rx_data_clear()
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
	uint8_t temp;
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8000a5e:	e003      	b.n	8000a68 <uart_host_rx_data_clear+0x10>
		temp = (uint8_t)(huart6.Instance->DR & 0x00FF);
 8000a60:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <uart_host_rx_data_clear+0x2c>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	71fb      	strb	r3, [r7, #7]
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8000a68:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <uart_host_rx_data_clear+0x2c>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f003 0320 	and.w	r3, r3, #32
 8000a72:	2b20      	cmp	r3, #32
 8000a74:	d0f4      	beq.n	8000a60 <uart_host_rx_data_clear+0x8>
		(void)temp; // Annule le warning "set but not used"
	}
}
 8000a76:	bf00      	nop
 8000a78:	bf00      	nop
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	2000020c 	.word	0x2000020c

08000a88 <host_uart_irq_handler>:

void host_uart_irq_handler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
    /* UART IDLE Interrupt */
	if((__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE) != RESET) && (__HAL_UART_GET_IT_SOURCE(&huart6, UART_IT_IDLE) != RESET))
 8000a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b00 <host_uart_irq_handler+0x78>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f003 0310 	and.w	r3, r3, #16
 8000a98:	2b10      	cmp	r3, #16
 8000a9a:	d12d      	bne.n	8000af8 <host_uart_irq_handler+0x70>
 8000a9c:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <host_uart_irq_handler+0x78>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	f003 0310 	and.w	r3, r3, #16
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d026      	beq.n	8000af8 <host_uart_irq_handler+0x70>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	4b14      	ldr	r3, [pc, #80]	@ (8000b00 <host_uart_irq_handler+0x78>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	4b12      	ldr	r3, [pc, #72]	@ (8000b00 <host_uart_irq_handler+0x78>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	687b      	ldr	r3, [r7, #4]

        if (ignore_first_idle_irq) {
 8000ac0:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <host_uart_irq_handler+0x7c>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d003      	beq.n	8000ad0 <host_uart_irq_handler+0x48>
            ignore_first_idle_irq = false;
 8000ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b04 <host_uart_irq_handler+0x7c>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	701a      	strb	r2, [r3, #0]
            {
            	huart6.hdmarx->XferCpltCallback(huart6.hdmarx);
            }
        }
    }
}
 8000ace:	e013      	b.n	8000af8 <host_uart_irq_handler+0x70>
            dma_uart_rx.flag = 1;
 8000ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8000b08 <host_uart_irq_handler+0x80>)
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	701a      	strb	r2, [r3, #0]
            dma_uart_rx.idle_irq_count++;
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <host_uart_irq_handler+0x80>)
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	3301      	adds	r3, #1
 8000adc:	4a0a      	ldr	r2, [pc, #40]	@ (8000b08 <host_uart_irq_handler+0x80>)
 8000ade:	6053      	str	r3, [r2, #4]
            if(huart6.hdmarx->XferCpltCallback != NULL)
 8000ae0:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <host_uart_irq_handler+0x78>)
 8000ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d006      	beq.n	8000af8 <host_uart_irq_handler+0x70>
            	huart6.hdmarx->XferCpltCallback(huart6.hdmarx);
 8000aea:	4b05      	ldr	r3, [pc, #20]	@ (8000b00 <host_uart_irq_handler+0x78>)
 8000aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000af0:	4a03      	ldr	r2, [pc, #12]	@ (8000b00 <host_uart_irq_handler+0x78>)
 8000af2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000af4:	4610      	mov	r0, r2
 8000af6:	4798      	blx	r3
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	2000020c 	.word	0x2000020c
 8000b04:	20000000 	.word	0x20000000
 8000b08:	20000004 	.word	0x20000004

08000b0c <get_enroll_feedback_str_>:
    }
    return "Evt.Unknown";
}

char *get_enroll_feedback_str_(uint8_t feedback)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b083      	sub	sp, #12
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	4603      	mov	r3, r0
 8000b14:	71fb      	strb	r3, [r7, #7]
    switch (feedback) {
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	3b01      	subs	r3, #1
 8000b1a:	2b06      	cmp	r3, #6
 8000b1c:	d81e      	bhi.n	8000b5c <get_enroll_feedback_str_+0x50>
 8000b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b24 <get_enroll_feedback_str_+0x18>)
 8000b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b24:	08000b41 	.word	0x08000b41
 8000b28:	08000b45 	.word	0x08000b45
 8000b2c:	08000b49 	.word	0x08000b49
 8000b30:	08000b4d 	.word	0x08000b4d
 8000b34:	08000b51 	.word	0x08000b51
 8000b38:	08000b55 	.word	0x08000b55
 8000b3c:	08000b59 	.word	0x08000b59
    case ENROLL_FEEDBACK_DONE: return "Done";
 8000b40:	4b0a      	ldr	r3, [pc, #40]	@ (8000b6c <get_enroll_feedback_str_+0x60>)
 8000b42:	e00d      	b.n	8000b60 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS: return "Progress";
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <get_enroll_feedback_str_+0x64>)
 8000b46:	e00b      	b.n	8000b60 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_QUALITY: return "Reject.LowQuality";
 8000b48:	4b0a      	ldr	r3, [pc, #40]	@ (8000b74 <get_enroll_feedback_str_+0x68>)
 8000b4a:	e009      	b.n	8000b60 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_COVERAGE: return "Reject.LowCoverage";
 8000b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b78 <get_enroll_feedback_str_+0x6c>)
 8000b4e:	e007      	b.n	8000b60 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_MOBILITY: return "Reject.LowMobility";
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <get_enroll_feedback_str_+0x70>)
 8000b52:	e005      	b.n	8000b60 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_OTHER: return "Reject.Other";
 8000b54:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <get_enroll_feedback_str_+0x74>)
 8000b56:	e003      	b.n	8000b60 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS_IMMOBILE: return "Progress.Immobile";
 8000b58:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <get_enroll_feedback_str_+0x78>)
 8000b5a:	e001      	b.n	8000b60 <get_enroll_feedback_str_+0x54>
    default:
        break;
 8000b5c:	bf00      	nop
    }
    return "Unknown";
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <get_enroll_feedback_str_+0x7c>)
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	08005d8c 	.word	0x08005d8c
 8000b70:	08005d94 	.word	0x08005d94
 8000b74:	08005da0 	.word	0x08005da0
 8000b78:	08005db4 	.word	0x08005db4
 8000b7c:	08005dc8 	.word	0x08005dc8
 8000b80:	08005ddc 	.word	0x08005ddc
 8000b84:	08005dec 	.word	0x08005dec
 8000b88:	08005e00 	.word	0x08005e00

08000b8c <fpc_send_request>:
 * @param cmd Command Header with payload.
 *
 * @return Result Code
 */
static fpc_result_t fpc_send_request(fpc_cmd_hdr_t *cmd, size_t size)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	82fb      	strh	r3, [r7, #22]
    fpc_frame_hdr_t frame = {0};
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]

    if (!cmd) {
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d101      	bne.n	8000bae <fpc_send_request+0x22>
        fpc_sample_logf("Invalid command");
        result = FPC_RESULT_INVALID_PARAM;
 8000baa:	230c      	movs	r3, #12
 8000bac:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000bae:	8afb      	ldrh	r3, [r7, #22]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d112      	bne.n	8000bda <fpc_send_request+0x4e>
        frame.version = FPC_FRAME_PROTOCOL_VERSION;
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	81bb      	strh	r3, [r7, #12]
        frame.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000bb8:	2311      	movs	r3, #17
 8000bba:	81fb      	strh	r3, [r7, #14]
        frame.flags = FPC_FRAME_FLAG_SENDER_HOST;
 8000bbc:	2310      	movs	r3, #16
 8000bbe:	823b      	strh	r3, [r7, #16]
        frame.payload_size = (uint16_t)size;
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	827b      	strh	r3, [r7, #18]

        /* Send frame header. */
        result = fpc_hal_tx((uint8_t*)&frame, sizeof(fpc_frame_hdr_t), TIMEOUT, 0);
 8000bc6:	f107 000c 	add.w	r0, r7, #12
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000bd0:	2108      	movs	r1, #8
 8000bd2:	f7ff fd01 	bl	80005d8 <fpc_hal_tx>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000bda:	8afb      	ldrh	r3, [r7, #22]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d108      	bne.n	8000bf2 <fpc_send_request+0x66>
        /* Send payload. */
        result = fpc_hal_tx((uint8_t*)cmd, size, TIMEOUT, 1);
 8000be0:	2301      	movs	r3, #1
 8000be2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000be6:	6839      	ldr	r1, [r7, #0]
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f7ff fcf5 	bl	80005d8 <fpc_hal_tx>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000bf2:	8afb      	ldrh	r3, [r7, #22]
}
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <fpc_cmd_version_request>:
    return result;
}


fpc_result_t fpc_cmd_version_request(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000c02:	2300      	movs	r3, #0
 8000c04:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Version Command Request has no payload */
    cmd.cmd_id = CMD_VERSION;
 8000c06:	2341      	movs	r3, #65	@ 0x41
 8000c08:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000c0a:	2311      	movs	r3, #17
 8000c0c:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf("\n>>> CMD_VERSION\r\n");
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000c0e:	463b      	mov	r3, r7
 8000c10:	2104      	movs	r1, #4
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ffba 	bl	8000b8c <fpc_send_request>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	80fb      	strh	r3, [r7, #6]

    return result;
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}

08000c26 <fpc_cmd_enroll_request>:


fpc_result_t fpc_cmd_enroll_request(fpc_id_type_t *id)
{
 8000c26:	b580      	push	{r7, lr}
 8000c28:	b086      	sub	sp, #24
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_enroll_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_GENERATE_NEW) {
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d007      	beq.n	8000c4e <fpc_cmd_enroll_request+0x28>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	881b      	ldrh	r3, [r3, #0]
 8000c42:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d001      	beq.n	8000c4e <fpc_cmd_enroll_request+0x28>
        fpc_sample_logf("Enroll Request: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000c4a:	230c      	movs	r3, #12
 8000c4c:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000c4e:	8afb      	ldrh	r3, [r7, #22]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d111      	bne.n	8000c78 <fpc_cmd_enroll_request+0x52>
        cmd_req.cmd.cmd_id = CMD_ENROLL;
 8000c54:	2354      	movs	r3, #84	@ 0x54
 8000c56:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000c58:	2311      	movs	r3, #17
 8000c5a:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	885b      	ldrh	r3, [r3, #2]
 8000c66:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf("\n>>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
            get_id_type_str_(id->type), id->id);

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_enroll_request_t));
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	2108      	movs	r1, #8
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff ff8c 	bl	8000b8c <fpc_send_request>
 8000c74:	4603      	mov	r3, r0
 8000c76:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000c78:	8afb      	ldrh	r3, [r7, #22]
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3718      	adds	r7, #24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <fpc_cmd_identify_request>:


fpc_result_t fpc_cmd_identify_request(fpc_id_type_t *id, uint16_t tag)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b086      	sub	sp, #24
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	807b      	strh	r3, [r7, #2]
    fpc_result_t result = FPC_RESULT_OK;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_identify_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	881b      	ldrh	r3, [r3, #0]
 8000c96:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d007      	beq.n	8000cae <fpc_cmd_identify_request+0x2c>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	881b      	ldrh	r3, [r3, #0]
 8000ca2:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d001      	beq.n	8000cae <fpc_cmd_identify_request+0x2c>
        fpc_sample_logf("Identify: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000caa:	230c      	movs	r3, #12
 8000cac:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000cae:	8afb      	ldrh	r3, [r7, #22]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d113      	bne.n	8000cdc <fpc_cmd_identify_request+0x5a>
        cmd_req.cmd.cmd_id = CMD_IDENTIFY;
 8000cb4:	2355      	movs	r3, #85	@ 0x55
 8000cb6:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000cb8:	2311      	movs	r3, #17
 8000cba:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	881b      	ldrh	r3, [r3, #0]
 8000cc0:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	885b      	ldrh	r3, [r3, #2]
 8000cc6:	827b      	strh	r3, [r7, #18]
        cmd_req.tag = tag;
 8000cc8:	887b      	ldrh	r3, [r7, #2]
 8000cca:	82bb      	strh	r3, [r7, #20]

        fpc_sample_logf("\n>>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
            tag, get_id_type_str_(id->type), id->id);

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_identify_request_t));
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	210a      	movs	r1, #10
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff5a 	bl	8000b8c <fpc_send_request>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000cdc:	8afb      	ldrh	r3, [r7, #22]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3718      	adds	r7, #24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <fpc_cmd_abort>:


fpc_result_t fpc_cmd_abort(void)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b082      	sub	sp, #8
 8000cea:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000cec:	2300      	movs	r3, #0
 8000cee:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Abort Command Request has no payload */
    cmd.cmd_id = CMD_ABORT;
 8000cf0:	2352      	movs	r3, #82	@ 0x52
 8000cf2:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000cf4:	2311      	movs	r3, #17
 8000cf6:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf("\n>>> CMD_ABORT");
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	2104      	movs	r1, #4
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff ff45 	bl	8000b8c <fpc_send_request>
 8000d02:	4603      	mov	r3, r0
 8000d04:	80fb      	strh	r3, [r7, #6]

    return result;
 8000d06:	88fb      	ldrh	r3, [r7, #6]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	3708      	adds	r7, #8
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <fpc_cmd_list_templates_request>:


fpc_result_t fpc_cmd_list_templates_request(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000d16:	2300      	movs	r3, #0
 8000d18:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* List Template Command Request has no payload */
    cmd.cmd_id = CMD_LIST_TEMPLATES;
 8000d1a:	2360      	movs	r3, #96	@ 0x60
 8000d1c:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000d1e:	2311      	movs	r3, #17
 8000d20:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf("\n>>> CMD_LIST_TEMPLATES\r\n");
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000d22:	463b      	mov	r3, r7
 8000d24:	2104      	movs	r1, #4
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff ff30 	bl	8000b8c <fpc_send_request>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	80fb      	strh	r3, [r7, #6]

    return result;
 8000d30:	88fb      	ldrh	r3, [r7, #6]
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <fpc_cmd_delete_template_request>:


fpc_result_t fpc_cmd_delete_template_request(fpc_id_type_t *id)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b086      	sub	sp, #24
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000d42:	2300      	movs	r3, #0
 8000d44:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_delete_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d007      	beq.n	8000d62 <fpc_cmd_delete_template_request+0x28>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	881b      	ldrh	r3, [r3, #0]
 8000d56:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d001      	beq.n	8000d62 <fpc_cmd_delete_template_request+0x28>
        fpc_sample_logf("Delete Tpl: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000d5e:	230c      	movs	r3, #12
 8000d60:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000d62:	8afb      	ldrh	r3, [r7, #22]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d111      	bne.n	8000d8c <fpc_cmd_delete_template_request+0x52>
        cmd_req.cmd.cmd_id = CMD_DELETE_TEMPLATE;
 8000d68:	2361      	movs	r3, #97	@ 0x61
 8000d6a:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000d6c:	2311      	movs	r3, #17
 8000d6e:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	885b      	ldrh	r3, [r3, #2]
 8000d7a:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf("\n>>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
            get_id_type_str_(id->type), id->id);

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_template_delete_request_t));
 8000d7c:	f107 030c 	add.w	r3, r7, #12
 8000d80:	2108      	movs	r1, #8
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff ff02 	bl	8000b8c <fpc_send_request>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000d8c:	8afb      	ldrh	r3, [r7, #22]
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3718      	adds	r7, #24
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <parse_cmd_status>:


/* Command Responses / Events */

static fpc_result_t parse_cmd_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000da2:	2300      	movs	r3, #0
 8000da4:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_status_response_t *status;

    status = (fpc_cmd_status_response_t*)cmd_hdr;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <parse_cmd_status+0x1c>
        fpc_sample_logf("CMD_STATUS: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000db0:	230c      	movs	r3, #12
 8000db2:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d104      	bne.n	8000dc4 <parse_cmd_status+0x2c>
        if (size != sizeof(fpc_cmd_status_response_t)) {
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	2b0c      	cmp	r3, #12
 8000dbe:	d001      	beq.n	8000dc4 <parse_cmd_status+0x2c>
            fpc_sample_logf("CMD_STATUS invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000dc0:	230c      	movs	r3, #12
 8000dc2:	81fb      	strh	r3, [r7, #14]
            get_event_str_(status->event), status->event);
        fpc_sample_logf("CMD_STATUS.state = %04X\n\r", status->state);
        fpc_sample_logf("CMD_STATUS.error = %d\n\r", status->app_fail_code);
    }

    if ((status->app_fail_code != 0) && cmd_callbacks.on_error) {
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	891b      	ldrh	r3, [r3, #8]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d00a      	beq.n	8000de2 <parse_cmd_status+0x4a>
 8000dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <parse_cmd_status+0x6c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d006      	beq.n	8000de2 <parse_cmd_status+0x4a>
        cmd_callbacks.on_error(status->app_fail_code);
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e04 <parse_cmd_status+0x6c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	68ba      	ldr	r2, [r7, #8]
 8000dda:	8912      	ldrh	r2, [r2, #8]
 8000ddc:	4610      	mov	r0, r2
 8000dde:	4798      	blx	r3
 8000de0:	e00b      	b.n	8000dfa <parse_cmd_status+0x62>
    }
    else if (cmd_callbacks.on_status) {
 8000de2:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <parse_cmd_status+0x6c>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d007      	beq.n	8000dfa <parse_cmd_status+0x62>
        cmd_callbacks.on_status(status->event, status->state);
 8000dea:	4b06      	ldr	r3, [pc, #24]	@ (8000e04 <parse_cmd_status+0x6c>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	68ba      	ldr	r2, [r7, #8]
 8000df0:	8890      	ldrh	r0, [r2, #4]
 8000df2:	68ba      	ldr	r2, [r7, #8]
 8000df4:	88d2      	ldrh	r2, [r2, #6]
 8000df6:	4611      	mov	r1, r2
 8000df8:	4798      	blx	r3
    }

    return result;
 8000dfa:	89fb      	ldrh	r3, [r7, #14]
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3710      	adds	r7, #16
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	20000118 	.word	0x20000118

08000e08 <parse_cmd_version>:


static fpc_result_t parse_cmd_version(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000e12:	2300      	movs	r3, #0
 8000e14:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_version_response_t *ver;
    size_t full_size = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]

    ver = (fpc_cmd_version_response_t*)cmd_hdr;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	60fb      	str	r3, [r7, #12]

    if (!ver) {
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d101      	bne.n	8000e28 <parse_cmd_version+0x20>
        fpc_sample_logf("CMD_VERSION: Invalid parameter\r\n");
        result = FPC_RESULT_INVALID_PARAM;
 8000e24:	230c      	movs	r3, #12
 8000e26:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000e28:	8afb      	ldrh	r3, [r7, #22]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d109      	bne.n	8000e42 <parse_cmd_version+0x3a>
        /* The full size of the command must include the length of the
           version string (unset array) */
        full_size = sizeof(fpc_cmd_version_response_t) +
            ver->version_str_len;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	8a5b      	ldrh	r3, [r3, #18]
        full_size = sizeof(fpc_cmd_version_response_t) +
 8000e32:	3314      	adds	r3, #20
 8000e34:	613b      	str	r3, [r7, #16]

        if (size != full_size) {
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	d001      	beq.n	8000e42 <parse_cmd_version+0x3a>
            fpc_sample_logf("CMD_VERSION invalid size (%d vs %d)\r\n", size, full_size);
            result = FPC_RESULT_INVALID_PARAM;
 8000e3e:	230c      	movs	r3, #12
 8000e40:	82fb      	strh	r3, [r7, #22]
        fpc_sample_logf("CMD_VERSION.fuse_level = %d\r\n", ver->fw_fuse_level);
        fpc_sample_logf("CMD_VERSION.version_str_len = %d\r\n", ver->version_str_len);
        fpc_sample_logf("CMD_VERSION.version = %s\r\n", ver->version_str);
    }

    if (cmd_callbacks.on_version) {
 8000e42:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <parse_cmd_version+0x58>)
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d005      	beq.n	8000e56 <parse_cmd_version+0x4e>
        cmd_callbacks.on_version(ver->version_str);
 8000e4a:	4b05      	ldr	r3, [pc, #20]	@ (8000e60 <parse_cmd_version+0x58>)
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	68fa      	ldr	r2, [r7, #12]
 8000e50:	3214      	adds	r2, #20
 8000e52:	4610      	mov	r0, r2
 8000e54:	4798      	blx	r3
    }

    return result;
 8000e56:	8afb      	ldrh	r3, [r7, #22]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3718      	adds	r7, #24
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000118 	.word	0x20000118

08000e64 <parse_cmd_enroll_status>:


static fpc_result_t parse_cmd_enroll_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_enroll_status_response_t *status;

    status = (fpc_cmd_enroll_status_response_t*)cmd_hdr;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d101      	bne.n	8000e80 <parse_cmd_enroll_status+0x1c>
        fpc_sample_logf("CMD_ENROLL: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000e7c:	230c      	movs	r3, #12
 8000e7e:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000e80:	89fb      	ldrh	r3, [r7, #14]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d104      	bne.n	8000e90 <parse_cmd_enroll_status+0x2c>
        if (size != sizeof(fpc_cmd_enroll_status_response_t)) {
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	2b08      	cmp	r3, #8
 8000e8a:	d001      	beq.n	8000e90 <parse_cmd_enroll_status+0x2c>
            fpc_sample_logf("CMD_ENROLL invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_enroll_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000e8c:	230c      	movs	r3, #12
 8000e8e:	81fb      	strh	r3, [r7, #14]
        fpc_sample_logf("CMD_ENROLL.feedback = %s",
            get_enroll_feedback_str_(status->feedback));
        fpc_sample_logf("CMD_ENROLL.samples_remaining = %d", status->samples_remaining);
    }

    if (cmd_callbacks.on_enroll) {
 8000e90:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <parse_cmd_enroll_status+0x50>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d007      	beq.n	8000ea8 <parse_cmd_enroll_status+0x44>
        cmd_callbacks.on_enroll(status->feedback, status->samples_remaining);
 8000e98:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <parse_cmd_enroll_status+0x50>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	68ba      	ldr	r2, [r7, #8]
 8000e9e:	7990      	ldrb	r0, [r2, #6]
 8000ea0:	68ba      	ldr	r2, [r7, #8]
 8000ea2:	79d2      	ldrb	r2, [r2, #7]
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	4798      	blx	r3
    }

    return result;
 8000ea8:	89fb      	ldrh	r3, [r7, #14]
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3710      	adds	r7, #16
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000118 	.word	0x20000118

08000eb8 <parse_cmd_identify>:


static fpc_result_t parse_cmd_identify(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_identify_status_response_t *id_res;

    id_res = (fpc_cmd_identify_status_response_t*)cmd_hdr;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	60bb      	str	r3, [r7, #8]

    if (!id_res) {
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d101      	bne.n	8000ed4 <parse_cmd_identify+0x1c>
        fpc_sample_logf("CMD_IDENTIFY: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000ed0:	230c      	movs	r3, #12
 8000ed2:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000ed4:	89fb      	ldrh	r3, [r7, #14]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d104      	bne.n	8000ee4 <parse_cmd_identify+0x2c>
        if (size != sizeof(fpc_cmd_identify_status_response_t)) {
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	2b0c      	cmp	r3, #12
 8000ede:	d001      	beq.n	8000ee4 <parse_cmd_identify+0x2c>
            fpc_sample_logf("CMD_IDENTIFY invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_identify_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000ee0:	230c      	movs	r3, #12
 8000ee2:	81fb      	strh	r3, [r7, #14]
        fpc_sample_logf("CMD_IDENTIFY.id_type = %s", get_id_type_str_(id_res->tpl_id.type));
        fpc_sample_logf("CMD_IDENTIFY.id = %d", id_res->tpl_id.id);
        fpc_sample_logf("CMD_IDENTIFY.tag = %d", id_res->tag);
    }

    if (cmd_callbacks.on_identify) {
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f18 <parse_cmd_identify+0x60>)
 8000ee6:	691b      	ldr	r3, [r3, #16]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00f      	beq.n	8000f0c <parse_cmd_identify+0x54>
        cmd_callbacks.on_identify(id_res->match == IDENTIFY_RESULT_MATCH, id_res->tpl_id.id);
 8000eec:	4b0a      	ldr	r3, [pc, #40]	@ (8000f18 <parse_cmd_identify+0x60>)
 8000eee:	691b      	ldr	r3, [r3, #16]
 8000ef0:	68ba      	ldr	r2, [r7, #8]
 8000ef2:	8892      	ldrh	r2, [r2, #4]
 8000ef4:	f246 11ec 	movw	r1, #25068	@ 0x61ec
 8000ef8:	428a      	cmp	r2, r1
 8000efa:	bf0c      	ite	eq
 8000efc:	2201      	moveq	r2, #1
 8000efe:	2200      	movne	r2, #0
 8000f00:	b2d2      	uxtb	r2, r2
 8000f02:	4610      	mov	r0, r2
 8000f04:	68ba      	ldr	r2, [r7, #8]
 8000f06:	8912      	ldrh	r2, [r2, #8]
 8000f08:	4611      	mov	r1, r2
 8000f0a:	4798      	blx	r3
    }

    return result;
 8000f0c:	89fb      	ldrh	r3, [r7, #14]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000118 	.word	0x20000118

08000f1c <parse_cmd_list_templates>:


static fpc_result_t parse_cmd_list_templates(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000f26:	2300      	movs	r3, #0
 8000f28:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_info_response_t *list;
    size_t total_pl_size = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
    uint16_t i;

    list = (fpc_cmd_template_info_response_t*)cmd_hdr;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	60fb      	str	r3, [r7, #12]

    if (!list) {
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <parse_cmd_list_templates+0x20>
        fpc_sample_logf("CMD_LIST_TEMPLATES: Invalid parameter\r\n");
        result = FPC_RESULT_INVALID_PARAM;
 8000f38:	230c      	movs	r3, #12
 8000f3a:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000f3c:	8afb      	ldrh	r3, [r7, #22]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d10a      	bne.n	8000f58 <parse_cmd_list_templates+0x3c>
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
            (sizeof(uint16_t) * list->number_of_templates);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	889b      	ldrh	r3, [r3, #4]
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
 8000f46:	3303      	adds	r3, #3
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	613b      	str	r3, [r7, #16]

        if (size != total_pl_size) {
 8000f4c:	683a      	ldr	r2, [r7, #0]
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d001      	beq.n	8000f58 <parse_cmd_list_templates+0x3c>
            fpc_sample_logf("CMD_LIST_TEMPLATES invalid size (%d vs %d)\r\n", size,
                total_pl_size);
            result = FPC_RESULT_INVALID_PARAM;
 8000f54:	230c      	movs	r3, #12
 8000f56:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000f58:	8afb      	ldrh	r3, [r7, #22]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d10a      	bne.n	8000f74 <parse_cmd_list_templates+0x58>
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d\r\n",
            list->number_of_templates);

        for (i = 0; i < list->number_of_templates; i++) {
 8000f5e:	2300      	movs	r3, #0
 8000f60:	82bb      	strh	r3, [r7, #20]
 8000f62:	e002      	b.n	8000f6a <parse_cmd_list_templates+0x4e>
 8000f64:	8abb      	ldrh	r3, [r7, #20]
 8000f66:	3301      	adds	r3, #1
 8000f68:	82bb      	strh	r3, [r7, #20]
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	889b      	ldrh	r3, [r3, #4]
 8000f6e:	8aba      	ldrh	r2, [r7, #20]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d3f7      	bcc.n	8000f64 <parse_cmd_list_templates+0x48>
            fpc_sample_logf("CMD_LIST_TEMPLATES.id = %d\r\n", list->template_id_list[i]);
        }
    }

    if (cmd_callbacks.on_list_templates) {
 8000f74:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <parse_cmd_list_templates+0x7c>)
 8000f76:	695b      	ldr	r3, [r3, #20]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d008      	beq.n	8000f8e <parse_cmd_list_templates+0x72>
        cmd_callbacks.on_list_templates(list->number_of_templates, list->template_id_list);
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <parse_cmd_list_templates+0x7c>)
 8000f7e:	695b      	ldr	r3, [r3, #20]
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	8892      	ldrh	r2, [r2, #4]
 8000f84:	4610      	mov	r0, r2
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	3206      	adds	r2, #6
 8000f8a:	4611      	mov	r1, r2
 8000f8c:	4798      	blx	r3
    }

    return result;
 8000f8e:	8afb      	ldrh	r3, [r7, #22]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000118 	.word	0x20000118

08000f9c <parse_cmd_navigation_event>:


static fpc_result_t parse_cmd_navigation_event(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_navigation_status_event_t *cmd_nav = (fpc_cmd_navigation_status_event_t*)cmd_hdr;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	60bb      	str	r3, [r7, #8]

    if (!cmd_nav) {
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d101      	bne.n	8000fb8 <parse_cmd_navigation_event+0x1c>
        fpc_sample_logf("CMD_NAVIGATION: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000fb4:	230c      	movs	r3, #12
 8000fb6:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000fb8:	89fb      	ldrh	r3, [r7, #14]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d104      	bne.n	8000fc8 <parse_cmd_navigation_event+0x2c>
        if (size != sizeof(fpc_cmd_navigation_status_event_t)) {
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	2b08      	cmp	r3, #8
 8000fc2:	d001      	beq.n	8000fc8 <parse_cmd_navigation_event+0x2c>
            fpc_sample_logf("CMD_NAVIGATION invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_navigation_status_event_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000fc4:	230c      	movs	r3, #12
 8000fc6:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
        fpc_sample_logf("CMD_NAVIGATION.gesture = %s", get_gesture_str_(cmd_nav->gesture));
    }

    if (cmd_callbacks.on_navigation) {
 8000fc8:	4b07      	ldr	r3, [pc, #28]	@ (8000fe8 <parse_cmd_navigation_event+0x4c>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d005      	beq.n	8000fdc <parse_cmd_navigation_event+0x40>
        cmd_callbacks.on_navigation(cmd_nav->gesture);
 8000fd0:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <parse_cmd_navigation_event+0x4c>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	8892      	ldrh	r2, [r2, #4]
 8000fd8:	4610      	mov	r0, r2
 8000fda:	4798      	blx	r3
    }

    return result;
 8000fdc:	89fb      	ldrh	r3, [r7, #14]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000118 	.word	0x20000118

08000fec <parse_cmd_gpio_control>:


static fpc_result_t parse_cmd_gpio_control(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_pinctrl_gpio_response_t *cmd_rsp = (fpc_cmd_pinctrl_gpio_response_t*)cmd_hdr;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d101      	bne.n	8001008 <parse_cmd_gpio_control+0x1c>
        fpc_sample_logf("CMD_GPIO_CONTROL: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8001004:	230c      	movs	r3, #12
 8001006:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001008:	89fb      	ldrh	r3, [r7, #14]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d104      	bne.n	8001018 <parse_cmd_gpio_control+0x2c>
        if (size != sizeof(fpc_cmd_pinctrl_gpio_response_t)) {
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	2b06      	cmp	r3, #6
 8001012:	d001      	beq.n	8001018 <parse_cmd_gpio_control+0x2c>
            fpc_sample_logf("CMD_GPIO_CONTROL invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001014:	230c      	movs	r3, #12
 8001016:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
        fpc_sample_logf("CMD_GPIO_CONTROL.state = %s", get_gpio_state_str_(cmd_rsp->state));
    }

    if (cmd_callbacks.on_gpio_control) {
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <parse_cmd_gpio_control+0x4c>)
 800101a:	69db      	ldr	r3, [r3, #28]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d005      	beq.n	800102c <parse_cmd_gpio_control+0x40>
        cmd_callbacks.on_gpio_control(cmd_rsp->state);
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <parse_cmd_gpio_control+0x4c>)
 8001022:	69db      	ldr	r3, [r3, #28]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	7912      	ldrb	r2, [r2, #4]
 8001028:	4610      	mov	r0, r2
 800102a:	4798      	blx	r3
    }

    return result;
 800102c:	89fb      	ldrh	r3, [r7, #14]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000118 	.word	0x20000118

0800103c <parse_cmd_get_system_config>:


static fpc_result_t parse_cmd_get_system_config(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8001046:	2300      	movs	r3, #0
 8001048:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_get_config_response_t *cmd_cfg = (fpc_cmd_get_config_response_t*)cmd_hdr;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	60bb      	str	r3, [r7, #8]

    if (!cmd_cfg) {
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d101      	bne.n	8001058 <parse_cmd_get_system_config+0x1c>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8001054:	230c      	movs	r3, #12
 8001056:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001058:	89fb      	ldrh	r3, [r7, #14]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d104      	bne.n	8001068 <parse_cmd_get_system_config+0x2c>
        if (size < sizeof(fpc_cmd_get_config_response_t)) {
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	2b17      	cmp	r3, #23
 8001062:	d801      	bhi.n	8001068 <parse_cmd_get_system_config+0x2c>
            fpc_sample_logf("CMD_GET_SYSTEM_CONFIG invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_get_config_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001064:	230c      	movs	r3, #12
 8001066:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001068:	89fb      	ldrh	r3, [r7, #14]
 800106a:	2b00      	cmp	r3, #0
            cmd_cfg->cfg.idfy_lockout_time_s);
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
                cmd_cfg->cfg.idle_time_before_sleep_ms);
    }

    if (cmd_callbacks.on_system_config_get) {
 800106c:	4b07      	ldr	r3, [pc, #28]	@ (800108c <parse_cmd_get_system_config+0x50>)
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d005      	beq.n	8001080 <parse_cmd_get_system_config+0x44>
        cmd_callbacks.on_system_config_get(&cmd_cfg->cfg);
 8001074:	4b05      	ldr	r3, [pc, #20]	@ (800108c <parse_cmd_get_system_config+0x50>)
 8001076:	6a1b      	ldr	r3, [r3, #32]
 8001078:	68ba      	ldr	r2, [r7, #8]
 800107a:	3208      	adds	r2, #8
 800107c:	4610      	mov	r0, r2
 800107e:	4798      	blx	r3
    }

    return result;
 8001080:	89fb      	ldrh	r3, [r7, #14]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000118 	.word	0x20000118

08001090 <parse_cmd_bist>:


static fpc_result_t parse_cmd_bist(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800109a:	2300      	movs	r3, #0
 800109c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_bist_response_t *cmd_rsp = (fpc_cmd_bist_response_t*)cmd_hdr;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d101      	bne.n	80010ac <parse_cmd_bist+0x1c>
        fpc_sample_logf("CMD_BIST: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 80010a8:	230c      	movs	r3, #12
 80010aa:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80010ac:	89fb      	ldrh	r3, [r7, #14]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d104      	bne.n	80010bc <parse_cmd_bist+0x2c>
        if (size < sizeof(fpc_cmd_bist_response_t)) {
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	2b07      	cmp	r3, #7
 80010b6:	d801      	bhi.n	80010bc <parse_cmd_bist+0x2c>
            fpc_sample_logf("CMD_BIST invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 80010b8:	230c      	movs	r3, #12
 80010ba:	81fb      	strh	r3, [r7, #14]
    if (result == FPC_RESULT_OK) {
        fpc_sample_logf("CMD_BIST.sensor_test_result = %d", cmd_rsp->sensor_test_result);
        fpc_sample_logf("CMD_BIST.test_verdict = %d", cmd_rsp->test_verdict);
    }

    if (cmd_callbacks.on_bist_done) {
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <parse_cmd_bist+0x4c>)
 80010be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d005      	beq.n	80010d0 <parse_cmd_bist+0x40>
        cmd_callbacks.on_bist_done(cmd_rsp->test_verdict);
 80010c4:	4b05      	ldr	r3, [pc, #20]	@ (80010dc <parse_cmd_bist+0x4c>)
 80010c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c8:	68ba      	ldr	r2, [r7, #8]
 80010ca:	88d2      	ldrh	r2, [r2, #6]
 80010cc:	4610      	mov	r0, r2
 80010ce:	4798      	blx	r3
    }

    return result;
 80010d0:	89fb      	ldrh	r3, [r7, #14]
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000118 	.word	0x20000118

080010e0 <parse_cmd>:


static fpc_result_t parse_cmd(uint8_t *frame_payload, size_t size)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_hdr_t *cmd_hdr;

    cmd_hdr = (fpc_cmd_hdr_t*)frame_payload;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60bb      	str	r3, [r7, #8]

    if (!cmd_hdr) {
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d101      	bne.n	80010fc <parse_cmd+0x1c>
        fpc_sample_logf("Parse Cmd: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 80010f8:	230c      	movs	r3, #12
 80010fa:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80010fc:	89fb      	ldrh	r3, [r7, #14]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d109      	bne.n	8001116 <parse_cmd+0x36>
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	885b      	ldrh	r3, [r3, #2]
 8001106:	2b13      	cmp	r3, #19
 8001108:	d005      	beq.n	8001116 <parse_cmd+0x36>
            cmd_hdr->type != FPC_FRAME_TYPE_CMD_RESPONSE) {
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	885b      	ldrh	r3, [r3, #2]
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 800110e:	2b12      	cmp	r3, #18
 8001110:	d001      	beq.n	8001116 <parse_cmd+0x36>
            fpc_sample_logf("Parse Cmd: Invalid parameter (type)");
            result = FPC_RESULT_INVALID_PARAM;
 8001112:	230c      	movs	r3, #12
 8001114:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 8001116:	89fb      	ldrh	r3, [r7, #14]
 8001118:	2b00      	cmp	r3, #0
 800111a:	f040 80a8 	bne.w	800126e <parse_cmd+0x18e>
        switch (cmd_hdr->cmd_id) {
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001126:	f000 808f 	beq.w	8001248 <parse_cmd+0x168>
 800112a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800112e:	f300 809d 	bgt.w	800126c <parse_cmd+0x18c>
 8001132:	2b6a      	cmp	r3, #106	@ 0x6a
 8001134:	dc60      	bgt.n	80011f8 <parse_cmd+0x118>
 8001136:	2b40      	cmp	r3, #64	@ 0x40
 8001138:	f2c0 8098 	blt.w	800126c <parse_cmd+0x18c>
 800113c:	3b40      	subs	r3, #64	@ 0x40
 800113e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001140:	f200 8094 	bhi.w	800126c <parse_cmd+0x18c>
 8001144:	a201      	add	r2, pc, #4	@ (adr r2, 800114c <parse_cmd+0x6c>)
 8001146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800114a:	bf00      	nop
 800114c:	08001201 	.word	0x08001201
 8001150:	0800120d 	.word	0x0800120d
 8001154:	0800126d 	.word	0x0800126d
 8001158:	0800126d 	.word	0x0800126d
 800115c:	08001261 	.word	0x08001261
 8001160:	0800126d 	.word	0x0800126d
 8001164:	0800126d 	.word	0x0800126d
 8001168:	0800126d 	.word	0x0800126d
 800116c:	0800126d 	.word	0x0800126d
 8001170:	0800126d 	.word	0x0800126d
 8001174:	0800126d 	.word	0x0800126d
 8001178:	0800126d 	.word	0x0800126d
 800117c:	0800126d 	.word	0x0800126d
 8001180:	0800126d 	.word	0x0800126d
 8001184:	0800126d 	.word	0x0800126d
 8001188:	0800126d 	.word	0x0800126d
 800118c:	0800126d 	.word	0x0800126d
 8001190:	0800126d 	.word	0x0800126d
 8001194:	0800126d 	.word	0x0800126d
 8001198:	0800126d 	.word	0x0800126d
 800119c:	08001219 	.word	0x08001219
 80011a0:	08001225 	.word	0x08001225
 80011a4:	0800126d 	.word	0x0800126d
 80011a8:	0800126d 	.word	0x0800126d
 80011ac:	0800126d 	.word	0x0800126d
 80011b0:	0800126d 	.word	0x0800126d
 80011b4:	0800126d 	.word	0x0800126d
 80011b8:	0800126d 	.word	0x0800126d
 80011bc:	0800126d 	.word	0x0800126d
 80011c0:	0800126d 	.word	0x0800126d
 80011c4:	0800126d 	.word	0x0800126d
 80011c8:	0800126d 	.word	0x0800126d
 80011cc:	08001231 	.word	0x08001231
 80011d0:	0800126d 	.word	0x0800126d
 80011d4:	0800126d 	.word	0x0800126d
 80011d8:	0800126d 	.word	0x0800126d
 80011dc:	0800126d 	.word	0x0800126d
 80011e0:	0800126d 	.word	0x0800126d
 80011e4:	0800126d 	.word	0x0800126d
 80011e8:	0800126d 	.word	0x0800126d
 80011ec:	0800126d 	.word	0x0800126d
 80011f0:	0800126d 	.word	0x0800126d
 80011f4:	08001255 	.word	0x08001255
 80011f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011fc:	d01e      	beq.n	800123c <parse_cmd+0x15c>
        case CMD_BIST:
            return parse_cmd_bist(cmd_hdr, size);
            break;
        default:
            fpc_sample_logf("Parse Cmd: Unexpected Command ID");
            break;
 80011fe:	e035      	b.n	800126c <parse_cmd+0x18c>
            return parse_cmd_status(cmd_hdr, size);
 8001200:	6839      	ldr	r1, [r7, #0]
 8001202:	68b8      	ldr	r0, [r7, #8]
 8001204:	f7ff fdc8 	bl	8000d98 <parse_cmd_status>
 8001208:	4603      	mov	r3, r0
 800120a:	e031      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_version(cmd_hdr, size);
 800120c:	6839      	ldr	r1, [r7, #0]
 800120e:	68b8      	ldr	r0, [r7, #8]
 8001210:	f7ff fdfa 	bl	8000e08 <parse_cmd_version>
 8001214:	4603      	mov	r3, r0
 8001216:	e02b      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_enroll_status(cmd_hdr, size);
 8001218:	6839      	ldr	r1, [r7, #0]
 800121a:	68b8      	ldr	r0, [r7, #8]
 800121c:	f7ff fe22 	bl	8000e64 <parse_cmd_enroll_status>
 8001220:	4603      	mov	r3, r0
 8001222:	e025      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_identify(cmd_hdr, size);
 8001224:	6839      	ldr	r1, [r7, #0]
 8001226:	68b8      	ldr	r0, [r7, #8]
 8001228:	f7ff fe46 	bl	8000eb8 <parse_cmd_identify>
 800122c:	4603      	mov	r3, r0
 800122e:	e01f      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_list_templates(cmd_hdr, size);
 8001230:	6839      	ldr	r1, [r7, #0]
 8001232:	68b8      	ldr	r0, [r7, #8]
 8001234:	f7ff fe72 	bl	8000f1c <parse_cmd_list_templates>
 8001238:	4603      	mov	r3, r0
 800123a:	e019      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_navigation_event(cmd_hdr, size);
 800123c:	6839      	ldr	r1, [r7, #0]
 800123e:	68b8      	ldr	r0, [r7, #8]
 8001240:	f7ff feac 	bl	8000f9c <parse_cmd_navigation_event>
 8001244:	4603      	mov	r3, r0
 8001246:	e013      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_gpio_control(cmd_hdr, size);
 8001248:	6839      	ldr	r1, [r7, #0]
 800124a:	68b8      	ldr	r0, [r7, #8]
 800124c:	f7ff fece 	bl	8000fec <parse_cmd_gpio_control>
 8001250:	4603      	mov	r3, r0
 8001252:	e00d      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_get_system_config(cmd_hdr, size);
 8001254:	6839      	ldr	r1, [r7, #0]
 8001256:	68b8      	ldr	r0, [r7, #8]
 8001258:	f7ff fef0 	bl	800103c <parse_cmd_get_system_config>
 800125c:	4603      	mov	r3, r0
 800125e:	e007      	b.n	8001270 <parse_cmd+0x190>
            return parse_cmd_bist(cmd_hdr, size);
 8001260:	6839      	ldr	r1, [r7, #0]
 8001262:	68b8      	ldr	r0, [r7, #8]
 8001264:	f7ff ff14 	bl	8001090 <parse_cmd_bist>
 8001268:	4603      	mov	r3, r0
 800126a:	e001      	b.n	8001270 <parse_cmd+0x190>
            break;
 800126c:	bf00      	nop
        };
    }

    return result;
 800126e:	89fb      	ldrh	r3, [r7, #14]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <fpc_host_sample_handle_rx_data>:


fpc_result_t fpc_host_sample_handle_rx_data(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
    fpc_result_t result;
    fpc_frame_hdr_t frame_hdr;
    uint8_t *frame_payload = NULL;
 800127e:	2300      	movs	r3, #0
 8001280:	60bb      	str	r3, [r7, #8]

    /* Step 1: Read Frame Header */
    result = fpc_hal_rx((uint8_t*)&frame_hdr, sizeof(fpc_frame_hdr_t), TIMEOUT);
 8001282:	463b      	mov	r3, r7
 8001284:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001288:	2108      	movs	r1, #8
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff f9bc 	bl	8000608 <fpc_hal_rx>
 8001290:	4603      	mov	r3, r0
 8001292:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
 8001294:	89fb      	ldrh	r3, [r7, #14]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10f      	bne.n	80012ba <fpc_host_sample_handle_rx_data+0x42>
        /* Sanity Check */
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 800129a:	883b      	ldrh	r3, [r7, #0]
 800129c:	2b04      	cmp	r3, #4
 800129e:	d10a      	bne.n	80012b6 <fpc_host_sample_handle_rx_data+0x3e>
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80012a0:	88bb      	ldrh	r3, [r7, #4]
 80012a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d005      	beq.n	80012b6 <fpc_host_sample_handle_rx_data+0x3e>
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80012aa:	887b      	ldrh	r3, [r7, #2]
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80012ac:	2b12      	cmp	r3, #18
 80012ae:	d004      	beq.n	80012ba <fpc_host_sample_handle_rx_data+0x42>
             frame_hdr.type != FPC_FRAME_TYPE_CMD_EVENT)) {
 80012b0:	887b      	ldrh	r3, [r7, #2]
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80012b2:	2b13      	cmp	r3, #19
 80012b4:	d001      	beq.n	80012ba <fpc_host_sample_handle_rx_data+0x42>
            fpc_sample_logf("Sanity check of rx data failed\r\n");
            result = FPC_RESULT_IO_BAD_DATA;
 80012b6:	2321      	movs	r3, #33	@ 0x21
 80012b8:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80012ba:	89fb      	ldrh	r3, [r7, #14]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d10a      	bne.n	80012d6 <fpc_host_sample_handle_rx_data+0x5e>
        frame_payload = malloc(frame_hdr.payload_size);
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f004 f83c 	bl	8005340 <malloc>
 80012c8:	4603      	mov	r3, r0
 80012ca:	60bb      	str	r3, [r7, #8]
        if (!frame_payload) {
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <fpc_host_sample_handle_rx_data+0x5e>
            fpc_sample_logf("Failed to malloc\n");
            result = FPC_RESULT_OUT_OF_MEMORY;
 80012d2:	230e      	movs	r3, #14
 80012d4:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80012d6:	89fb      	ldrh	r3, [r7, #14]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d108      	bne.n	80012ee <fpc_host_sample_handle_rx_data+0x76>
        /* Step 2: Read Frame Payload (Command) */
        result = fpc_hal_rx(frame_payload, frame_hdr.payload_size, TIMEOUT);
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012e2:	4619      	mov	r1, r3
 80012e4:	68b8      	ldr	r0, [r7, #8]
 80012e6:	f7ff f98f 	bl	8000608 <fpc_hal_rx>
 80012ea:	4603      	mov	r3, r0
 80012ec:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80012ee:	89fb      	ldrh	r3, [r7, #14]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d106      	bne.n	8001302 <fpc_host_sample_handle_rx_data+0x8a>
        result = parse_cmd(frame_payload, frame_hdr.payload_size);
 80012f4:	88fb      	ldrh	r3, [r7, #6]
 80012f6:	4619      	mov	r1, r3
 80012f8:	68b8      	ldr	r0, [r7, #8]
 80012fa:	f7ff fef1 	bl	80010e0 <parse_cmd>
 80012fe:	4603      	mov	r3, r0
 8001300:	81fb      	strh	r3, [r7, #14]
    }

    if (frame_payload) {
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d002      	beq.n	800130e <fpc_host_sample_handle_rx_data+0x96>
        free(frame_payload);
 8001308:	68b8      	ldr	r0, [r7, #8]
 800130a:	f004 f821 	bl	8005350 <free>

    if (result != FPC_RESULT_OK) {
        fpc_sample_logf("Failed to handle RX data, error %d\r\n", result);
    }

    return result;
 800130e:	89fb      	ldrh	r3, [r7, #14]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <fpc_host_sample_init>:


fpc_result_t fpc_host_sample_init(fpc_cmd_callbacks_t *callbacks)
{
 8001318:	b5b0      	push	{r4, r5, r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
    fpc_result_t result;

    if (callbacks) {
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d00b      	beq.n	800133e <fpc_host_sample_init+0x26>
        cmd_callbacks = *callbacks;
 8001326:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <fpc_host_sample_init+0x38>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4614      	mov	r4, r2
 800132c:	461d      	mov	r5, r3
 800132e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001330:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001332:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001334:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001336:	e895 0003 	ldmia.w	r5, {r0, r1}
 800133a:	e884 0003 	stmia.w	r4, {r0, r1}
    }
    result = fpc_hal_init();
 800133e:	f7ff f927 	bl	8000590 <fpc_hal_init>
 8001342:	4603      	mov	r3, r0
 8001344:	81fb      	strh	r3, [r7, #14]

    return result;
 8001346:	89fb      	ldrh	r3, [r7, #14]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bdb0      	pop	{r4, r5, r7, pc}
 8001350:	20000118 	.word	0x20000118

08001354 <hal_check_button_pressed>:
static uint32_t button_down_start = 0;
static uint32_t button_down_time = 0;
static bool button_down = false;

uint32_t hal_check_button_pressed(void)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
	uint32_t button_time = button_down_time;
 800135a:	4b0d      	ldr	r3, [pc, #52]	@ (8001390 <hal_check_button_pressed+0x3c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	607b      	str	r3, [r7, #4]
	if (!button_down) {
 8001360:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <hal_check_button_pressed+0x40>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	f083 0301 	eor.w	r3, r3, #1
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d002      	beq.n	8001374 <hal_check_button_pressed+0x20>
		button_down_time = 0;
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <hal_check_button_pressed+0x3c>)
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
	}
	return button_down ? 0 : button_time;
 8001374:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <hal_check_button_pressed+0x40>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <hal_check_button_pressed+0x2c>
 800137c:	2300      	movs	r3, #0
 800137e:	e000      	b.n	8001382 <hal_check_button_pressed+0x2e>
 8001380:	687b      	ldr	r3, [r7, #4]
}
 8001382:	4618      	mov	r0, r3
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	20000148 	.word	0x20000148
 8001394:	2000014c 	.word	0x2000014c

08001398 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_BUTTON_Pin) {
 80013a2:	88fb      	ldrh	r3, [r7, #6]
 80013a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013a8:	d11c      	bne.n	80013e4 <HAL_GPIO_EXTI_Callback+0x4c>
        if (HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_SET) {
 80013aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013ae:	4817      	ldr	r0, [pc, #92]	@ (800140c <HAL_GPIO_EXTI_Callback+0x74>)
 80013b0:	f001 ff42 	bl	8003238 <HAL_GPIO_ReadPin>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d10b      	bne.n	80013d2 <HAL_GPIO_EXTI_Callback+0x3a>
            button_down_time = HAL_GetTick() - button_down_start;
 80013ba:	f001 f84d 	bl	8002458 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	4b13      	ldr	r3, [pc, #76]	@ (8001410 <HAL_GPIO_EXTI_Callback+0x78>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	4a13      	ldr	r2, [pc, #76]	@ (8001414 <HAL_GPIO_EXTI_Callback+0x7c>)
 80013c8:	6013      	str	r3, [r2, #0]
            button_down = false;
 80013ca:	4b13      	ldr	r3, [pc, #76]	@ (8001418 <HAL_GPIO_EXTI_Callback+0x80>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
            fpc2530_irq_active = true;
        }
    }
}
 80013d0:	e017      	b.n	8001402 <HAL_GPIO_EXTI_Callback+0x6a>
            button_down_start = HAL_GetTick();
 80013d2:	f001 f841 	bl	8002458 <HAL_GetTick>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <HAL_GPIO_EXTI_Callback+0x78>)
 80013da:	6013      	str	r3, [r2, #0]
            button_down = true;
 80013dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <HAL_GPIO_EXTI_Callback+0x80>)
 80013de:	2201      	movs	r2, #1
 80013e0:	701a      	strb	r2, [r3, #0]
}
 80013e2:	e00e      	b.n	8001402 <HAL_GPIO_EXTI_Callback+0x6a>
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80013ea:	d10a      	bne.n	8001402 <HAL_GPIO_EXTI_Callback+0x6a>
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
 80013ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013f0:	480a      	ldr	r0, [pc, #40]	@ (800141c <HAL_GPIO_EXTI_Callback+0x84>)
 80013f2:	f001 ff21 	bl	8003238 <HAL_GPIO_ReadPin>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d102      	bne.n	8001402 <HAL_GPIO_EXTI_Callback+0x6a>
            fpc2530_irq_active = true;
 80013fc:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <HAL_GPIO_EXTI_Callback+0x88>)
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40020800 	.word	0x40020800
 8001410:	20000144 	.word	0x20000144
 8001414:	20000148 	.word	0x20000148
 8001418:	2000014c 	.word	0x2000014c
 800141c:	40021400 	.word	0x40021400
 8001420:	20000140 	.word	0x20000140

08001424 <hal_set_led_status>:

void hal_set_led_status(hal_led_status_t status)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	71fb      	strb	r3, [r7, #7]
	switch(status) {
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	3b01      	subs	r3, #1
 8001432:	2b05      	cmp	r3, #5
 8001434:	d860      	bhi.n	80014f8 <hal_set_led_status+0xd4>
 8001436:	a201      	add	r2, pc, #4	@ (adr r2, 800143c <hal_set_led_status+0x18>)
 8001438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143c:	08001455 	.word	0x08001455
 8001440:	08001475 	.word	0x08001475
 8001444:	08001495 	.word	0x08001495
 8001448:	080014f9 	.word	0x080014f9
 800144c:	080014f9 	.word	0x080014f9
 8001450:	080014b5 	.word	0x080014b5
	        case HAL_LED_STATUS_MATCH:    // Green LED
	        	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001454:	2101      	movs	r1, #1
 8001456:	4833      	ldr	r0, [pc, #204]	@ (8001524 <hal_set_led_status+0x100>)
 8001458:	f001 ff1f 	bl	800329a <HAL_GPIO_TogglePin>
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	2180      	movs	r1, #128	@ 0x80
 8001460:	4830      	ldr	r0, [pc, #192]	@ (8001524 <hal_set_led_status+0x100>)
 8001462:	f001 ff01 	bl	8003268 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800146c:	482d      	ldr	r0, [pc, #180]	@ (8001524 <hal_set_led_status+0x100>)
 800146e:	f001 fefb 	bl	8003268 <HAL_GPIO_WritePin>
	            break;
 8001472:	e052      	b.n	800151a <hal_set_led_status+0xf6>
	        case HAL_LED_STATUS_NO_MATCH:	// Red LED only
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2101      	movs	r1, #1
 8001478:	482a      	ldr	r0, [pc, #168]	@ (8001524 <hal_set_led_status+0x100>)
 800147a:	f001 fef5 	bl	8003268 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	2180      	movs	r1, #128	@ 0x80
 8001482:	4828      	ldr	r0, [pc, #160]	@ (8001524 <hal_set_led_status+0x100>)
 8001484:	f001 fef0 	bl	8003268 <HAL_GPIO_WritePin>
	        	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001488:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800148c:	4825      	ldr	r0, [pc, #148]	@ (8001524 <hal_set_led_status+0x100>)
 800148e:	f001 ff04 	bl	800329a <HAL_GPIO_TogglePin>
	        	break;
 8001492:	e042      	b.n	800151a <hal_set_led_status+0xf6>
	        case HAL_LED_STATUS_WAITTOUCH: // Blue LED only
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	2101      	movs	r1, #1
 8001498:	4822      	ldr	r0, [pc, #136]	@ (8001524 <hal_set_led_status+0x100>)
 800149a:	f001 fee5 	bl	8003268 <HAL_GPIO_WritePin>
	            HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800149e:	2180      	movs	r1, #128	@ 0x80
 80014a0:	4820      	ldr	r0, [pc, #128]	@ (8001524 <hal_set_led_status+0x100>)
 80014a2:	f001 fefa 	bl	800329a <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ac:	481d      	ldr	r0, [pc, #116]	@ (8001524 <hal_set_led_status+0x100>)
 80014ae:	f001 fedb 	bl	8003268 <HAL_GPIO_WritePin>
				break;
 80014b2:	e032      	b.n	800151a <hal_set_led_status+0xf6>
	        case HAL_LED_STATUS_ERROR:    // Toggle all 3 LEDs
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2101      	movs	r1, #1
 80014b8:	481a      	ldr	r0, [pc, #104]	@ (8001524 <hal_set_led_status+0x100>)
 80014ba:	f001 fed5 	bl	8003268 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	2180      	movs	r1, #128	@ 0x80
 80014c2:	4818      	ldr	r0, [pc, #96]	@ (8001524 <hal_set_led_status+0x100>)
 80014c4:	f001 fed0 	bl	8003268 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ce:	4815      	ldr	r0, [pc, #84]	@ (8001524 <hal_set_led_status+0x100>)
 80014d0:	f001 feca 	bl	8003268 <HAL_GPIO_WritePin>

				HAL_Delay(500);
 80014d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014d8:	f000 ffca 	bl	8002470 <HAL_Delay>

	        	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80014dc:	2101      	movs	r1, #1
 80014de:	4811      	ldr	r0, [pc, #68]	@ (8001524 <hal_set_led_status+0x100>)
 80014e0:	f001 fedb 	bl	800329a <HAL_GPIO_TogglePin>
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80014e4:	2180      	movs	r1, #128	@ 0x80
 80014e6:	480f      	ldr	r0, [pc, #60]	@ (8001524 <hal_set_led_status+0x100>)
 80014e8:	f001 fed7 	bl	800329a <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80014ec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <hal_set_led_status+0x100>)
 80014f2:	f001 fed2 	bl	800329a <HAL_GPIO_TogglePin>
	            break;
 80014f6:	e010      	b.n	800151a <hal_set_led_status+0xf6>
	        default:
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2101      	movs	r1, #1
 80014fc:	4809      	ldr	r0, [pc, #36]	@ (8001524 <hal_set_led_status+0x100>)
 80014fe:	f001 feb3 	bl	8003268 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001502:	2200      	movs	r2, #0
 8001504:	2180      	movs	r1, #128	@ 0x80
 8001506:	4807      	ldr	r0, [pc, #28]	@ (8001524 <hal_set_led_status+0x100>)
 8001508:	f001 feae 	bl	8003268 <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001512:	4804      	ldr	r0, [pc, #16]	@ (8001524 <hal_set_led_status+0x100>)
 8001514:	f001 fea8 	bl	8003268 <HAL_GPIO_WritePin>
	    }
}
 8001518:	bf00      	nop
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40020400 	.word	0x40020400

08001528 <hal_reset_device>:

void hal_reset_device(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001532:	4807      	ldr	r0, [pc, #28]	@ (8001550 <hal_reset_device+0x28>)
 8001534:	f001 fe98 	bl	8003268 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001538:	200a      	movs	r0, #10
 800153a:	f000 ff99 	bl	8002470 <HAL_Delay>
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_SET);
 800153e:	2201      	movs	r2, #1
 8001540:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <hal_reset_device+0x28>)
 8001546:	f001 fe8f 	bl	8003268 <HAL_GPIO_WritePin>
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40021000 	.word	0x40021000

08001554 <hal_set_if_config>:

void hal_set_if_config(hal_if_config_t config)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
	switch(config) {
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d10c      	bne.n	800157e <hal_set_if_config+0x2a>
		case HAL_IF_CONFIG_UART:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001564:	2201      	movs	r2, #1
 8001566:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800156a:	480d      	ldr	r0, [pc, #52]	@ (80015a0 <hal_set_if_config+0x4c>)
 800156c:	f001 fe7c 	bl	8003268 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001576:	480b      	ldr	r0, [pc, #44]	@ (80015a4 <hal_set_if_config+0x50>)
 8001578:	f001 fe76 	bl	8003268 <HAL_GPIO_WritePin>
			break;
 800157c:	e00c      	b.n	8001598 <hal_set_if_config+0x44>
		case HAL_IF_CONFIG_SPI:
		default:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001584:	4806      	ldr	r0, [pc, #24]	@ (80015a0 <hal_set_if_config+0x4c>)
 8001586:	f001 fe6f 	bl	8003268 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 800158a:	2200      	movs	r2, #0
 800158c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001590:	4804      	ldr	r0, [pc, #16]	@ (80015a4 <hal_set_if_config+0x50>)
 8001592:	f001 fe69 	bl	8003268 <HAL_GPIO_WritePin>
			break;
 8001596:	bf00      	nop
	}
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40021400 	.word	0x40021400
 80015a4:	40021000 	.word	0x40021000

080015a8 <process_state>:

/* Number of fingers left to enroll */
static int n_fingers_to_enroll = N_FINGERS_TO_ENROLL;

static void process_state(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af00      	add	r7, sp, #0
    app_state_t next_state = app_state;
 80015ae:	4b74      	ldr	r3, [pc, #464]	@ (8001780 <process_state+0x1d8>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	77fb      	strb	r3, [r7, #31]

    switch(app_state) {
 80015b4:	4b72      	ldr	r3, [pc, #456]	@ (8001780 <process_state+0x1d8>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b06      	cmp	r3, #6
 80015ba:	f200 80c8 	bhi.w	800174e <process_state+0x1a6>
 80015be:	a201      	add	r2, pc, #4	@ (adr r2, 80015c4 <process_state+0x1c>)
 80015c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c4:	080015e1 	.word	0x080015e1
 80015c8:	080015f5 	.word	0x080015f5
 80015cc:	08001609 	.word	0x08001609
 80015d0:	0800166f 	.word	0x0800166f
 80015d4:	080016d1 	.word	0x080016d1
 80015d8:	080016fb 	.word	0x080016fb
 80015dc:	08001725 	.word	0x08001725
        case APP_STATE_WAIT_READY:
            if (device_ready) {
 80015e0:	4b68      	ldr	r3, [pc, #416]	@ (8001784 <process_state+0x1dc>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f000 80b4 	beq.w	8001752 <process_state+0x1aa>
                next_state = APP_STATE_WAIT_VERSION;
 80015ea:	2301      	movs	r3, #1
 80015ec:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_version_request();
 80015ee:	f7ff fb05 	bl	8000bfc <fpc_cmd_version_request>
            }
            break;
 80015f2:	e0ae      	b.n	8001752 <process_state+0x1aa>
        case APP_STATE_WAIT_VERSION:
            if (version_read) {
 80015f4:	4b64      	ldr	r3, [pc, #400]	@ (8001788 <process_state+0x1e0>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 80ac 	beq.w	8001756 <process_state+0x1ae>
                next_state = APP_STATE_WAIT_LIST_TEMPLATES;
 80015fe:	2302      	movs	r3, #2
 8001600:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_list_templates_request();
 8001602:	f7ff fb85 	bl	8000d10 <fpc_cmd_list_templates_request>
            }
            break;
 8001606:	e0a6      	b.n	8001756 <process_state+0x1ae>
        case APP_STATE_WAIT_LIST_TEMPLATES:
            if (list_templates_done) {
 8001608:	4b60      	ldr	r3, [pc, #384]	@ (800178c <process_state+0x1e4>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	f000 80a4 	beq.w	800175a <process_state+0x1b2>
                if (n_templates_on_device < N_FINGERS_TO_ENROLL) {
 8001612:	4b5f      	ldr	r3, [pc, #380]	@ (8001790 <process_state+0x1e8>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2b01      	cmp	r3, #1
 8001618:	dc18      	bgt.n	800164c <process_state+0xa4>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 800161a:	f244 0345 	movw	r3, #16453	@ 0x4045
 800161e:	833b      	strh	r3, [r7, #24]
 8001620:	2300      	movs	r3, #0
 8001622:	837b      	strh	r3, [r7, #26]
                    n_fingers_to_enroll = N_FINGERS_TO_ENROLL - n_templates_on_device;
 8001624:	4b5a      	ldr	r3, [pc, #360]	@ (8001790 <process_state+0x1e8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f1c3 0302 	rsb	r3, r3, #2
 800162c:	4a59      	ldr	r2, [pc, #356]	@ (8001794 <process_state+0x1ec>)
 800162e:	6013      	str	r3, [r2, #0]
                    log_print("\nStarting enroll %d fingers\r\n", n_fingers_to_enroll);
 8001630:	4b58      	ldr	r3, [pc, #352]	@ (8001794 <process_state+0x1ec>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4619      	mov	r1, r3
 8001636:	4858      	ldr	r0, [pc, #352]	@ (8001798 <process_state+0x1f0>)
 8001638:	f7ff f820 	bl	800067c <log_print>
                    next_state = APP_STATE_WAIT_ENROLL;
 800163c:	2303      	movs	r3, #3
 800163e:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_enroll_request(&id_type);
 8001640:	f107 0318 	add.w	r3, r7, #24
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff faee 	bl	8000c26 <fpc_cmd_enroll_request>
                    log_print("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 800164a:	e086      	b.n	800175a <process_state+0x1b2>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 800164c:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001650:	82bb      	strh	r3, [r7, #20]
 8001652:	2300      	movs	r3, #0
 8001654:	82fb      	strh	r3, [r7, #22]
                    log_print("\nStarting identify\r\n");
 8001656:	4851      	ldr	r0, [pc, #324]	@ (800179c <process_state+0x1f4>)
 8001658:	f7ff f810 	bl	800067c <log_print>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 800165c:	2304      	movs	r3, #4
 800165e:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2100      	movs	r1, #0
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff fb0b 	bl	8000c82 <fpc_cmd_identify_request>
            break;
 800166c:	e075      	b.n	800175a <process_state+0x1b2>
        case APP_STATE_WAIT_ENROLL:
            if ((device_state & STATE_ENROLL) == 0) {
 800166e:	4b4c      	ldr	r3, [pc, #304]	@ (80017a0 <process_state+0x1f8>)
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d171      	bne.n	800175e <process_state+0x1b6>
            	log_print("\nEnroll one finger done.\r\n");
 800167a:	484a      	ldr	r0, [pc, #296]	@ (80017a4 <process_state+0x1fc>)
 800167c:	f7fe fffe 	bl	800067c <log_print>
                n_fingers_to_enroll--;
 8001680:	4b44      	ldr	r3, [pc, #272]	@ (8001794 <process_state+0x1ec>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	3b01      	subs	r3, #1
 8001686:	4a43      	ldr	r2, [pc, #268]	@ (8001794 <process_state+0x1ec>)
 8001688:	6013      	str	r3, [r2, #0]
                if (n_fingers_to_enroll > 0) {
 800168a:	4b42      	ldr	r3, [pc, #264]	@ (8001794 <process_state+0x1ec>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	dd0d      	ble.n	80016ae <process_state+0x106>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001692:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001696:	823b      	strh	r3, [r7, #16]
 8001698:	2300      	movs	r3, #0
 800169a:	827b      	strh	r3, [r7, #18]
                    log_print("\nStarting enroll\r\n");
 800169c:	4842      	ldr	r0, [pc, #264]	@ (80017a8 <process_state+0x200>)
 800169e:	f7fe ffed 	bl	800067c <log_print>
                    fpc_cmd_enroll_request(&id_type);
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fabd 	bl	8000c26 <fpc_cmd_enroll_request>
                    log_print("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 80016ac:	e057      	b.n	800175e <process_state+0x1b6>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 80016ae:	f242 0323 	movw	r3, #8227	@ 0x2023
 80016b2:	81bb      	strh	r3, [r7, #12]
 80016b4:	2300      	movs	r3, #0
 80016b6:	81fb      	strh	r3, [r7, #14]
                    log_print("\nStarting identify\r\n");
 80016b8:	4838      	ldr	r0, [pc, #224]	@ (800179c <process_state+0x1f4>)
 80016ba:	f7fe ffdf 	bl	800067c <log_print>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 80016be:	2304      	movs	r3, #4
 80016c0:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff fada 	bl	8000c82 <fpc_cmd_identify_request>
            break;
 80016ce:	e046      	b.n	800175e <process_state+0x1b6>
        case APP_STATE_WAIT_IDENTIFY:
            if ((device_state & STATE_IDENTIFY) == 0) {
 80016d0:	4b33      	ldr	r3, [pc, #204]	@ (80017a0 <process_state+0x1f8>)
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d142      	bne.n	8001762 <process_state+0x1ba>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 80016dc:	f242 0323 	movw	r3, #8227	@ 0x2023
 80016e0:	813b      	strh	r3, [r7, #8]
 80016e2:	2300      	movs	r3, #0
 80016e4:	817b      	strh	r3, [r7, #10]
                HAL_Delay(100);
 80016e6:	2064      	movs	r0, #100	@ 0x64
 80016e8:	f000 fec2 	bl	8002470 <HAL_Delay>
                fpc_cmd_identify_request(&id_type, 0);
 80016ec:	f107 0308 	add.w	r3, r7, #8
 80016f0:	2100      	movs	r1, #0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fac5 	bl	8000c82 <fpc_cmd_identify_request>
            }
            break;
 80016f8:	e033      	b.n	8001762 <process_state+0x1ba>
        case APP_STATE_WAIT_ABORT:
            if ((device_state & (STATE_ENROLL | STATE_IDENTIFY)) == 0) {
 80016fa:	4b29      	ldr	r3, [pc, #164]	@ (80017a0 <process_state+0x1f8>)
 80016fc:	881b      	ldrh	r3, [r3, #0]
 80016fe:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d12f      	bne.n	8001766 <process_state+0x1be>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001706:	f242 0323 	movw	r3, #8227	@ 0x2023
 800170a:	80bb      	strh	r3, [r7, #4]
 800170c:	2300      	movs	r3, #0
 800170e:	80fb      	strh	r3, [r7, #6]
                log_print("\nDeleting templates.\r\n");
 8001710:	4826      	ldr	r0, [pc, #152]	@ (80017ac <process_state+0x204>)
 8001712:	f7fe ffb3 	bl	800067c <log_print>
                next_state = APP_STATE_WAIT_DELETE_TEMPLATES;
 8001716:	2306      	movs	r3, #6
 8001718:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_delete_template_request(&id_type);
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff fb0c 	bl	8000d3a <fpc_cmd_delete_template_request>
            }
            break;
 8001722:	e020      	b.n	8001766 <process_state+0x1be>
        // Will run after next status event is received in response to delete template request.
        case APP_STATE_WAIT_DELETE_TEMPLATES:
        {
            fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001724:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001728:	803b      	strh	r3, [r7, #0]
 800172a:	2300      	movs	r3, #0
 800172c:	807b      	strh	r3, [r7, #2]
            n_fingers_to_enroll = N_FINGERS_TO_ENROLL;
 800172e:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <process_state+0x1ec>)
 8001730:	2202      	movs	r2, #2
 8001732:	601a      	str	r2, [r3, #0]
            hal_set_led_status(HAL_LED_STATUS_WAITTOUCH);
 8001734:	2003      	movs	r0, #3
 8001736:	f7ff fe75 	bl	8001424 <hal_set_led_status>
            log_print("\nStarting enroll.\r\n");
 800173a:	481d      	ldr	r0, [pc, #116]	@ (80017b0 <process_state+0x208>)
 800173c:	f7fe ff9e 	bl	800067c <log_print>
            next_state = APP_STATE_WAIT_ENROLL;
 8001740:	2303      	movs	r3, #3
 8001742:	77fb      	strb	r3, [r7, #31]
            fpc_cmd_enroll_request(&id_type);
 8001744:	463b      	mov	r3, r7
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff fa6d 	bl	8000c26 <fpc_cmd_enroll_request>
            break;
 800174c:	e00c      	b.n	8001768 <process_state+0x1c0>
        }
        default:
            break;
 800174e:	bf00      	nop
 8001750:	e00a      	b.n	8001768 <process_state+0x1c0>
            break;
 8001752:	bf00      	nop
 8001754:	e008      	b.n	8001768 <process_state+0x1c0>
            break;
 8001756:	bf00      	nop
 8001758:	e006      	b.n	8001768 <process_state+0x1c0>
            break;
 800175a:	bf00      	nop
 800175c:	e004      	b.n	8001768 <process_state+0x1c0>
            break;
 800175e:	bf00      	nop
 8001760:	e002      	b.n	8001768 <process_state+0x1c0>
            break;
 8001762:	bf00      	nop
 8001764:	e000      	b.n	8001768 <process_state+0x1c0>
            break;
 8001766:	bf00      	nop
    }

    if (next_state != app_state) {
 8001768:	4b05      	ldr	r3, [pc, #20]	@ (8001780 <process_state+0x1d8>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	7ffa      	ldrb	r2, [r7, #31]
 800176e:	429a      	cmp	r2, r3
 8001770:	d002      	beq.n	8001778 <process_state+0x1d0>
    	//log_print("State transition %d -> %d\r\n", app_state, next_state);
        app_state = next_state;
 8001772:	4a03      	ldr	r2, [pc, #12]	@ (8001780 <process_state+0x1d8>)
 8001774:	7ffb      	ldrb	r3, [r7, #31]
 8001776:	7013      	strb	r3, [r2, #0]
    }
}
 8001778:	bf00      	nop
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000154 	.word	0x20000154
 8001784:	20000158 	.word	0x20000158
 8001788:	2000015c 	.word	0x2000015c
 800178c:	20000160 	.word	0x20000160
 8001790:	20000168 	.word	0x20000168
 8001794:	20000014 	.word	0x20000014
 8001798:	08005e88 	.word	0x08005e88
 800179c:	08005ea8 	.word	0x08005ea8
 80017a0:	20000164 	.word	0x20000164
 80017a4:	08005ec0 	.word	0x08005ec0
 80017a8:	08005edc 	.word	0x08005edc
 80017ac:	08005ef0 	.word	0x08005ef0
 80017b0:	08005f08 	.word	0x08005f08

080017b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
  fpc_result_t result;
  fpc_host_sample_init((fpc_cmd_callbacks_t*)&cmd_cb);
 80017ba:	4827      	ldr	r0, [pc, #156]	@ (8001858 <main+0xa4>)
 80017bc:	f7ff fdac 	bl	8001318 <fpc_host_sample_init>

  HAL_Init();
 80017c0:	f000 fde4 	bl	800238c <HAL_Init>
  SystemClock_Config();
 80017c4:	f000 f8f2 	bl	80019ac <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017c8:	f000 fa2a 	bl	8001c20 <MX_GPIO_Init>
  MX_DMA_Init();
 80017cc:	f000 f9e2 	bl	8001b94 <MX_DMA_Init>
  MX_SPI1_Init();
 80017d0:	f000 f956 	bl	8001a80 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 80017d4:	f000 f98a 	bl	8001aec <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80017d8:	f000 f9b2 	bl	8001b40 <MX_USART6_UART_Init>

  fpc_hal_init();
 80017dc:	f7fe fed8 	bl	8000590 <fpc_hal_init>
  hal_reset_device();
 80017e0:	f7ff fea2 	bl	8001528 <hal_reset_device>
  log_print("FPC2532 example app (UART)\r\n\n");
 80017e4:	481d      	ldr	r0, [pc, #116]	@ (800185c <main+0xa8>)
 80017e6:	f7fe ff49 	bl	800067c <log_print>
  HAL_Delay(200);
 80017ea:	20c8      	movs	r0, #200	@ 0xc8
 80017ec:	f000 fe40 	bl	8002470 <HAL_Delay>

  // Start by waiting for device status (APP_FW_RDY).
  // All state handling is done in the process_state function.

  // Run through supported commands
  while (!quit)
 80017f0:	e029      	b.n	8001846 <main+0x92>
  {
	// Wait for device IRQ or button
	fpc_hal_wfi();
 80017f2:	f7fe ff39 	bl	8000668 <fpc_hal_wfi>

	if (hal_check_button_pressed() > 200) {
 80017f6:	f7ff fdad 	bl	8001354 <hal_check_button_pressed>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2bc8      	cmp	r3, #200	@ 0xc8
 80017fe:	d907      	bls.n	8001810 <main+0x5c>
		log_print("\nButton pressed\r\n");
 8001800:	4817      	ldr	r0, [pc, #92]	@ (8001860 <main+0xac>)
 8001802:	f7fe ff3b 	bl	800067c <log_print>
		app_state = APP_STATE_WAIT_ABORT;
 8001806:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <main+0xb0>)
 8001808:	2205      	movs	r2, #5
 800180a:	701a      	strb	r2, [r3, #0]
		fpc_cmd_abort();
 800180c:	f7ff fa6b 	bl	8000ce6 <fpc_cmd_abort>
	}

	if (fpc_hal_data_available()) {
 8001810:	f7fe ff10 	bl	8000634 <fpc_hal_data_available>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d015      	beq.n	8001846 <main+0x92>
		result = fpc_host_sample_handle_rx_data();
 800181a:	f7ff fd2d 	bl	8001278 <fpc_host_sample_handle_rx_data>
 800181e:	4603      	mov	r3, r0
 8001820:	80fb      	strh	r3, [r7, #6]
		if (result != FPC_RESULT_OK && result != FPC_PENDING_OPERATION) {
 8001822:	88fb      	ldrh	r3, [r7, #6]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d00c      	beq.n	8001842 <main+0x8e>
 8001828:	88fb      	ldrh	r3, [r7, #6]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d009      	beq.n	8001842 <main+0x8e>
			log_print("Bad incoming data (%d). Wait and try again in some sec\r\n", result);
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	4619      	mov	r1, r3
 8001832:	480d      	ldr	r0, [pc, #52]	@ (8001868 <main+0xb4>)
 8001834:	f7fe ff22 	bl	800067c <log_print>
			HAL_Delay(100);
 8001838:	2064      	movs	r0, #100	@ 0x64
 800183a:	f000 fe19 	bl	8002470 <HAL_Delay>
			uart_host_rx_data_clear();
 800183e:	f7ff f90b 	bl	8000a58 <uart_host_rx_data_clear>
		}
		process_state();
 8001842:	f7ff feb1 	bl	80015a8 <process_state>
  while (!quit)
 8001846:	4b09      	ldr	r3, [pc, #36]	@ (800186c <main+0xb8>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d0d1      	beq.n	80017f2 <main+0x3e>
 800184e:	2300      	movs	r3, #0
	}
  }
}
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	08006038 	.word	0x08006038
 800185c:	08005f1c 	.word	0x08005f1c
 8001860:	08005f3c 	.word	0x08005f3c
 8001864:	20000154 	.word	0x20000154
 8001868:	08005f50 	.word	0x08005f50
 800186c:	20000150 	.word	0x20000150

08001870 <on_error>:

/* Command callbacks */
void on_error(uint16_t error)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	80fb      	strh	r3, [r7, #6]
	hal_set_led_status(HAL_LED_STATUS_ERROR);
 800187a:	2006      	movs	r0, #6
 800187c:	f7ff fdd2 	bl	8001424 <hal_set_led_status>
	log_print("Got error %d.\r\n", error);
 8001880:	88fb      	ldrh	r3, [r7, #6]
 8001882:	4619      	mov	r1, r3
 8001884:	4804      	ldr	r0, [pc, #16]	@ (8001898 <on_error+0x28>)
 8001886:	f7fe fef9 	bl	800067c <log_print>
	quit = 1;
 800188a:	4b04      	ldr	r3, [pc, #16]	@ (800189c <on_error+0x2c>)
 800188c:	2201      	movs	r2, #1
 800188e:	601a      	str	r2, [r3, #0]
}
 8001890:	bf00      	nop
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	08005f8c 	.word	0x08005f8c
 800189c:	20000150 	.word	0x20000150

080018a0 <on_status>:

void on_status(uint16_t event, uint16_t state)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	460a      	mov	r2, r1
 80018aa:	80fb      	strh	r3, [r7, #6]
 80018ac:	4613      	mov	r3, r2
 80018ae:	80bb      	strh	r3, [r7, #4]
	if (state & STATE_APP_FW_READY) {
 80018b0:	88bb      	ldrh	r3, [r7, #4]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d002      	beq.n	80018c0 <on_status+0x20>
		device_ready = 1;
 80018ba:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <on_status+0x34>)
 80018bc:	2201      	movs	r2, #1
 80018be:	601a      	str	r2, [r3, #0]
	}
	device_state = state;
 80018c0:	4a05      	ldr	r2, [pc, #20]	@ (80018d8 <on_status+0x38>)
 80018c2:	88bb      	ldrh	r3, [r7, #4]
 80018c4:	8013      	strh	r3, [r2, #0]
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	20000158 	.word	0x20000158
 80018d8:	20000164 	.word	0x20000164

080018dc <on_version>:

void on_version(char* version)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	log_print("Got version: %s\r\n", version);
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	4805      	ldr	r0, [pc, #20]	@ (80018fc <on_version+0x20>)
 80018e8:	f7fe fec8 	bl	800067c <log_print>
	version_read = 1;
 80018ec:	4b04      	ldr	r3, [pc, #16]	@ (8001900 <on_version+0x24>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	601a      	str	r2, [r3, #0]
}
 80018f2:	bf00      	nop
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	08005f9c 	.word	0x08005f9c
 8001900:	2000015c 	.word	0x2000015c

08001904 <on_enroll>:

void on_enroll(uint8_t feedback, uint8_t samples_remaining)
{
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	460a      	mov	r2, r1
 800190e:	71fb      	strb	r3, [r7, #7]
 8001910:	4613      	mov	r3, r2
 8001912:	71bb      	strb	r3, [r7, #6]
	extern char *get_enroll_feedback_str_(uint8_t feedback);
	log_print("Enroll samples remaining: %d, feedback: %s (%d)\r\n", samples_remaining,
 8001914:	79bc      	ldrb	r4, [r7, #6]
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff f8f7 	bl	8000b0c <get_enroll_feedback_str_>
 800191e:	4602      	mov	r2, r0
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	4621      	mov	r1, r4
 8001924:	4803      	ldr	r0, [pc, #12]	@ (8001934 <on_enroll+0x30>)
 8001926:	f7fe fea9 	bl	800067c <log_print>
			get_enroll_feedback_str_(feedback), feedback);
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	bd90      	pop	{r4, r7, pc}
 8001932:	bf00      	nop
 8001934:	08005fb0 	.word	0x08005fb0

08001938 <on_identify>:

void on_identify(int is_match, uint16_t id)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	460b      	mov	r3, r1
 8001942:	807b      	strh	r3, [r7, #2]
	if (is_match) {
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d008      	beq.n	800195c <on_identify+0x24>
		hal_set_led_status(HAL_LED_STATUS_MATCH);
 800194a:	2001      	movs	r0, #1
 800194c:	f7ff fd6a 	bl	8001424 <hal_set_led_status>
		log_print("Identify match on id %d\r\n", id);
 8001950:	887b      	ldrh	r3, [r7, #2]
 8001952:	4619      	mov	r1, r3
 8001954:	4806      	ldr	r0, [pc, #24]	@ (8001970 <on_identify+0x38>)
 8001956:	f7fe fe91 	bl	800067c <log_print>
    }
    else {
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
	    log_print("Identify no match\r\n");
    }
}
 800195a:	e005      	b.n	8001968 <on_identify+0x30>
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
 800195c:	2002      	movs	r0, #2
 800195e:	f7ff fd61 	bl	8001424 <hal_set_led_status>
	    log_print("Identify no match\r\n");
 8001962:	4804      	ldr	r0, [pc, #16]	@ (8001974 <on_identify+0x3c>)
 8001964:	f7fe fe8a 	bl	800067c <log_print>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	08005fe4 	.word	0x08005fe4
 8001974:	08006000 	.word	0x08006000

08001978 <on_list_templates>:

void on_list_templates(int num_templates, uint16_t *template_ids)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
    log_print("Found %d template(s) on device\r\n", num_templates);
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	4806      	ldr	r0, [pc, #24]	@ (80019a0 <on_list_templates+0x28>)
 8001986:	f7fe fe79 	bl	800067c <log_print>

    list_templates_done = 1;
 800198a:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <on_list_templates+0x2c>)
 800198c:	2201      	movs	r2, #1
 800198e:	601a      	str	r2, [r3, #0]
    n_templates_on_device = num_templates;
 8001990:	4a05      	ldr	r2, [pc, #20]	@ (80019a8 <on_list_templates+0x30>)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6013      	str	r3, [r2, #0]
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	08006014 	.word	0x08006014
 80019a4:	20000160 	.word	0x20000160
 80019a8:	20000168 	.word	0x20000168

080019ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b094      	sub	sp, #80	@ 0x50
 80019b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019b2:	f107 0320 	add.w	r3, r7, #32
 80019b6:	2230      	movs	r2, #48	@ 0x30
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f003 fdb8 	bl	8005530 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019d0:	2300      	movs	r3, #0
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	4b28      	ldr	r3, [pc, #160]	@ (8001a78 <SystemClock_Config+0xcc>)
 80019d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d8:	4a27      	ldr	r2, [pc, #156]	@ (8001a78 <SystemClock_Config+0xcc>)
 80019da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019de:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e0:	4b25      	ldr	r3, [pc, #148]	@ (8001a78 <SystemClock_Config+0xcc>)
 80019e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e8:	60bb      	str	r3, [r7, #8]
 80019ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019ec:	2300      	movs	r3, #0
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	4b22      	ldr	r3, [pc, #136]	@ (8001a7c <SystemClock_Config+0xd0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80019f8:	4a20      	ldr	r2, [pc, #128]	@ (8001a7c <SystemClock_Config+0xd0>)
 80019fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	4b1e      	ldr	r3, [pc, #120]	@ (8001a7c <SystemClock_Config+0xd0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a10:	2301      	movs	r3, #1
 8001a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a14:	2310      	movs	r3, #16
 8001a16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a20:	2308      	movs	r3, #8
 8001a22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a24:	2360      	movs	r3, #96	@ 0x60
 8001a26:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a28:	2302      	movs	r3, #2
 8001a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a2c:	2304      	movs	r3, #4
 8001a2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a30:	f107 0320 	add.w	r3, r7, #32
 8001a34:	4618      	mov	r0, r3
 8001a36:	f001 fc63 	bl	8003300 <HAL_RCC_OscConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a40:	f000 f9e4 	bl	8001e0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a44:	230f      	movs	r3, #15
 8001a46:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001a4c:	2380      	movs	r3, #128	@ 0x80
 8001a4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a5a:	f107 030c 	add.w	r3, r7, #12
 8001a5e:	2101      	movs	r1, #1
 8001a60:	4618      	mov	r0, r3
 8001a62:	f001 fec5 	bl	80037f0 <HAL_RCC_ClockConfig>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a6c:	f000 f9ce 	bl	8001e0c <Error_Handler>
  }
}
 8001a70:	bf00      	nop
 8001a72:	3750      	adds	r7, #80	@ 0x50
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40007000 	.word	0x40007000

08001a80 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a84:	4b17      	ldr	r3, [pc, #92]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001a86:	4a18      	ldr	r2, [pc, #96]	@ (8001ae8 <MX_SPI1_Init+0x68>)
 8001a88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a8a:	4b16      	ldr	r3, [pc, #88]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001a8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a92:	4b14      	ldr	r3, [pc, #80]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a98:	4b12      	ldr	r3, [pc, #72]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001aac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ab0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001abe:	4b09      	ldr	r3, [pc, #36]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac4:	4b07      	ldr	r3, [pc, #28]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aca:	4b06      	ldr	r3, [pc, #24]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001acc:	220a      	movs	r2, #10
 8001ace:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ad0:	4804      	ldr	r0, [pc, #16]	@ (8001ae4 <MX_SPI1_Init+0x64>)
 8001ad2:	f002 f86d 	bl	8003bb0 <HAL_SPI_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001adc:	f000 f996 	bl	8001e0c <Error_Handler>
  }
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000016c 	.word	0x2000016c
 8001ae8:	40013000 	.word	0x40013000

08001aec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001af0:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001af2:	4a12      	ldr	r2, [pc, #72]	@ (8001b3c <MX_USART3_UART_Init+0x50>)
 8001af4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001af6:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001af8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001afc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001afe:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b04:	4b0c      	ldr	r3, [pc, #48]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b10:	4b09      	ldr	r3, [pc, #36]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001b12:	220c      	movs	r2, #12
 8001b14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b16:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b22:	4805      	ldr	r0, [pc, #20]	@ (8001b38 <MX_USART3_UART_Init+0x4c>)
 8001b24:	f002 f8cd 	bl	8003cc2 <HAL_UART_Init>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b2e:	f000 f96d 	bl	8001e0c <Error_Handler>
  }
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200001c4 	.word	0x200001c4
 8001b3c:	40004800 	.word	0x40004800

08001b40 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <MX_USART6_UART_Init+0x50>)
 8001b48:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b4c:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001b50:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001b52:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001b58:	4b0c      	ldr	r3, [pc, #48]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001b64:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b66:	220c      	movs	r2, #12
 8001b68:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b6a:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b70:	4b06      	ldr	r3, [pc, #24]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001b76:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <MX_USART6_UART_Init+0x4c>)
 8001b78:	f002 f8a3 	bl	8003cc2 <HAL_UART_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001b82:	f000 f943 	bl	8001e0c <Error_Handler>
  }
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	2000020c 	.word	0x2000020c
 8001b90:	40011400 	.word	0x40011400

08001b94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001c1c <MX_DMA_Init+0x88>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c1c <MX_DMA_Init+0x88>)
 8001ba4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ba8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001baa:	4b1c      	ldr	r3, [pc, #112]	@ (8001c1c <MX_DMA_Init+0x88>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bb2:	607b      	str	r3, [r7, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	603b      	str	r3, [r7, #0]
 8001bba:	4b18      	ldr	r3, [pc, #96]	@ (8001c1c <MX_DMA_Init+0x88>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbe:	4a17      	ldr	r2, [pc, #92]	@ (8001c1c <MX_DMA_Init+0x88>)
 8001bc0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc6:	4b15      	ldr	r3, [pc, #84]	@ (8001c1c <MX_DMA_Init+0x88>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bce:	603b      	str	r3, [r7, #0]
 8001bd0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 4, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2104      	movs	r1, #4
 8001bd6:	200c      	movs	r0, #12
 8001bd8:	f000 fd49 	bl	800266e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001bdc:	200c      	movs	r0, #12
 8001bde:	f000 fd62 	bl	80026a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001be2:	2200      	movs	r2, #0
 8001be4:	2105      	movs	r1, #5
 8001be6:	200e      	movs	r0, #14
 8001be8:	f000 fd41 	bl	800266e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001bec:	200e      	movs	r0, #14
 8001bee:	f000 fd5a 	bl	80026a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 2, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2102      	movs	r1, #2
 8001bf6:	2039      	movs	r0, #57	@ 0x39
 8001bf8:	f000 fd39 	bl	800266e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001bfc:	2039      	movs	r0, #57	@ 0x39
 8001bfe:	f000 fd52 	bl	80026a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 3, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2103      	movs	r1, #3
 8001c06:	2045      	movs	r0, #69	@ 0x45
 8001c08:	f000 fd31 	bl	800266e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001c0c:	2045      	movs	r0, #69	@ 0x45
 8001c0e:	f000 fd4a 	bl	80026a6 <HAL_NVIC_EnableIRQ>

}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800

08001c20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	@ 0x30
 8001c24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c26:	f107 031c 	add.w	r3, r7, #28
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
 8001c34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
 8001c3a:	4b6e      	ldr	r3, [pc, #440]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	4a6d      	ldr	r2, [pc, #436]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c46:	4b6b      	ldr	r3, [pc, #428]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	61bb      	str	r3, [r7, #24]
 8001c50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	4b67      	ldr	r3, [pc, #412]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	4a66      	ldr	r2, [pc, #408]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c62:	4b64      	ldr	r3, [pc, #400]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b60      	ldr	r3, [pc, #384]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	4a5f      	ldr	r2, [pc, #380]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c78:	f043 0302 	orr.w	r3, r3, #2
 8001c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7e:	4b5d      	ldr	r3, [pc, #372]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b59      	ldr	r3, [pc, #356]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	4a58      	ldr	r2, [pc, #352]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c94:	f043 0320 	orr.w	r3, r3, #32
 8001c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9a:	4b56      	ldr	r3, [pc, #344]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	f003 0320 	and.w	r3, r3, #32
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
 8001caa:	4b52      	ldr	r3, [pc, #328]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	4a51      	ldr	r2, [pc, #324]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001cb0:	f043 0310 	orr.w	r3, r3, #16
 8001cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb6:	4b4f      	ldr	r3, [pc, #316]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	f003 0310 	and.w	r3, r3, #16
 8001cbe:	60bb      	str	r3, [r7, #8]
 8001cc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	607b      	str	r3, [r7, #4]
 8001cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	4a4a      	ldr	r2, [pc, #296]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001ccc:	f043 0308 	orr.w	r3, r3, #8
 8001cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd2:	4b48      	ldr	r3, [pc, #288]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd6:	f003 0308 	and.w	r3, r3, #8
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	603b      	str	r3, [r7, #0]
 8001ce2:	4b44      	ldr	r3, [pc, #272]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	4a43      	ldr	r2, [pc, #268]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001ce8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cee:	4b41      	ldr	r3, [pc, #260]	@ (8001df4 <MX_GPIO_Init+0x1d4>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cf6:	603b      	str	r3, [r7, #0]
 8001cf8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001d00:	483d      	ldr	r0, [pc, #244]	@ (8001df8 <MX_GPIO_Init+0x1d8>)
 8001d02:	f001 fab1 	bl	8003268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001d06:	2201      	movs	r2, #1
 8001d08:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d0c:	483b      	ldr	r0, [pc, #236]	@ (8001dfc <MX_GPIO_Init+0x1dc>)
 8001d0e:	f001 faab 	bl	8003268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001d12:	2200      	movs	r2, #0
 8001d14:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8001d18:	4839      	ldr	r0, [pc, #228]	@ (8001e00 <MX_GPIO_Init+0x1e0>)
 8001d1a:	f001 faa5 	bl	8003268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d24:	4837      	ldr	r0, [pc, #220]	@ (8001e04 <MX_GPIO_Init+0x1e4>)
 8001d26:	f001 fa9f 	bl	8003268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001d2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d30:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001d34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001d3a:	f107 031c 	add.w	r3, r7, #28
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4831      	ldr	r0, [pc, #196]	@ (8001e08 <MX_GPIO_Init+0x1e8>)
 8001d42:	f001 f8cd 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED3_Pin|LED2_Pin;
 8001d46:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001d4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4826      	ldr	r0, [pc, #152]	@ (8001df8 <MX_GPIO_Init+0x1d8>)
 8001d60:	f001 f8be 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IF_CFG_1_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_1_Pin;
 8001d64:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_IF_CFG_1_GPIO_Port, &GPIO_InitStruct);
 8001d76:	f107 031c 	add.w	r3, r7, #28
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	481f      	ldr	r0, [pc, #124]	@ (8001dfc <MX_GPIO_Init+0x1dc>)
 8001d7e:	f001 f8af 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IRQ_Pin */
  GPIO_InitStruct.Pin = FPC2530_IRQ_Pin;
 8001d82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d88:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(FPC2530_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001d92:	f107 031c 	add.w	r3, r7, #28
 8001d96:	4619      	mov	r1, r3
 8001d98:	4818      	ldr	r0, [pc, #96]	@ (8001dfc <MX_GPIO_Init+0x1dc>)
 8001d9a:	f001 f8a1 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPC2530_IF_CFG_2_Pin FPC2530_RST_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin;
 8001d9e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001da2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da4:	2301      	movs	r3, #1
 8001da6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dac:	2300      	movs	r3, #0
 8001dae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001db0:	f107 031c 	add.w	r3, r7, #28
 8001db4:	4619      	mov	r1, r3
 8001db6:	4812      	ldr	r0, [pc, #72]	@ (8001e00 <MX_GPIO_Init+0x1e0>)
 8001db8:	f001 f892 	bl	8002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_CS_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_CS_N_Pin;
 8001dbc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_CS_N_GPIO_Port, &GPIO_InitStruct);
 8001dce:	f107 031c 	add.w	r3, r7, #28
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	480b      	ldr	r0, [pc, #44]	@ (8001e04 <MX_GPIO_Init+0x1e4>)
 8001dd6:	f001 f883 	bl	8002ee0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001dda:	2200      	movs	r2, #0
 8001ddc:	2101      	movs	r1, #1
 8001dde:	2028      	movs	r0, #40	@ 0x28
 8001de0:	f000 fc45 	bl	800266e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001de4:	2028      	movs	r0, #40	@ 0x28
 8001de6:	f000 fc5e 	bl	80026a6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dea:	bf00      	nop
 8001dec:	3730      	adds	r7, #48	@ 0x30
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40020400 	.word	0x40020400
 8001dfc:	40021400 	.word	0x40021400
 8001e00:	40021000 	.word	0x40021000
 8001e04:	40020c00 	.word	0x40020c00
 8001e08:	40020800 	.word	0x40020800

08001e0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e10:	b672      	cpsid	i
}
 8001e12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <Error_Handler+0x8>

08001e18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	607b      	str	r3, [r7, #4]
 8001e22:	4b10      	ldr	r3, [pc, #64]	@ (8001e64 <HAL_MspInit+0x4c>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e26:	4a0f      	ldr	r2, [pc, #60]	@ (8001e64 <HAL_MspInit+0x4c>)
 8001e28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e64 <HAL_MspInit+0x4c>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	603b      	str	r3, [r7, #0]
 8001e3e:	4b09      	ldr	r3, [pc, #36]	@ (8001e64 <HAL_MspInit+0x4c>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e42:	4a08      	ldr	r2, [pc, #32]	@ (8001e64 <HAL_MspInit+0x4c>)
 8001e44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e4a:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <HAL_MspInit+0x4c>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800

08001e68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08a      	sub	sp, #40	@ 0x28
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0314 	add.w	r3, r7, #20
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a19      	ldr	r2, [pc, #100]	@ (8001eec <HAL_SPI_MspInit+0x84>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d12b      	bne.n	8001ee2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
 8001e8e:	4b18      	ldr	r3, [pc, #96]	@ (8001ef0 <HAL_SPI_MspInit+0x88>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	4a17      	ldr	r2, [pc, #92]	@ (8001ef0 <HAL_SPI_MspInit+0x88>)
 8001e94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e9a:	4b15      	ldr	r3, [pc, #84]	@ (8001ef0 <HAL_SPI_MspInit+0x88>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <HAL_SPI_MspInit+0x88>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	4a10      	ldr	r2, [pc, #64]	@ (8001ef0 <HAL_SPI_MspInit+0x88>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <HAL_SPI_MspInit+0x88>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ec2:	23e0      	movs	r3, #224	@ 0xe0
 8001ec4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ed2:	2305      	movs	r3, #5
 8001ed4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed6:	f107 0314 	add.w	r3, r7, #20
 8001eda:	4619      	mov	r1, r3
 8001edc:	4805      	ldr	r0, [pc, #20]	@ (8001ef4 <HAL_SPI_MspInit+0x8c>)
 8001ede:	f000 ffff 	bl	8002ee0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001ee2:	bf00      	nop
 8001ee4:	3728      	adds	r7, #40	@ 0x28
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40013000 	.word	0x40013000
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40020000 	.word	0x40020000

08001ef8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08c      	sub	sp, #48	@ 0x30
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f00:	f107 031c 	add.w	r3, r7, #28
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a9a      	ldr	r2, [pc, #616]	@ (8002180 <HAL_UART_MspInit+0x288>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	f040 8094 	bne.w	8002044 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	61bb      	str	r3, [r7, #24]
 8001f20:	4b98      	ldr	r3, [pc, #608]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8001f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f24:	4a97      	ldr	r2, [pc, #604]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8001f26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f2c:	4b95      	ldr	r3, [pc, #596]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f34:	61bb      	str	r3, [r7, #24]
 8001f36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]
 8001f3c:	4b91      	ldr	r3, [pc, #580]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f40:	4a90      	ldr	r2, [pc, #576]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8001f42:	f043 0308 	orr.w	r3, r3, #8
 8001f46:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f48:	4b8e      	ldr	r3, [pc, #568]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4c:	f003 0308 	and.w	r3, r3, #8
 8001f50:	617b      	str	r3, [r7, #20]
 8001f52:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f54:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f62:	2303      	movs	r3, #3
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f66:	2307      	movs	r3, #7
 8001f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f6a:	f107 031c 	add.w	r3, r7, #28
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4885      	ldr	r0, [pc, #532]	@ (8002188 <HAL_UART_MspInit+0x290>)
 8001f72:	f000 ffb5 	bl	8002ee0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001f76:	4b85      	ldr	r3, [pc, #532]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001f78:	4a85      	ldr	r2, [pc, #532]	@ (8002190 <HAL_UART_MspInit+0x298>)
 8001f7a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001f7c:	4b83      	ldr	r3, [pc, #524]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001f7e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f82:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f84:	4b81      	ldr	r3, [pc, #516]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f8a:	4b80      	ldr	r3, [pc, #512]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f90:	4b7e      	ldr	r3, [pc, #504]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001f92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f96:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f98:	4b7c      	ldr	r3, [pc, #496]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f9e:	4b7b      	ldr	r3, [pc, #492]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001fa4:	4b79      	ldr	r3, [pc, #484]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001faa:	4b78      	ldr	r3, [pc, #480]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001fac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fb0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fb2:	4b76      	ldr	r3, [pc, #472]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001fb8:	4874      	ldr	r0, [pc, #464]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001fba:	f000 fb8f 	bl	80026dc <HAL_DMA_Init>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001fc4:	f7ff ff22 	bl	8001e0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a70      	ldr	r2, [pc, #448]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001fcc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001fce:	4a6f      	ldr	r2, [pc, #444]	@ (800218c <HAL_UART_MspInit+0x294>)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001fd4:	4b6f      	ldr	r3, [pc, #444]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8001fd6:	4a70      	ldr	r2, [pc, #448]	@ (8002198 <HAL_UART_MspInit+0x2a0>)
 8001fd8:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001fda:	4b6e      	ldr	r3, [pc, #440]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8001fdc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001fe0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fe2:	4b6c      	ldr	r3, [pc, #432]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8001fe4:	2240      	movs	r2, #64	@ 0x40
 8001fe6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fe8:	4b6a      	ldr	r3, [pc, #424]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fee:	4b69      	ldr	r3, [pc, #420]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8001ff0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ff4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ff6:	4b67      	ldr	r3, [pc, #412]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ffc:	4b65      	ldr	r3, [pc, #404]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002002:	4b64      	ldr	r3, [pc, #400]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8002004:	2200      	movs	r2, #0
 8002006:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002008:	4b62      	ldr	r3, [pc, #392]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 800200a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800200e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002010:	4b60      	ldr	r3, [pc, #384]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8002012:	2200      	movs	r2, #0
 8002014:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002016:	485f      	ldr	r0, [pc, #380]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 8002018:	f000 fb60 	bl	80026dc <HAL_DMA_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002022:	f7ff fef3 	bl	8001e0c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a5a      	ldr	r2, [pc, #360]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 800202a:	639a      	str	r2, [r3, #56]	@ 0x38
 800202c:	4a59      	ldr	r2, [pc, #356]	@ (8002194 <HAL_UART_MspInit+0x29c>)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002032:	2200      	movs	r2, #0
 8002034:	2100      	movs	r1, #0
 8002036:	2027      	movs	r0, #39	@ 0x27
 8002038:	f000 fb19 	bl	800266e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800203c:	2027      	movs	r0, #39	@ 0x27
 800203e:	f000 fb32 	bl	80026a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002042:	e099      	b.n	8002178 <HAL_UART_MspInit+0x280>
  else if(huart->Instance==USART6)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a54      	ldr	r2, [pc, #336]	@ (800219c <HAL_UART_MspInit+0x2a4>)
 800204a:	4293      	cmp	r3, r2
 800204c:	f040 8094 	bne.w	8002178 <HAL_UART_MspInit+0x280>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002050:	2300      	movs	r3, #0
 8002052:	613b      	str	r3, [r7, #16]
 8002054:	4b4b      	ldr	r3, [pc, #300]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8002056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002058:	4a4a      	ldr	r2, [pc, #296]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 800205a:	f043 0320 	orr.w	r3, r3, #32
 800205e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002060:	4b48      	ldr	r3, [pc, #288]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8002062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002064:	f003 0320 	and.w	r3, r3, #32
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800206c:	2300      	movs	r3, #0
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	4b44      	ldr	r3, [pc, #272]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8002072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002074:	4a43      	ldr	r2, [pc, #268]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 8002076:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800207a:	6313      	str	r3, [r2, #48]	@ 0x30
 800207c:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <HAL_UART_MspInit+0x28c>)
 800207e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 8002088:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 800208c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002096:	2303      	movs	r3, #3
 8002098:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800209a:	2308      	movs	r3, #8
 800209c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800209e:	f107 031c 	add.w	r3, r7, #28
 80020a2:	4619      	mov	r1, r3
 80020a4:	483e      	ldr	r0, [pc, #248]	@ (80021a0 <HAL_UART_MspInit+0x2a8>)
 80020a6:	f000 ff1b 	bl	8002ee0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80020aa:	4b3e      	ldr	r3, [pc, #248]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020ac:	4a3e      	ldr	r2, [pc, #248]	@ (80021a8 <HAL_UART_MspInit+0x2b0>)
 80020ae:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80020b0:	4b3c      	ldr	r3, [pc, #240]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020b2:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80020b6:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020b8:	4b3a      	ldr	r3, [pc, #232]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020be:	4b39      	ldr	r3, [pc, #228]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020c4:	4b37      	ldr	r3, [pc, #220]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ca:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020cc:	4b35      	ldr	r3, [pc, #212]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020d2:	4b34      	ldr	r3, [pc, #208]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80020d8:	4b32      	ldr	r3, [pc, #200]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020de:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80020e0:	4b30      	ldr	r3, [pc, #192]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020e2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020e6:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020e8:	4b2e      	ldr	r3, [pc, #184]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80020ee:	482d      	ldr	r0, [pc, #180]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 80020f0:	f000 faf4 	bl	80026dc <HAL_DMA_Init>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_UART_MspInit+0x206>
      Error_Handler();
 80020fa:	f7ff fe87 	bl	8001e0c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a28      	ldr	r2, [pc, #160]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 8002102:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002104:	4a27      	ldr	r2, [pc, #156]	@ (80021a4 <HAL_UART_MspInit+0x2ac>)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800210a:	4b28      	ldr	r3, [pc, #160]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 800210c:	4a28      	ldr	r2, [pc, #160]	@ (80021b0 <HAL_UART_MspInit+0x2b8>)
 800210e:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002110:	4b26      	ldr	r3, [pc, #152]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002112:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002116:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002118:	4b24      	ldr	r3, [pc, #144]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 800211a:	2240      	movs	r2, #64	@ 0x40
 800211c:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800211e:	4b23      	ldr	r3, [pc, #140]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002120:	2200      	movs	r2, #0
 8002122:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002124:	4b21      	ldr	r3, [pc, #132]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002126:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800212a:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800212c:	4b1f      	ldr	r3, [pc, #124]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 800212e:	2200      	movs	r2, #0
 8002130:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002132:	4b1e      	ldr	r3, [pc, #120]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8002138:	4b1c      	ldr	r3, [pc, #112]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 800213a:	2200      	movs	r2, #0
 800213c:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800213e:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002140:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002144:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002146:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002148:	2200      	movs	r2, #0
 800214a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800214c:	4817      	ldr	r0, [pc, #92]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 800214e:	f000 fac5 	bl	80026dc <HAL_DMA_Init>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_UART_MspInit+0x264>
      Error_Handler();
 8002158:	f7ff fe58 	bl	8001e0c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a13      	ldr	r2, [pc, #76]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002160:	639a      	str	r2, [r3, #56]	@ 0x38
 8002162:	4a12      	ldr	r2, [pc, #72]	@ (80021ac <HAL_UART_MspInit+0x2b4>)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002168:	2200      	movs	r2, #0
 800216a:	2100      	movs	r1, #0
 800216c:	2047      	movs	r0, #71	@ 0x47
 800216e:	f000 fa7e 	bl	800266e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002172:	2047      	movs	r0, #71	@ 0x47
 8002174:	f000 fa97 	bl	80026a6 <HAL_NVIC_EnableIRQ>
}
 8002178:	bf00      	nop
 800217a:	3730      	adds	r7, #48	@ 0x30
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40004800 	.word	0x40004800
 8002184:	40023800 	.word	0x40023800
 8002188:	40020c00 	.word	0x40020c00
 800218c:	20000254 	.word	0x20000254
 8002190:	40026028 	.word	0x40026028
 8002194:	200002b4 	.word	0x200002b4
 8002198:	40026058 	.word	0x40026058
 800219c:	40011400 	.word	0x40011400
 80021a0:	40021800 	.word	0x40021800
 80021a4:	20000314 	.word	0x20000314
 80021a8:	40026428 	.word	0x40026428
 80021ac:	20000374 	.word	0x20000374
 80021b0:	400264a0 	.word	0x400264a0

080021b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <NMI_Handler+0x4>

080021bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <HardFault_Handler+0x4>

080021c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c8:	bf00      	nop
 80021ca:	e7fd      	b.n	80021c8 <MemManage_Handler+0x4>

080021cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <UsageFault_Handler+0x4>

080021dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr

080021ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ea:	b480      	push	{r7}
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800220a:	f000 f911 	bl	8002430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002218:	4802      	ldr	r0, [pc, #8]	@ (8002224 <DMA1_Stream1_IRQHandler+0x10>)
 800221a:	f000 fbf7 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800221e:	bf00      	nop
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	20000254 	.word	0x20000254

08002228 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800222c:	4802      	ldr	r0, [pc, #8]	@ (8002238 <DMA1_Stream3_IRQHandler+0x10>)
 800222e:	f000 fbed 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	200002b4 	.word	0x200002b4

0800223c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002240:	4802      	ldr	r0, [pc, #8]	@ (800224c <USART3_IRQHandler+0x10>)
 8002242:	f001 ff39 	bl	80040b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200001c4 	.word	0x200001c4

08002250 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8002254:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002258:	f001 f83a 	bl	80032d0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FPC2530_IRQ_Pin);
 800225c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002260:	f001 f836 	bl	80032d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}

08002268 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <DMA2_Stream1_IRQHandler+0x10>)
 800226e:	f000 fbcd 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000314 	.word	0x20000314

0800227c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <DMA2_Stream6_IRQHandler+0x10>)
 8002282:	f000 fbc3 	bl	8002a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000374 	.word	0x20000374

08002290 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  extern void host_uart_irq_handler(void);
  host_uart_irq_handler();
 8002294:	f7fe fbf8 	bl	8000a88 <host_uart_irq_handler>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002298:	4802      	ldr	r0, [pc, #8]	@ (80022a4 <USART6_IRQHandler+0x14>)
 800229a:	f001 ff0d 	bl	80040b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	2000020c 	.word	0x2000020c

080022a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022b0:	4a14      	ldr	r2, [pc, #80]	@ (8002304 <_sbrk+0x5c>)
 80022b2:	4b15      	ldr	r3, [pc, #84]	@ (8002308 <_sbrk+0x60>)
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022bc:	4b13      	ldr	r3, [pc, #76]	@ (800230c <_sbrk+0x64>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d102      	bne.n	80022ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022c4:	4b11      	ldr	r3, [pc, #68]	@ (800230c <_sbrk+0x64>)
 80022c6:	4a12      	ldr	r2, [pc, #72]	@ (8002310 <_sbrk+0x68>)
 80022c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ca:	4b10      	ldr	r3, [pc, #64]	@ (800230c <_sbrk+0x64>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d207      	bcs.n	80022e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022d8:	f003 f942 	bl	8005560 <__errno>
 80022dc:	4603      	mov	r3, r0
 80022de:	220c      	movs	r2, #12
 80022e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022e2:	f04f 33ff 	mov.w	r3, #4294967295
 80022e6:	e009      	b.n	80022fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022e8:	4b08      	ldr	r3, [pc, #32]	@ (800230c <_sbrk+0x64>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ee:	4b07      	ldr	r3, [pc, #28]	@ (800230c <_sbrk+0x64>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	4a05      	ldr	r2, [pc, #20]	@ (800230c <_sbrk+0x64>)
 80022f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022fa:	68fb      	ldr	r3, [r7, #12]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20030000 	.word	0x20030000
 8002308:	00000400 	.word	0x00000400
 800230c:	200003d4 	.word	0x200003d4
 8002310:	20000528 	.word	0x20000528

08002314 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002318:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <SystemInit+0x20>)
 800231a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800231e:	4a05      	ldr	r2, [pc, #20]	@ (8002334 <SystemInit+0x20>)
 8002320:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002324:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002338:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002370 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800233c:	f7ff ffea 	bl	8002314 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002340:	480c      	ldr	r0, [pc, #48]	@ (8002374 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002342:	490d      	ldr	r1, [pc, #52]	@ (8002378 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002344:	4a0d      	ldr	r2, [pc, #52]	@ (800237c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002348:	e002      	b.n	8002350 <LoopCopyDataInit>

0800234a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800234a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800234c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800234e:	3304      	adds	r3, #4

08002350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002354:	d3f9      	bcc.n	800234a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002356:	4a0a      	ldr	r2, [pc, #40]	@ (8002380 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002358:	4c0a      	ldr	r4, [pc, #40]	@ (8002384 <LoopFillZerobss+0x22>)
  movs r3, #0
 800235a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800235c:	e001      	b.n	8002362 <LoopFillZerobss>

0800235e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800235e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002360:	3204      	adds	r2, #4

08002362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002364:	d3fb      	bcc.n	800235e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002366:	f003 f901 	bl	800556c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800236a:	f7ff fa23 	bl	80017b4 <main>
  bx  lr    
 800236e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002370:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002378:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800237c:	080060c4 	.word	0x080060c4
  ldr r2, =_sbss
 8002380:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002384:	20000524 	.word	0x20000524

08002388 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002388:	e7fe      	b.n	8002388 <ADC_IRQHandler>
	...

0800238c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002390:	4b0e      	ldr	r3, [pc, #56]	@ (80023cc <HAL_Init+0x40>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a0d      	ldr	r2, [pc, #52]	@ (80023cc <HAL_Init+0x40>)
 8002396:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800239a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800239c:	4b0b      	ldr	r3, [pc, #44]	@ (80023cc <HAL_Init+0x40>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0a      	ldr	r2, [pc, #40]	@ (80023cc <HAL_Init+0x40>)
 80023a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a8:	4b08      	ldr	r3, [pc, #32]	@ (80023cc <HAL_Init+0x40>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a07      	ldr	r2, [pc, #28]	@ (80023cc <HAL_Init+0x40>)
 80023ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b4:	2003      	movs	r0, #3
 80023b6:	f000 f94f 	bl	8002658 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ba:	200f      	movs	r0, #15
 80023bc:	f000 f808 	bl	80023d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023c0:	f7ff fd2a 	bl	8001e18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40023c00 	.word	0x40023c00

080023d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023d8:	4b12      	ldr	r3, [pc, #72]	@ (8002424 <HAL_InitTick+0x54>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <HAL_InitTick+0x58>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	4619      	mov	r1, r3
 80023e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f967 	bl	80026c2 <HAL_SYSTICK_Config>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e00e      	b.n	800241c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b0f      	cmp	r3, #15
 8002402:	d80a      	bhi.n	800241a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002404:	2200      	movs	r2, #0
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	f04f 30ff 	mov.w	r0, #4294967295
 800240c:	f000 f92f 	bl	800266e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002410:	4a06      	ldr	r2, [pc, #24]	@ (800242c <HAL_InitTick+0x5c>)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002416:	2300      	movs	r3, #0
 8002418:	e000      	b.n	800241c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
}
 800241c:	4618      	mov	r0, r3
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000018 	.word	0x20000018
 8002428:	20000020 	.word	0x20000020
 800242c:	2000001c 	.word	0x2000001c

08002430 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002434:	4b06      	ldr	r3, [pc, #24]	@ (8002450 <HAL_IncTick+0x20>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	461a      	mov	r2, r3
 800243a:	4b06      	ldr	r3, [pc, #24]	@ (8002454 <HAL_IncTick+0x24>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4413      	add	r3, r2
 8002440:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <HAL_IncTick+0x24>)
 8002442:	6013      	str	r3, [r2, #0]
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	20000020 	.word	0x20000020
 8002454:	200003d8 	.word	0x200003d8

08002458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return uwTick;
 800245c:	4b03      	ldr	r3, [pc, #12]	@ (800246c <HAL_GetTick+0x14>)
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	4618      	mov	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	200003d8 	.word	0x200003d8

08002470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002478:	f7ff ffee 	bl	8002458 <HAL_GetTick>
 800247c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002488:	d005      	beq.n	8002496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800248a:	4b0a      	ldr	r3, [pc, #40]	@ (80024b4 <HAL_Delay+0x44>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	461a      	mov	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4413      	add	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002496:	bf00      	nop
 8002498:	f7ff ffde 	bl	8002458 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d8f7      	bhi.n	8002498 <HAL_Delay+0x28>
  {
  }
}
 80024a8:	bf00      	nop
 80024aa:	bf00      	nop
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000020 	.word	0x20000020

080024b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c8:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024d4:	4013      	ands	r3, r2
 80024d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ea:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	60d3      	str	r3, [r2, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002504:	4b04      	ldr	r3, [pc, #16]	@ (8002518 <__NVIC_GetPriorityGrouping+0x18>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	0a1b      	lsrs	r3, r3, #8
 800250a:	f003 0307 	and.w	r3, r3, #7
}
 800250e:	4618      	mov	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	2b00      	cmp	r3, #0
 800252c:	db0b      	blt.n	8002546 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	f003 021f 	and.w	r2, r3, #31
 8002534:	4907      	ldr	r1, [pc, #28]	@ (8002554 <__NVIC_EnableIRQ+0x38>)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	095b      	lsrs	r3, r3, #5
 800253c:	2001      	movs	r0, #1
 800253e:	fa00 f202 	lsl.w	r2, r0, r2
 8002542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	e000e100 	.word	0xe000e100

08002558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	2b00      	cmp	r3, #0
 800256a:	db0a      	blt.n	8002582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	b2da      	uxtb	r2, r3
 8002570:	490c      	ldr	r1, [pc, #48]	@ (80025a4 <__NVIC_SetPriority+0x4c>)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	0112      	lsls	r2, r2, #4
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	440b      	add	r3, r1
 800257c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002580:	e00a      	b.n	8002598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4908      	ldr	r1, [pc, #32]	@ (80025a8 <__NVIC_SetPriority+0x50>)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	3b04      	subs	r3, #4
 8002590:	0112      	lsls	r2, r2, #4
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	440b      	add	r3, r1
 8002596:	761a      	strb	r2, [r3, #24]
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000e100 	.word	0xe000e100
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b089      	sub	sp, #36	@ 0x24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	f1c3 0307 	rsb	r3, r3, #7
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	bf28      	it	cs
 80025ca:	2304      	movcs	r3, #4
 80025cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3304      	adds	r3, #4
 80025d2:	2b06      	cmp	r3, #6
 80025d4:	d902      	bls.n	80025dc <NVIC_EncodePriority+0x30>
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3b03      	subs	r3, #3
 80025da:	e000      	b.n	80025de <NVIC_EncodePriority+0x32>
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	f04f 32ff 	mov.w	r2, #4294967295
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	401a      	ands	r2, r3
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025f4:	f04f 31ff 	mov.w	r1, #4294967295
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	43d9      	mvns	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	4313      	orrs	r3, r2
         );
}
 8002606:	4618      	mov	r0, r3
 8002608:	3724      	adds	r7, #36	@ 0x24
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
	...

08002614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002624:	d301      	bcc.n	800262a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002626:	2301      	movs	r3, #1
 8002628:	e00f      	b.n	800264a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800262a:	4a0a      	ldr	r2, [pc, #40]	@ (8002654 <SysTick_Config+0x40>)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3b01      	subs	r3, #1
 8002630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002632:	210f      	movs	r1, #15
 8002634:	f04f 30ff 	mov.w	r0, #4294967295
 8002638:	f7ff ff8e 	bl	8002558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800263c:	4b05      	ldr	r3, [pc, #20]	@ (8002654 <SysTick_Config+0x40>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002642:	4b04      	ldr	r3, [pc, #16]	@ (8002654 <SysTick_Config+0x40>)
 8002644:	2207      	movs	r2, #7
 8002646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	e000e010 	.word	0xe000e010

08002658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff ff29 	bl	80024b8 <__NVIC_SetPriorityGrouping>
}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800266e:	b580      	push	{r7, lr}
 8002670:	b086      	sub	sp, #24
 8002672:	af00      	add	r7, sp, #0
 8002674:	4603      	mov	r3, r0
 8002676:	60b9      	str	r1, [r7, #8]
 8002678:	607a      	str	r2, [r7, #4]
 800267a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800267c:	2300      	movs	r3, #0
 800267e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002680:	f7ff ff3e 	bl	8002500 <__NVIC_GetPriorityGrouping>
 8002684:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	68b9      	ldr	r1, [r7, #8]
 800268a:	6978      	ldr	r0, [r7, #20]
 800268c:	f7ff ff8e 	bl	80025ac <NVIC_EncodePriority>
 8002690:	4602      	mov	r2, r0
 8002692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff ff5d 	bl	8002558 <__NVIC_SetPriority>
}
 800269e:	bf00      	nop
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff ff31 	bl	800251c <__NVIC_EnableIRQ>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f7ff ffa2 	bl	8002614 <SysTick_Config>
 80026d0:	4603      	mov	r3, r0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026e8:	f7ff feb6 	bl	8002458 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e099      	b.n	800282c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 0201 	bic.w	r2, r2, #1
 8002716:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002718:	e00f      	b.n	800273a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800271a:	f7ff fe9d 	bl	8002458 <HAL_GetTick>
 800271e:	4602      	mov	r2, r0
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	2b05      	cmp	r3, #5
 8002726:	d908      	bls.n	800273a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2203      	movs	r2, #3
 8002732:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e078      	b.n	800282c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1e8      	bne.n	800271a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002750:	697a      	ldr	r2, [r7, #20]
 8002752:	4b38      	ldr	r3, [pc, #224]	@ (8002834 <HAL_DMA_Init+0x158>)
 8002754:	4013      	ands	r3, r2
 8002756:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002766:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002772:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800277e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a1b      	ldr	r3, [r3, #32]
 8002784:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002786:	697a      	ldr	r2, [r7, #20]
 8002788:	4313      	orrs	r3, r2
 800278a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	2b04      	cmp	r3, #4
 8002792:	d107      	bne.n	80027a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279c:	4313      	orrs	r3, r2
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	4313      	orrs	r3, r2
 80027a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	f023 0307 	bic.w	r3, r3, #7
 80027ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	d117      	bne.n	80027fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d00e      	beq.n	80027fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	f000 fb01 	bl	8002de8 <DMA_CheckFifoParam>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d008      	beq.n	80027fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2240      	movs	r2, #64	@ 0x40
 80027f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027fa:	2301      	movs	r3, #1
 80027fc:	e016      	b.n	800282c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	697a      	ldr	r2, [r7, #20]
 8002804:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 fab8 	bl	8002d7c <DMA_CalcBaseAndBitshift>
 800280c:	4603      	mov	r3, r0
 800280e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002814:	223f      	movs	r2, #63	@ 0x3f
 8002816:	409a      	lsls	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	f010803f 	.word	0xf010803f

08002838 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002856:	2b01      	cmp	r3, #1
 8002858:	d101      	bne.n	800285e <HAL_DMA_Start_IT+0x26>
 800285a:	2302      	movs	r3, #2
 800285c:	e040      	b.n	80028e0 <HAL_DMA_Start_IT+0xa8>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b01      	cmp	r3, #1
 8002870:	d12f      	bne.n	80028d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2202      	movs	r2, #2
 8002876:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	68b9      	ldr	r1, [r7, #8]
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 fa4a 	bl	8002d20 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	223f      	movs	r2, #63	@ 0x3f
 8002892:	409a      	lsls	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0216 	orr.w	r2, r2, #22
 80028a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d007      	beq.n	80028c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0208 	orr.w	r2, r2, #8
 80028be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	e005      	b.n	80028de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028da:	2302      	movs	r3, #2
 80028dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028de:	7dfb      	ldrb	r3, [r7, #23]
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3718      	adds	r7, #24
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}

080028e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028f6:	f7ff fdaf 	bl	8002458 <HAL_GetTick>
 80028fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d008      	beq.n	800291a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2280      	movs	r2, #128	@ 0x80
 800290c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e052      	b.n	80029c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f022 0216 	bic.w	r2, r2, #22
 8002928:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695a      	ldr	r2, [r3, #20]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002938:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293e:	2b00      	cmp	r3, #0
 8002940:	d103      	bne.n	800294a <HAL_DMA_Abort+0x62>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002946:	2b00      	cmp	r3, #0
 8002948:	d007      	beq.n	800295a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0208 	bic.w	r2, r2, #8
 8002958:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0201 	bic.w	r2, r2, #1
 8002968:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800296a:	e013      	b.n	8002994 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800296c:	f7ff fd74 	bl	8002458 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b05      	cmp	r3, #5
 8002978:	d90c      	bls.n	8002994 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2220      	movs	r2, #32
 800297e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2203      	movs	r2, #3
 8002984:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e015      	b.n	80029c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1e4      	bne.n	800296c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a6:	223f      	movs	r2, #63	@ 0x3f
 80029a8:	409a      	lsls	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80029be:	2300      	movs	r3, #0
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3710      	adds	r7, #16
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d004      	beq.n	80029e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2280      	movs	r2, #128	@ 0x80
 80029e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00c      	b.n	8002a00 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2205      	movs	r2, #5
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 0201 	bic.w	r2, r2, #1
 80029fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	370c      	adds	r7, #12
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a18:	4b8e      	ldr	r3, [pc, #568]	@ (8002c54 <HAL_DMA_IRQHandler+0x248>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a8e      	ldr	r2, [pc, #568]	@ (8002c58 <HAL_DMA_IRQHandler+0x24c>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0a9b      	lsrs	r3, r3, #10
 8002a24:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a36:	2208      	movs	r2, #8
 8002a38:	409a      	lsls	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d01a      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0304 	and.w	r3, r3, #4
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d013      	beq.n	8002a78 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 0204 	bic.w	r2, r2, #4
 8002a5e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a64:	2208      	movs	r2, #8
 8002a66:	409a      	lsls	r2, r3
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a70:	f043 0201 	orr.w	r2, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d012      	beq.n	8002aae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00b      	beq.n	8002aae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	409a      	lsls	r2, r3
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa6:	f043 0202 	orr.w	r2, r3, #2
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	2204      	movs	r2, #4
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d012      	beq.n	8002ae4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0302 	and.w	r3, r3, #2
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d00b      	beq.n	8002ae4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad0:	2204      	movs	r2, #4
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002adc:	f043 0204 	orr.w	r2, r3, #4
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ae8:	2210      	movs	r2, #16
 8002aea:	409a      	lsls	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4013      	ands	r3, r2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d043      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d03c      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b06:	2210      	movs	r2, #16
 8002b08:	409a      	lsls	r2, r3
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d018      	beq.n	8002b4e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d108      	bne.n	8002b3c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d024      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	4798      	blx	r3
 8002b3a:	e01f      	b.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d01b      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	4798      	blx	r3
 8002b4c:	e016      	b.n	8002b7c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d107      	bne.n	8002b6c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f022 0208 	bic.w	r2, r2, #8
 8002b6a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b80:	2220      	movs	r2, #32
 8002b82:	409a      	lsls	r2, r3
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	4013      	ands	r3, r2
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	f000 808f 	beq.w	8002cac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0310 	and.w	r3, r3, #16
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 8087 	beq.w	8002cac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	2220      	movs	r2, #32
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d136      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 0216 	bic.w	r2, r2, #22
 8002bc4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	695a      	ldr	r2, [r3, #20]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bd4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d103      	bne.n	8002be6 <HAL_DMA_IRQHandler+0x1da>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d007      	beq.n	8002bf6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0208 	bic.w	r2, r2, #8
 8002bf4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfa:	223f      	movs	r2, #63	@ 0x3f
 8002bfc:	409a      	lsls	r2, r3
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2201      	movs	r2, #1
 8002c06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d07e      	beq.n	8002d18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	4798      	blx	r3
        }
        return;
 8002c22:	e079      	b.n	8002d18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d01d      	beq.n	8002c6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10d      	bne.n	8002c5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d031      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	4798      	blx	r3
 8002c50:	e02c      	b.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
 8002c52:	bf00      	nop
 8002c54:	20000018 	.word	0x20000018
 8002c58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d023      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	4798      	blx	r3
 8002c6c:	e01e      	b.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10f      	bne.n	8002c9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0210 	bic.w	r2, r2, #16
 8002c8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d032      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d022      	beq.n	8002d06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2205      	movs	r2, #5
 8002cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 0201 	bic.w	r2, r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d307      	bcc.n	8002cf4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f2      	bne.n	8002cd8 <HAL_DMA_IRQHandler+0x2cc>
 8002cf2:	e000      	b.n	8002cf6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002cf4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d005      	beq.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	4798      	blx	r3
 8002d16:	e000      	b.n	8002d1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d18:	bf00      	nop
    }
  }
}
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
 8002d2c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d3c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	2b40      	cmp	r3, #64	@ 0x40
 8002d4c:	d108      	bne.n	8002d60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d5e:	e007      	b.n	8002d70 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	60da      	str	r2, [r3, #12]
}
 8002d70:	bf00      	nop
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	3b10      	subs	r3, #16
 8002d8c:	4a14      	ldr	r2, [pc, #80]	@ (8002de0 <DMA_CalcBaseAndBitshift+0x64>)
 8002d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d92:	091b      	lsrs	r3, r3, #4
 8002d94:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d96:	4a13      	ldr	r2, [pc, #76]	@ (8002de4 <DMA_CalcBaseAndBitshift+0x68>)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d909      	bls.n	8002dbe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002db2:	f023 0303 	bic.w	r3, r3, #3
 8002db6:	1d1a      	adds	r2, r3, #4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	659a      	str	r2, [r3, #88]	@ 0x58
 8002dbc:	e007      	b.n	8002dce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dc6:	f023 0303 	bic.w	r3, r3, #3
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	aaaaaaab 	.word	0xaaaaaaab
 8002de4:	08006078 	.word	0x08006078

08002de8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df0:	2300      	movs	r3, #0
 8002df2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d11f      	bne.n	8002e42 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	2b03      	cmp	r3, #3
 8002e06:	d856      	bhi.n	8002eb6 <DMA_CheckFifoParam+0xce>
 8002e08:	a201      	add	r2, pc, #4	@ (adr r2, 8002e10 <DMA_CheckFifoParam+0x28>)
 8002e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0e:	bf00      	nop
 8002e10:	08002e21 	.word	0x08002e21
 8002e14:	08002e33 	.word	0x08002e33
 8002e18:	08002e21 	.word	0x08002e21
 8002e1c:	08002eb7 	.word	0x08002eb7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d046      	beq.n	8002eba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e30:	e043      	b.n	8002eba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e3a:	d140      	bne.n	8002ebe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e40:	e03d      	b.n	8002ebe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e4a:	d121      	bne.n	8002e90 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d837      	bhi.n	8002ec2 <DMA_CheckFifoParam+0xda>
 8002e52:	a201      	add	r2, pc, #4	@ (adr r2, 8002e58 <DMA_CheckFifoParam+0x70>)
 8002e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e58:	08002e69 	.word	0x08002e69
 8002e5c:	08002e6f 	.word	0x08002e6f
 8002e60:	08002e69 	.word	0x08002e69
 8002e64:	08002e81 	.word	0x08002e81
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8002e6c:	e030      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e72:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d025      	beq.n	8002ec6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e7e:	e022      	b.n	8002ec6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e84:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e88:	d11f      	bne.n	8002eca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e8e:	e01c      	b.n	8002eca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d903      	bls.n	8002e9e <DMA_CheckFifoParam+0xb6>
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d003      	beq.n	8002ea4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e9c:	e018      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
      break;
 8002ea2:	e015      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00e      	beq.n	8002ece <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb4:	e00b      	b.n	8002ece <DMA_CheckFifoParam+0xe6>
      break;
 8002eb6:	bf00      	nop
 8002eb8:	e00a      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002eba:	bf00      	nop
 8002ebc:	e008      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ebe:	bf00      	nop
 8002ec0:	e006      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ec2:	bf00      	nop
 8002ec4:	e004      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ec6:	bf00      	nop
 8002ec8:	e002      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002eca:	bf00      	nop
 8002ecc:	e000      	b.n	8002ed0 <DMA_CheckFifoParam+0xe8>
      break;
 8002ece:	bf00      	nop
    }
  } 
  
  return status; 
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3714      	adds	r7, #20
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop

08002ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b089      	sub	sp, #36	@ 0x24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61fb      	str	r3, [r7, #28]
 8002efa:	e177      	b.n	80031ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002efc:	2201      	movs	r2, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	f040 8166 	bne.w	80031e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d005      	beq.n	8002f32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d130      	bne.n	8002f94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	2203      	movs	r2, #3
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43db      	mvns	r3, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4013      	ands	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f68:	2201      	movs	r2, #1
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4013      	ands	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	091b      	lsrs	r3, r3, #4
 8002f7e:	f003 0201 	and.w	r2, r3, #1
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f003 0303 	and.w	r3, r3, #3
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	d017      	beq.n	8002fd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	2203      	movs	r2, #3
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 0303 	and.w	r3, r3, #3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d123      	bne.n	8003024 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fdc:	69fb      	ldr	r3, [r7, #28]
 8002fde:	08da      	lsrs	r2, r3, #3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3208      	adds	r2, #8
 8002fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	f003 0307 	and.w	r3, r3, #7
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	220f      	movs	r2, #15
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	691a      	ldr	r2, [r3, #16]
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	4313      	orrs	r3, r2
 8003014:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	08da      	lsrs	r2, r3, #3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3208      	adds	r2, #8
 800301e:	69b9      	ldr	r1, [r7, #24]
 8003020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	005b      	lsls	r3, r3, #1
 800302e:	2203      	movs	r2, #3
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f003 0203 	and.w	r2, r3, #3
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003060:	2b00      	cmp	r3, #0
 8003062:	f000 80c0 	beq.w	80031e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	4b66      	ldr	r3, [pc, #408]	@ (8003204 <HAL_GPIO_Init+0x324>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	4a65      	ldr	r2, [pc, #404]	@ (8003204 <HAL_GPIO_Init+0x324>)
 8003070:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003074:	6453      	str	r3, [r2, #68]	@ 0x44
 8003076:	4b63      	ldr	r3, [pc, #396]	@ (8003204 <HAL_GPIO_Init+0x324>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003082:	4a61      	ldr	r2, [pc, #388]	@ (8003208 <HAL_GPIO_Init+0x328>)
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	089b      	lsrs	r3, r3, #2
 8003088:	3302      	adds	r3, #2
 800308a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800308e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f003 0303 	and.w	r3, r3, #3
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	220f      	movs	r2, #15
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	43db      	mvns	r3, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4013      	ands	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a58      	ldr	r2, [pc, #352]	@ (800320c <HAL_GPIO_Init+0x32c>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d037      	beq.n	800311e <HAL_GPIO_Init+0x23e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a57      	ldr	r2, [pc, #348]	@ (8003210 <HAL_GPIO_Init+0x330>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d031      	beq.n	800311a <HAL_GPIO_Init+0x23a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a56      	ldr	r2, [pc, #344]	@ (8003214 <HAL_GPIO_Init+0x334>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d02b      	beq.n	8003116 <HAL_GPIO_Init+0x236>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a55      	ldr	r2, [pc, #340]	@ (8003218 <HAL_GPIO_Init+0x338>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d025      	beq.n	8003112 <HAL_GPIO_Init+0x232>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a54      	ldr	r2, [pc, #336]	@ (800321c <HAL_GPIO_Init+0x33c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d01f      	beq.n	800310e <HAL_GPIO_Init+0x22e>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a53      	ldr	r2, [pc, #332]	@ (8003220 <HAL_GPIO_Init+0x340>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d019      	beq.n	800310a <HAL_GPIO_Init+0x22a>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a52      	ldr	r2, [pc, #328]	@ (8003224 <HAL_GPIO_Init+0x344>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d013      	beq.n	8003106 <HAL_GPIO_Init+0x226>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a51      	ldr	r2, [pc, #324]	@ (8003228 <HAL_GPIO_Init+0x348>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d00d      	beq.n	8003102 <HAL_GPIO_Init+0x222>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a50      	ldr	r2, [pc, #320]	@ (800322c <HAL_GPIO_Init+0x34c>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d007      	beq.n	80030fe <HAL_GPIO_Init+0x21e>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a4f      	ldr	r2, [pc, #316]	@ (8003230 <HAL_GPIO_Init+0x350>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d101      	bne.n	80030fa <HAL_GPIO_Init+0x21a>
 80030f6:	2309      	movs	r3, #9
 80030f8:	e012      	b.n	8003120 <HAL_GPIO_Init+0x240>
 80030fa:	230a      	movs	r3, #10
 80030fc:	e010      	b.n	8003120 <HAL_GPIO_Init+0x240>
 80030fe:	2308      	movs	r3, #8
 8003100:	e00e      	b.n	8003120 <HAL_GPIO_Init+0x240>
 8003102:	2307      	movs	r3, #7
 8003104:	e00c      	b.n	8003120 <HAL_GPIO_Init+0x240>
 8003106:	2306      	movs	r3, #6
 8003108:	e00a      	b.n	8003120 <HAL_GPIO_Init+0x240>
 800310a:	2305      	movs	r3, #5
 800310c:	e008      	b.n	8003120 <HAL_GPIO_Init+0x240>
 800310e:	2304      	movs	r3, #4
 8003110:	e006      	b.n	8003120 <HAL_GPIO_Init+0x240>
 8003112:	2303      	movs	r3, #3
 8003114:	e004      	b.n	8003120 <HAL_GPIO_Init+0x240>
 8003116:	2302      	movs	r3, #2
 8003118:	e002      	b.n	8003120 <HAL_GPIO_Init+0x240>
 800311a:	2301      	movs	r3, #1
 800311c:	e000      	b.n	8003120 <HAL_GPIO_Init+0x240>
 800311e:	2300      	movs	r3, #0
 8003120:	69fa      	ldr	r2, [r7, #28]
 8003122:	f002 0203 	and.w	r2, r2, #3
 8003126:	0092      	lsls	r2, r2, #2
 8003128:	4093      	lsls	r3, r2
 800312a:	69ba      	ldr	r2, [r7, #24]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003130:	4935      	ldr	r1, [pc, #212]	@ (8003208 <HAL_GPIO_Init+0x328>)
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	089b      	lsrs	r3, r3, #2
 8003136:	3302      	adds	r3, #2
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800313e:	4b3d      	ldr	r3, [pc, #244]	@ (8003234 <HAL_GPIO_Init+0x354>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	43db      	mvns	r3, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4013      	ands	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	4313      	orrs	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003162:	4a34      	ldr	r2, [pc, #208]	@ (8003234 <HAL_GPIO_Init+0x354>)
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003168:	4b32      	ldr	r3, [pc, #200]	@ (8003234 <HAL_GPIO_Init+0x354>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	43db      	mvns	r3, r3
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4013      	ands	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800318c:	4a29      	ldr	r2, [pc, #164]	@ (8003234 <HAL_GPIO_Init+0x354>)
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003192:	4b28      	ldr	r3, [pc, #160]	@ (8003234 <HAL_GPIO_Init+0x354>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	43db      	mvns	r3, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4013      	ands	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003234 <HAL_GPIO_Init+0x354>)
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003234 <HAL_GPIO_Init+0x354>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	43db      	mvns	r3, r3
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	4013      	ands	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d003      	beq.n	80031e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	4313      	orrs	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031e0:	4a14      	ldr	r2, [pc, #80]	@ (8003234 <HAL_GPIO_Init+0x354>)
 80031e2:	69bb      	ldr	r3, [r7, #24]
 80031e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	3301      	adds	r3, #1
 80031ea:	61fb      	str	r3, [r7, #28]
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	2b0f      	cmp	r3, #15
 80031f0:	f67f ae84 	bls.w	8002efc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80031f4:	bf00      	nop
 80031f6:	bf00      	nop
 80031f8:	3724      	adds	r7, #36	@ 0x24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003200:	4770      	bx	lr
 8003202:	bf00      	nop
 8003204:	40023800 	.word	0x40023800
 8003208:	40013800 	.word	0x40013800
 800320c:	40020000 	.word	0x40020000
 8003210:	40020400 	.word	0x40020400
 8003214:	40020800 	.word	0x40020800
 8003218:	40020c00 	.word	0x40020c00
 800321c:	40021000 	.word	0x40021000
 8003220:	40021400 	.word	0x40021400
 8003224:	40021800 	.word	0x40021800
 8003228:	40021c00 	.word	0x40021c00
 800322c:	40022000 	.word	0x40022000
 8003230:	40022400 	.word	0x40022400
 8003234:	40013c00 	.word	0x40013c00

08003238 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	887b      	ldrh	r3, [r7, #2]
 800324a:	4013      	ands	r3, r2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d002      	beq.n	8003256 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
 8003254:	e001      	b.n	800325a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003256:	2300      	movs	r3, #0
 8003258:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800325a:	7bfb      	ldrb	r3, [r7, #15]
}
 800325c:	4618      	mov	r0, r3
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	460b      	mov	r3, r1
 8003272:	807b      	strh	r3, [r7, #2]
 8003274:	4613      	mov	r3, r2
 8003276:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003278:	787b      	ldrb	r3, [r7, #1]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d003      	beq.n	8003286 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800327e:	887a      	ldrh	r2, [r7, #2]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003284:	e003      	b.n	800328e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003286:	887b      	ldrh	r3, [r7, #2]
 8003288:	041a      	lsls	r2, r3, #16
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	619a      	str	r2, [r3, #24]
}
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800329a:	b480      	push	{r7}
 800329c:	b085      	sub	sp, #20
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
 80032a2:	460b      	mov	r3, r1
 80032a4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032ac:	887a      	ldrh	r2, [r7, #2]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4013      	ands	r3, r2
 80032b2:	041a      	lsls	r2, r3, #16
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	43d9      	mvns	r1, r3
 80032b8:	887b      	ldrh	r3, [r7, #2]
 80032ba:	400b      	ands	r3, r1
 80032bc:	431a      	orrs	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	619a      	str	r2, [r3, #24]
}
 80032c2:	bf00      	nop
 80032c4:	3714      	adds	r7, #20
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
	...

080032d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	4603      	mov	r3, r0
 80032d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80032da:	4b08      	ldr	r3, [pc, #32]	@ (80032fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032dc:	695a      	ldr	r2, [r3, #20]
 80032de:	88fb      	ldrh	r3, [r7, #6]
 80032e0:	4013      	ands	r3, r2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d006      	beq.n	80032f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032e6:	4a05      	ldr	r2, [pc, #20]	@ (80032fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032e8:	88fb      	ldrh	r3, [r7, #6]
 80032ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032ec:	88fb      	ldrh	r3, [r7, #6]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7fe f852 	bl	8001398 <HAL_GPIO_EXTI_Callback>
  }
}
 80032f4:	bf00      	nop
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	40013c00 	.word	0x40013c00

08003300 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b086      	sub	sp, #24
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e267      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d075      	beq.n	800340a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800331e:	4b88      	ldr	r3, [pc, #544]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	f003 030c 	and.w	r3, r3, #12
 8003326:	2b04      	cmp	r3, #4
 8003328:	d00c      	beq.n	8003344 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800332a:	4b85      	ldr	r3, [pc, #532]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003332:	2b08      	cmp	r3, #8
 8003334:	d112      	bne.n	800335c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003336:	4b82      	ldr	r3, [pc, #520]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800333e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003342:	d10b      	bne.n	800335c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003344:	4b7e      	ldr	r3, [pc, #504]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d05b      	beq.n	8003408 <HAL_RCC_OscConfig+0x108>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d157      	bne.n	8003408 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e242      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003364:	d106      	bne.n	8003374 <HAL_RCC_OscConfig+0x74>
 8003366:	4b76      	ldr	r3, [pc, #472]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a75      	ldr	r2, [pc, #468]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 800336c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003370:	6013      	str	r3, [r2, #0]
 8003372:	e01d      	b.n	80033b0 <HAL_RCC_OscConfig+0xb0>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800337c:	d10c      	bne.n	8003398 <HAL_RCC_OscConfig+0x98>
 800337e:	4b70      	ldr	r3, [pc, #448]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a6f      	ldr	r2, [pc, #444]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003384:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003388:	6013      	str	r3, [r2, #0]
 800338a:	4b6d      	ldr	r3, [pc, #436]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a6c      	ldr	r2, [pc, #432]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	e00b      	b.n	80033b0 <HAL_RCC_OscConfig+0xb0>
 8003398:	4b69      	ldr	r3, [pc, #420]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a68      	ldr	r2, [pc, #416]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 800339e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033a2:	6013      	str	r3, [r2, #0]
 80033a4:	4b66      	ldr	r3, [pc, #408]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a65      	ldr	r2, [pc, #404]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 80033aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d013      	beq.n	80033e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b8:	f7ff f84e 	bl	8002458 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033c0:	f7ff f84a 	bl	8002458 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b64      	cmp	r3, #100	@ 0x64
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e207      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0xc0>
 80033de:	e014      	b.n	800340a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e0:	f7ff f83a 	bl	8002458 <HAL_GetTick>
 80033e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033e8:	f7ff f836 	bl	8002458 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b64      	cmp	r3, #100	@ 0x64
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e1f3      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033fa:	4b51      	ldr	r3, [pc, #324]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1f0      	bne.n	80033e8 <HAL_RCC_OscConfig+0xe8>
 8003406:	e000      	b.n	800340a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b00      	cmp	r3, #0
 8003414:	d063      	beq.n	80034de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003416:	4b4a      	ldr	r3, [pc, #296]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 030c 	and.w	r3, r3, #12
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00b      	beq.n	800343a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003422:	4b47      	ldr	r3, [pc, #284]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800342a:	2b08      	cmp	r3, #8
 800342c:	d11c      	bne.n	8003468 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800342e:	4b44      	ldr	r3, [pc, #272]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d116      	bne.n	8003468 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800343a:	4b41      	ldr	r3, [pc, #260]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d005      	beq.n	8003452 <HAL_RCC_OscConfig+0x152>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d001      	beq.n	8003452 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e1c7      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003452:	4b3b      	ldr	r3, [pc, #236]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	00db      	lsls	r3, r3, #3
 8003460:	4937      	ldr	r1, [pc, #220]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003462:	4313      	orrs	r3, r2
 8003464:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003466:	e03a      	b.n	80034de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d020      	beq.n	80034b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003470:	4b34      	ldr	r3, [pc, #208]	@ (8003544 <HAL_RCC_OscConfig+0x244>)
 8003472:	2201      	movs	r2, #1
 8003474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003476:	f7fe ffef 	bl	8002458 <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800347c:	e008      	b.n	8003490 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800347e:	f7fe ffeb 	bl	8002458 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	2b02      	cmp	r3, #2
 800348a:	d901      	bls.n	8003490 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e1a8      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003490:	4b2b      	ldr	r3, [pc, #172]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0f0      	beq.n	800347e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800349c:	4b28      	ldr	r3, [pc, #160]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	4925      	ldr	r1, [pc, #148]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	600b      	str	r3, [r1, #0]
 80034b0:	e015      	b.n	80034de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034b2:	4b24      	ldr	r3, [pc, #144]	@ (8003544 <HAL_RCC_OscConfig+0x244>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b8:	f7fe ffce 	bl	8002458 <HAL_GetTick>
 80034bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034be:	e008      	b.n	80034d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034c0:	f7fe ffca 	bl	8002458 <HAL_GetTick>
 80034c4:	4602      	mov	r2, r0
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e187      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1f0      	bne.n	80034c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0308 	and.w	r3, r3, #8
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d036      	beq.n	8003558 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	695b      	ldr	r3, [r3, #20]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d016      	beq.n	8003520 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034f2:	4b15      	ldr	r3, [pc, #84]	@ (8003548 <HAL_RCC_OscConfig+0x248>)
 80034f4:	2201      	movs	r2, #1
 80034f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f8:	f7fe ffae 	bl	8002458 <HAL_GetTick>
 80034fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034fe:	e008      	b.n	8003512 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003500:	f7fe ffaa 	bl	8002458 <HAL_GetTick>
 8003504:	4602      	mov	r2, r0
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	2b02      	cmp	r3, #2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e167      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003512:	4b0b      	ldr	r3, [pc, #44]	@ (8003540 <HAL_RCC_OscConfig+0x240>)
 8003514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0f0      	beq.n	8003500 <HAL_RCC_OscConfig+0x200>
 800351e:	e01b      	b.n	8003558 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003520:	4b09      	ldr	r3, [pc, #36]	@ (8003548 <HAL_RCC_OscConfig+0x248>)
 8003522:	2200      	movs	r2, #0
 8003524:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003526:	f7fe ff97 	bl	8002458 <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800352c:	e00e      	b.n	800354c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800352e:	f7fe ff93 	bl	8002458 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d907      	bls.n	800354c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e150      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
 8003540:	40023800 	.word	0x40023800
 8003544:	42470000 	.word	0x42470000
 8003548:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800354c:	4b88      	ldr	r3, [pc, #544]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800354e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	d1ea      	bne.n	800352e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 8097 	beq.w	8003694 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003566:	2300      	movs	r3, #0
 8003568:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800356a:	4b81      	ldr	r3, [pc, #516]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10f      	bne.n	8003596 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003576:	2300      	movs	r3, #0
 8003578:	60bb      	str	r3, [r7, #8]
 800357a:	4b7d      	ldr	r3, [pc, #500]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800357c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357e:	4a7c      	ldr	r2, [pc, #496]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003584:	6413      	str	r3, [r2, #64]	@ 0x40
 8003586:	4b7a      	ldr	r3, [pc, #488]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800358e:	60bb      	str	r3, [r7, #8]
 8003590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003592:	2301      	movs	r3, #1
 8003594:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003596:	4b77      	ldr	r3, [pc, #476]	@ (8003774 <HAL_RCC_OscConfig+0x474>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d118      	bne.n	80035d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035a2:	4b74      	ldr	r3, [pc, #464]	@ (8003774 <HAL_RCC_OscConfig+0x474>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a73      	ldr	r2, [pc, #460]	@ (8003774 <HAL_RCC_OscConfig+0x474>)
 80035a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ae:	f7fe ff53 	bl	8002458 <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b4:	e008      	b.n	80035c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b6:	f7fe ff4f 	bl	8002458 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d901      	bls.n	80035c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e10c      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003774 <HAL_RCC_OscConfig+0x474>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0f0      	beq.n	80035b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d106      	bne.n	80035ea <HAL_RCC_OscConfig+0x2ea>
 80035dc:	4b64      	ldr	r3, [pc, #400]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 80035de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e0:	4a63      	ldr	r2, [pc, #396]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 80035e2:	f043 0301 	orr.w	r3, r3, #1
 80035e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80035e8:	e01c      	b.n	8003624 <HAL_RCC_OscConfig+0x324>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	2b05      	cmp	r3, #5
 80035f0:	d10c      	bne.n	800360c <HAL_RCC_OscConfig+0x30c>
 80035f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 80035f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 80035f8:	f043 0304 	orr.w	r3, r3, #4
 80035fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80035fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003602:	4a5b      	ldr	r2, [pc, #364]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003604:	f043 0301 	orr.w	r3, r3, #1
 8003608:	6713      	str	r3, [r2, #112]	@ 0x70
 800360a:	e00b      	b.n	8003624 <HAL_RCC_OscConfig+0x324>
 800360c:	4b58      	ldr	r3, [pc, #352]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800360e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003610:	4a57      	ldr	r2, [pc, #348]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003612:	f023 0301 	bic.w	r3, r3, #1
 8003616:	6713      	str	r3, [r2, #112]	@ 0x70
 8003618:	4b55      	ldr	r3, [pc, #340]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800361a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800361c:	4a54      	ldr	r2, [pc, #336]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800361e:	f023 0304 	bic.w	r3, r3, #4
 8003622:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d015      	beq.n	8003658 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800362c:	f7fe ff14 	bl	8002458 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003632:	e00a      	b.n	800364a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003634:	f7fe ff10 	bl	8002458 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003642:	4293      	cmp	r3, r2
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e0cb      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800364a:	4b49      	ldr	r3, [pc, #292]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800364c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0ee      	beq.n	8003634 <HAL_RCC_OscConfig+0x334>
 8003656:	e014      	b.n	8003682 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003658:	f7fe fefe 	bl	8002458 <HAL_GetTick>
 800365c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800365e:	e00a      	b.n	8003676 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003660:	f7fe fefa 	bl	8002458 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800366e:	4293      	cmp	r3, r2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e0b5      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003676:	4b3e      	ldr	r3, [pc, #248]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1ee      	bne.n	8003660 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003682:	7dfb      	ldrb	r3, [r7, #23]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d105      	bne.n	8003694 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003688:	4b39      	ldr	r3, [pc, #228]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800368a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368c:	4a38      	ldr	r2, [pc, #224]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800368e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003692:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80a1 	beq.w	80037e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800369e:	4b34      	ldr	r3, [pc, #208]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f003 030c 	and.w	r3, r3, #12
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d05c      	beq.n	8003764 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d141      	bne.n	8003736 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b2:	4b31      	ldr	r3, [pc, #196]	@ (8003778 <HAL_RCC_OscConfig+0x478>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b8:	f7fe fece 	bl	8002458 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c0:	f7fe feca 	bl	8002458 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e087      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d2:	4b27      	ldr	r3, [pc, #156]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	69da      	ldr	r2, [r3, #28]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	431a      	orrs	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ec:	019b      	lsls	r3, r3, #6
 80036ee:	431a      	orrs	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f4:	085b      	lsrs	r3, r3, #1
 80036f6:	3b01      	subs	r3, #1
 80036f8:	041b      	lsls	r3, r3, #16
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003700:	061b      	lsls	r3, r3, #24
 8003702:	491b      	ldr	r1, [pc, #108]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003704:	4313      	orrs	r3, r2
 8003706:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003708:	4b1b      	ldr	r3, [pc, #108]	@ (8003778 <HAL_RCC_OscConfig+0x478>)
 800370a:	2201      	movs	r2, #1
 800370c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370e:	f7fe fea3 	bl	8002458 <HAL_GetTick>
 8003712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003714:	e008      	b.n	8003728 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003716:	f7fe fe9f 	bl	8002458 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	2b02      	cmp	r3, #2
 8003722:	d901      	bls.n	8003728 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e05c      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003728:	4b11      	ldr	r3, [pc, #68]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0f0      	beq.n	8003716 <HAL_RCC_OscConfig+0x416>
 8003734:	e054      	b.n	80037e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003736:	4b10      	ldr	r3, [pc, #64]	@ (8003778 <HAL_RCC_OscConfig+0x478>)
 8003738:	2200      	movs	r2, #0
 800373a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373c:	f7fe fe8c 	bl	8002458 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003744:	f7fe fe88 	bl	8002458 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e045      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003756:	4b06      	ldr	r3, [pc, #24]	@ (8003770 <HAL_RCC_OscConfig+0x470>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f0      	bne.n	8003744 <HAL_RCC_OscConfig+0x444>
 8003762:	e03d      	b.n	80037e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d107      	bne.n	800377c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e038      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
 8003770:	40023800 	.word	0x40023800
 8003774:	40007000 	.word	0x40007000
 8003778:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800377c:	4b1b      	ldr	r3, [pc, #108]	@ (80037ec <HAL_RCC_OscConfig+0x4ec>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d028      	beq.n	80037dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003794:	429a      	cmp	r2, r3
 8003796:	d121      	bne.n	80037dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d11a      	bne.n	80037dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037ac:	4013      	ands	r3, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d111      	bne.n	80037dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c2:	085b      	lsrs	r3, r3, #1
 80037c4:	3b01      	subs	r3, #1
 80037c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d107      	bne.n	80037dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037d8:	429a      	cmp	r2, r3
 80037da:	d001      	beq.n	80037e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e000      	b.n	80037e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3718      	adds	r7, #24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40023800 	.word	0x40023800

080037f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
 80037f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d101      	bne.n	8003804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e0cc      	b.n	800399e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003804:	4b68      	ldr	r3, [pc, #416]	@ (80039a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 030f 	and.w	r3, r3, #15
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	429a      	cmp	r2, r3
 8003810:	d90c      	bls.n	800382c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003812:	4b65      	ldr	r3, [pc, #404]	@ (80039a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003814:	683a      	ldr	r2, [r7, #0]
 8003816:	b2d2      	uxtb	r2, r2
 8003818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800381a:	4b63      	ldr	r3, [pc, #396]	@ (80039a8 <HAL_RCC_ClockConfig+0x1b8>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d001      	beq.n	800382c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e0b8      	b.n	800399e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d020      	beq.n	800387a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0304 	and.w	r3, r3, #4
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003844:	4b59      	ldr	r3, [pc, #356]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	4a58      	ldr	r2, [pc, #352]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 800384a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800384e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d005      	beq.n	8003868 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800385c:	4b53      	ldr	r3, [pc, #332]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	4a52      	ldr	r2, [pc, #328]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003862:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003866:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003868:	4b50      	ldr	r3, [pc, #320]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	494d      	ldr	r1, [pc, #308]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003876:	4313      	orrs	r3, r2
 8003878:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d044      	beq.n	8003910 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d107      	bne.n	800389e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388e:	4b47      	ldr	r3, [pc, #284]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d119      	bne.n	80038ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e07f      	b.n	800399e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d003      	beq.n	80038ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d107      	bne.n	80038be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ae:	4b3f      	ldr	r3, [pc, #252]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d109      	bne.n	80038ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e06f      	b.n	800399e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038be:	4b3b      	ldr	r3, [pc, #236]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e067      	b.n	800399e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038ce:	4b37      	ldr	r3, [pc, #220]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f023 0203 	bic.w	r2, r3, #3
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	4934      	ldr	r1, [pc, #208]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038e0:	f7fe fdba 	bl	8002458 <HAL_GetTick>
 80038e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038e6:	e00a      	b.n	80038fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e8:	f7fe fdb6 	bl	8002458 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e04f      	b.n	800399e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038fe:	4b2b      	ldr	r3, [pc, #172]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 020c 	and.w	r2, r3, #12
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	429a      	cmp	r2, r3
 800390e:	d1eb      	bne.n	80038e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003910:	4b25      	ldr	r3, [pc, #148]	@ (80039a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 030f 	and.w	r3, r3, #15
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	429a      	cmp	r2, r3
 800391c:	d20c      	bcs.n	8003938 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800391e:	4b22      	ldr	r3, [pc, #136]	@ (80039a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003926:	4b20      	ldr	r3, [pc, #128]	@ (80039a8 <HAL_RCC_ClockConfig+0x1b8>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d001      	beq.n	8003938 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e032      	b.n	800399e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003944:	4b19      	ldr	r3, [pc, #100]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	4916      	ldr	r1, [pc, #88]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003952:	4313      	orrs	r3, r2
 8003954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003962:	4b12      	ldr	r3, [pc, #72]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	490e      	ldr	r1, [pc, #56]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 8003972:	4313      	orrs	r3, r2
 8003974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003976:	f000 f821 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 800397a:	4602      	mov	r2, r0
 800397c:	4b0b      	ldr	r3, [pc, #44]	@ (80039ac <HAL_RCC_ClockConfig+0x1bc>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	091b      	lsrs	r3, r3, #4
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	490a      	ldr	r1, [pc, #40]	@ (80039b0 <HAL_RCC_ClockConfig+0x1c0>)
 8003988:	5ccb      	ldrb	r3, [r1, r3]
 800398a:	fa22 f303 	lsr.w	r3, r2, r3
 800398e:	4a09      	ldr	r2, [pc, #36]	@ (80039b4 <HAL_RCC_ClockConfig+0x1c4>)
 8003990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003992:	4b09      	ldr	r3, [pc, #36]	@ (80039b8 <HAL_RCC_ClockConfig+0x1c8>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f7fe fd1a 	bl	80023d0 <HAL_InitTick>

  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	40023c00 	.word	0x40023c00
 80039ac:	40023800 	.word	0x40023800
 80039b0:	08006060 	.word	0x08006060
 80039b4:	20000018 	.word	0x20000018
 80039b8:	2000001c 	.word	0x2000001c

080039bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039c0:	b090      	sub	sp, #64	@ 0x40
 80039c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039d4:	4b59      	ldr	r3, [pc, #356]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x180>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f003 030c 	and.w	r3, r3, #12
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d00d      	beq.n	80039fc <HAL_RCC_GetSysClockFreq+0x40>
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	f200 80a1 	bhi.w	8003b28 <HAL_RCC_GetSysClockFreq+0x16c>
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d002      	beq.n	80039f0 <HAL_RCC_GetSysClockFreq+0x34>
 80039ea:	2b04      	cmp	r3, #4
 80039ec:	d003      	beq.n	80039f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80039ee:	e09b      	b.n	8003b28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039f0:	4b53      	ldr	r3, [pc, #332]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x184>)
 80039f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039f4:	e09b      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039f6:	4b53      	ldr	r3, [pc, #332]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x188>)
 80039f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80039fa:	e098      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039fc:	4b4f      	ldr	r3, [pc, #316]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x180>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a06:	4b4d      	ldr	r3, [pc, #308]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d028      	beq.n	8003a64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a12:	4b4a      	ldr	r3, [pc, #296]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	099b      	lsrs	r3, r3, #6
 8003a18:	2200      	movs	r2, #0
 8003a1a:	623b      	str	r3, [r7, #32]
 8003a1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a1e:	6a3b      	ldr	r3, [r7, #32]
 8003a20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003a24:	2100      	movs	r1, #0
 8003a26:	4b47      	ldr	r3, [pc, #284]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x188>)
 8003a28:	fb03 f201 	mul.w	r2, r3, r1
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	fb00 f303 	mul.w	r3, r0, r3
 8003a32:	4413      	add	r3, r2
 8003a34:	4a43      	ldr	r2, [pc, #268]	@ (8003b44 <HAL_RCC_GetSysClockFreq+0x188>)
 8003a36:	fba0 1202 	umull	r1, r2, r0, r2
 8003a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a3c:	460a      	mov	r2, r1
 8003a3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003a40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a42:	4413      	add	r3, r2
 8003a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a48:	2200      	movs	r2, #0
 8003a4a:	61bb      	str	r3, [r7, #24]
 8003a4c:	61fa      	str	r2, [r7, #28]
 8003a4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003a56:	f7fc fc23 	bl	80002a0 <__aeabi_uldivmod>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	4613      	mov	r3, r2
 8003a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a62:	e053      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a64:	4b35      	ldr	r3, [pc, #212]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	613b      	str	r3, [r7, #16]
 8003a6e:	617a      	str	r2, [r7, #20]
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003a76:	f04f 0b00 	mov.w	fp, #0
 8003a7a:	4652      	mov	r2, sl
 8003a7c:	465b      	mov	r3, fp
 8003a7e:	f04f 0000 	mov.w	r0, #0
 8003a82:	f04f 0100 	mov.w	r1, #0
 8003a86:	0159      	lsls	r1, r3, #5
 8003a88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a8c:	0150      	lsls	r0, r2, #5
 8003a8e:	4602      	mov	r2, r0
 8003a90:	460b      	mov	r3, r1
 8003a92:	ebb2 080a 	subs.w	r8, r2, sl
 8003a96:	eb63 090b 	sbc.w	r9, r3, fp
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003aa6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003aaa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003aae:	ebb2 0408 	subs.w	r4, r2, r8
 8003ab2:	eb63 0509 	sbc.w	r5, r3, r9
 8003ab6:	f04f 0200 	mov.w	r2, #0
 8003aba:	f04f 0300 	mov.w	r3, #0
 8003abe:	00eb      	lsls	r3, r5, #3
 8003ac0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ac4:	00e2      	lsls	r2, r4, #3
 8003ac6:	4614      	mov	r4, r2
 8003ac8:	461d      	mov	r5, r3
 8003aca:	eb14 030a 	adds.w	r3, r4, sl
 8003ace:	603b      	str	r3, [r7, #0]
 8003ad0:	eb45 030b 	adc.w	r3, r5, fp
 8003ad4:	607b      	str	r3, [r7, #4]
 8003ad6:	f04f 0200 	mov.w	r2, #0
 8003ada:	f04f 0300 	mov.w	r3, #0
 8003ade:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ae2:	4629      	mov	r1, r5
 8003ae4:	028b      	lsls	r3, r1, #10
 8003ae6:	4621      	mov	r1, r4
 8003ae8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003aec:	4621      	mov	r1, r4
 8003aee:	028a      	lsls	r2, r1, #10
 8003af0:	4610      	mov	r0, r2
 8003af2:	4619      	mov	r1, r3
 8003af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003af6:	2200      	movs	r2, #0
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	60fa      	str	r2, [r7, #12]
 8003afc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b00:	f7fc fbce 	bl	80002a0 <__aeabi_uldivmod>
 8003b04:	4602      	mov	r2, r0
 8003b06:	460b      	mov	r3, r1
 8003b08:	4613      	mov	r3, r2
 8003b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0x180>)
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	0c1b      	lsrs	r3, r3, #16
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	3301      	adds	r3, #1
 8003b18:	005b      	lsls	r3, r3, #1
 8003b1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003b1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b26:	e002      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b28:	4b05      	ldr	r3, [pc, #20]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0x184>)
 8003b2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3740      	adds	r7, #64	@ 0x40
 8003b34:	46bd      	mov	sp, r7
 8003b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	00f42400 	.word	0x00f42400
 8003b44:	017d7840 	.word	0x017d7840

08003b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b4c:	4b03      	ldr	r3, [pc, #12]	@ (8003b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
}
 8003b50:	4618      	mov	r0, r3
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	20000018 	.word	0x20000018

08003b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b64:	f7ff fff0 	bl	8003b48 <HAL_RCC_GetHCLKFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	4b05      	ldr	r3, [pc, #20]	@ (8003b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	0a9b      	lsrs	r3, r3, #10
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	4903      	ldr	r1, [pc, #12]	@ (8003b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b76:	5ccb      	ldrb	r3, [r1, r3]
 8003b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40023800 	.word	0x40023800
 8003b84:	08006070 	.word	0x08006070

08003b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b8c:	f7ff ffdc 	bl	8003b48 <HAL_RCC_GetHCLKFreq>
 8003b90:	4602      	mov	r2, r0
 8003b92:	4b05      	ldr	r3, [pc, #20]	@ (8003ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	0b5b      	lsrs	r3, r3, #13
 8003b98:	f003 0307 	and.w	r3, r3, #7
 8003b9c:	4903      	ldr	r1, [pc, #12]	@ (8003bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	40023800 	.word	0x40023800
 8003bac:	08006070 	.word	0x08006070

08003bb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d101      	bne.n	8003bc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e07b      	b.n	8003cba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d108      	bne.n	8003bdc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bd2:	d009      	beq.n	8003be8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	61da      	str	r2, [r3, #28]
 8003bda:	e005      	b.n	8003be8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d106      	bne.n	8003c08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7fe f930 	bl	8001e68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691b      	ldr	r3, [r3, #16]
 8003c40:	f003 0302 	and.w	r3, r3, #2
 8003c44:	431a      	orrs	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	431a      	orrs	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c62:	431a      	orrs	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a1b      	ldr	r3, [r3, #32]
 8003c68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c6c:	ea42 0103 	orr.w	r1, r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	0c1b      	lsrs	r3, r3, #16
 8003c86:	f003 0104 	and.w	r1, r3, #4
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8e:	f003 0210 	and.w	r2, r3, #16
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	69da      	ldr	r2, [r3, #28]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ca8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b082      	sub	sp, #8
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d101      	bne.n	8003cd4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e042      	b.n	8003d5a <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d106      	bne.n	8003cee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7fe f905 	bl	8001ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2224      	movs	r2, #36	@ 0x24
 8003cf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68da      	ldr	r2, [r3, #12]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d04:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f001 f8a6 	bl	8004e58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691a      	ldr	r2, [r3, #16]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d1a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695a      	ldr	r2, [r3, #20]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d2a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d3a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2220      	movs	r2, #32
 8003d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2220      	movs	r2, #32
 8003d4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3708      	adds	r7, #8
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}

08003d62 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d62:	b580      	push	{r7, lr}
 8003d64:	b08a      	sub	sp, #40	@ 0x28
 8003d66:	af02      	add	r7, sp, #8
 8003d68:	60f8      	str	r0, [r7, #12]
 8003d6a:	60b9      	str	r1, [r7, #8]
 8003d6c:	603b      	str	r3, [r7, #0]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d72:	2300      	movs	r3, #0
 8003d74:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b20      	cmp	r3, #32
 8003d80:	d175      	bne.n	8003e6e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <HAL_UART_Transmit+0x2c>
 8003d88:	88fb      	ldrh	r3, [r7, #6]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d101      	bne.n	8003d92 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e06e      	b.n	8003e70 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2221      	movs	r2, #33	@ 0x21
 8003d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003da0:	f7fe fb5a 	bl	8002458 <HAL_GetTick>
 8003da4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	88fa      	ldrh	r2, [r7, #6]
 8003daa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	88fa      	ldrh	r2, [r7, #6]
 8003db0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dba:	d108      	bne.n	8003dce <HAL_UART_Transmit+0x6c>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	691b      	ldr	r3, [r3, #16]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d104      	bne.n	8003dce <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	61bb      	str	r3, [r7, #24]
 8003dcc:	e003      	b.n	8003dd6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dd6:	e02e      	b.n	8003e36 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	9300      	str	r3, [sp, #0]
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	2200      	movs	r2, #0
 8003de0:	2180      	movs	r1, #128	@ 0x80
 8003de2:	68f8      	ldr	r0, [r7, #12]
 8003de4:	f000 fd77 	bl	80048d6 <UART_WaitOnFlagUntilTimeout>
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d005      	beq.n	8003dfa <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2220      	movs	r2, #32
 8003df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e03a      	b.n	8003e70 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10b      	bne.n	8003e18 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	881b      	ldrh	r3, [r3, #0]
 8003e04:	461a      	mov	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e0e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	3302      	adds	r3, #2
 8003e14:	61bb      	str	r3, [r7, #24]
 8003e16:	e007      	b.n	8003e28 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	781a      	ldrb	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	3301      	adds	r3, #1
 8003e26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1cb      	bne.n	8003dd8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	2200      	movs	r2, #0
 8003e48:	2140      	movs	r1, #64	@ 0x40
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 fd43 	bl	80048d6 <UART_WaitOnFlagUntilTimeout>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2220      	movs	r2, #32
 8003e5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e006      	b.n	8003e70 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	e000      	b.n	8003e70 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e6e:	2302      	movs	r3, #2
  }
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3720      	adds	r7, #32
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b08c      	sub	sp, #48	@ 0x30
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	4613      	mov	r3, r2
 8003e84:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b20      	cmp	r3, #32
 8003e90:	d162      	bne.n	8003f58 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <HAL_UART_Transmit_DMA+0x26>
 8003e98:	88fb      	ldrh	r3, [r7, #6]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e05b      	b.n	8003f5a <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	88fa      	ldrh	r2, [r7, #6]
 8003eac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	88fa      	ldrh	r2, [r7, #6]
 8003eb2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2221      	movs	r2, #33	@ 0x21
 8003ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec6:	4a27      	ldr	r2, [pc, #156]	@ (8003f64 <HAL_UART_Transmit_DMA+0xec>)
 8003ec8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ece:	4a26      	ldr	r2, [pc, #152]	@ (8003f68 <HAL_UART_Transmit_DMA+0xf0>)
 8003ed0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed6:	4a25      	ldr	r2, [pc, #148]	@ (8003f6c <HAL_UART_Transmit_DMA+0xf4>)
 8003ed8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ede:	2200      	movs	r2, #0
 8003ee0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003ee2:	f107 0308 	add.w	r3, r7, #8
 8003ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eee:	6819      	ldr	r1, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	88fb      	ldrh	r3, [r7, #6]
 8003efa:	f7fe fc9d 	bl	8002838 <HAL_DMA_Start_IT>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d008      	beq.n	8003f16 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2210      	movs	r2, #16
 8003f08:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e021      	b.n	8003f5a <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	3314      	adds	r3, #20
 8003f26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	e853 3f00 	ldrex	r3, [r3]
 8003f2e:	617b      	str	r3, [r7, #20]
   return(result);
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	3314      	adds	r3, #20
 8003f3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f40:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f44:	6a39      	ldr	r1, [r7, #32]
 8003f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f48:	e841 2300 	strex	r3, r2, [r1]
 8003f4c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e5      	bne.n	8003f20 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003f54:	2300      	movs	r3, #0
 8003f56:	e000      	b.n	8003f5a <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003f58:	2302      	movs	r3, #2
  }
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3730      	adds	r7, #48	@ 0x30
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	08004625 	.word	0x08004625
 8003f68:	080046bf 	.word	0x080046bf
 8003f6c:	08004843 	.word	0x08004843

08003f70 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b20      	cmp	r3, #32
 8003f88:	d112      	bne.n	8003fb0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d002      	beq.n	8003f96 <HAL_UART_Receive_DMA+0x26>
 8003f90:	88fb      	ldrh	r3, [r7, #6]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e00b      	b.n	8003fb2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003fa0:	88fb      	ldrh	r3, [r7, #6]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	68b9      	ldr	r1, [r7, #8]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 fcee 	bl	8004988 <UART_Start_Receive_DMA>
 8003fac:	4603      	mov	r3, r0
 8003fae:	e000      	b.n	8003fb2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003fb0:	2302      	movs	r3, #2
  }
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b090      	sub	sp, #64	@ 0x40
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd0:	2b80      	cmp	r3, #128	@ 0x80
 8003fd2:	bf0c      	ite	eq
 8003fd4:	2301      	moveq	r3, #1
 8003fd6:	2300      	movne	r3, #0
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	2b21      	cmp	r3, #33	@ 0x21
 8003fe6:	d128      	bne.n	800403a <HAL_UART_DMAStop+0x80>
 8003fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d025      	beq.n	800403a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3314      	adds	r3, #20
 8003ff4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	623b      	str	r3, [r7, #32]
   return(result);
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004004:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3314      	adds	r3, #20
 800400c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800400e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004010:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004012:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004014:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004016:	e841 2300 	strex	r3, r2, [r1]
 800401a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1e5      	bne.n	8003fee <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004026:	2b00      	cmp	r3, #0
 8004028:	d004      	beq.n	8004034 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe fc5a 	bl	80028e8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f000 fd4d 	bl	8004ad4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004044:	2b40      	cmp	r3, #64	@ 0x40
 8004046:	bf0c      	ite	eq
 8004048:	2301      	moveq	r3, #1
 800404a:	2300      	movne	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b22      	cmp	r3, #34	@ 0x22
 800405a:	d128      	bne.n	80040ae <HAL_UART_DMAStop+0xf4>
 800405c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d025      	beq.n	80040ae <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3314      	adds	r3, #20
 8004068:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	e853 3f00 	ldrex	r3, [r3]
 8004070:	60fb      	str	r3, [r7, #12]
   return(result);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004078:	637b      	str	r3, [r7, #52]	@ 0x34
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	3314      	adds	r3, #20
 8004080:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004082:	61fa      	str	r2, [r7, #28]
 8004084:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004086:	69b9      	ldr	r1, [r7, #24]
 8004088:	69fa      	ldr	r2, [r7, #28]
 800408a:	e841 2300 	strex	r3, r2, [r1]
 800408e:	617b      	str	r3, [r7, #20]
   return(result);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1e5      	bne.n	8004062 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409a:	2b00      	cmp	r3, #0
 800409c:	d004      	beq.n	80040a8 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7fe fc20 	bl	80028e8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 fd3b 	bl	8004b24 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80040ae:	2300      	movs	r3, #0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3740      	adds	r7, #64	@ 0x40
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b0ba      	sub	sp, #232	@ 0xe8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80040de:	2300      	movs	r3, #0
 80040e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ee:	f003 030f 	and.w	r3, r3, #15
 80040f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80040f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10f      	bne.n	800411e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004102:	f003 0320 	and.w	r3, r3, #32
 8004106:	2b00      	cmp	r3, #0
 8004108:	d009      	beq.n	800411e <HAL_UART_IRQHandler+0x66>
 800410a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800410e:	f003 0320 	and.w	r3, r3, #32
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 fde0 	bl	8004cdc <UART_Receive_IT>
      return;
 800411c:	e273      	b.n	8004606 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800411e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 80de 	beq.w	80042e4 <HAL_UART_IRQHandler+0x22c>
 8004128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	2b00      	cmp	r3, #0
 8004132:	d106      	bne.n	8004142 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004138:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 80d1 	beq.w	80042e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00b      	beq.n	8004166 <HAL_UART_IRQHandler+0xae>
 800414e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004156:	2b00      	cmp	r3, #0
 8004158:	d005      	beq.n	8004166 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415e:	f043 0201 	orr.w	r2, r3, #1
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800416a:	f003 0304 	and.w	r3, r3, #4
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00b      	beq.n	800418a <HAL_UART_IRQHandler+0xd2>
 8004172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004182:	f043 0202 	orr.w	r2, r3, #2
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800418a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00b      	beq.n	80041ae <HAL_UART_IRQHandler+0xf6>
 8004196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d005      	beq.n	80041ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a6:	f043 0204 	orr.w	r2, r3, #4
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80041ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041b2:	f003 0308 	and.w	r3, r3, #8
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d011      	beq.n	80041de <HAL_UART_IRQHandler+0x126>
 80041ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d105      	bne.n	80041d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d005      	beq.n	80041de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d6:	f043 0208 	orr.w	r2, r3, #8
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 820a 	beq.w	80045fc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ec:	f003 0320 	and.w	r3, r3, #32
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d008      	beq.n	8004206 <HAL_UART_IRQHandler+0x14e>
 80041f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d002      	beq.n	8004206 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fd6b 	bl	8004cdc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004210:	2b40      	cmp	r3, #64	@ 0x40
 8004212:	bf0c      	ite	eq
 8004214:	2301      	moveq	r3, #1
 8004216:	2300      	movne	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004222:	f003 0308 	and.w	r3, r3, #8
 8004226:	2b00      	cmp	r3, #0
 8004228:	d103      	bne.n	8004232 <HAL_UART_IRQHandler+0x17a>
 800422a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800422e:	2b00      	cmp	r3, #0
 8004230:	d04f      	beq.n	80042d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 fc76 	bl	8004b24 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004242:	2b40      	cmp	r3, #64	@ 0x40
 8004244:	d141      	bne.n	80042ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	3314      	adds	r3, #20
 800424c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004250:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004254:	e853 3f00 	ldrex	r3, [r3]
 8004258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800425c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004260:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004264:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3314      	adds	r3, #20
 800426e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004272:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004276:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800427a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800427e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004282:	e841 2300 	strex	r3, r2, [r1]
 8004286:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800428a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1d9      	bne.n	8004246 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004296:	2b00      	cmp	r3, #0
 8004298:	d013      	beq.n	80042c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	4a8a      	ldr	r2, [pc, #552]	@ (80044c8 <HAL_UART_IRQHandler+0x410>)
 80042a0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fe fb8e 	bl	80029c8 <HAL_DMA_Abort_IT>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d016      	beq.n	80042e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80042bc:	4610      	mov	r0, r2
 80042be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c0:	e00e      	b.n	80042e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f7fc fa8e 	bl	80007e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c8:	e00a      	b.n	80042e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7fc fa8a 	bl	80007e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d0:	e006      	b.n	80042e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7fc fa86 	bl	80007e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80042de:	e18d      	b.n	80045fc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042e0:	bf00      	nop
    return;
 80042e2:	e18b      	b.n	80045fc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	f040 8167 	bne.w	80045bc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042f2:	f003 0310 	and.w	r3, r3, #16
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 8160 	beq.w	80045bc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80042fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004300:	f003 0310 	and.w	r3, r3, #16
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 8159 	beq.w	80045bc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800430a:	2300      	movs	r3, #0
 800430c:	60bb      	str	r3, [r7, #8]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	60bb      	str	r3, [r7, #8]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	60bb      	str	r3, [r7, #8]
 800431e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800432a:	2b40      	cmp	r3, #64	@ 0x40
 800432c:	f040 80ce 	bne.w	80044cc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800433c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 80a9 	beq.w	8004498 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800434a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800434e:	429a      	cmp	r2, r3
 8004350:	f080 80a2 	bcs.w	8004498 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800435a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004360:	69db      	ldr	r3, [r3, #28]
 8004362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004366:	f000 8088 	beq.w	800447a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	330c      	adds	r3, #12
 8004370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004374:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004378:	e853 3f00 	ldrex	r3, [r3]
 800437c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004380:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	330c      	adds	r3, #12
 8004392:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004396:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800439a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80043a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80043a6:	e841 2300 	strex	r3, r2, [r1]
 80043aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80043ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1d9      	bne.n	800436a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	3314      	adds	r3, #20
 80043bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043c0:	e853 3f00 	ldrex	r3, [r3]
 80043c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043c8:	f023 0301 	bic.w	r3, r3, #1
 80043cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	3314      	adds	r3, #20
 80043d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80043de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80043e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043e6:	e841 2300 	strex	r3, r2, [r1]
 80043ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1e1      	bne.n	80043b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3314      	adds	r3, #20
 80043f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004404:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004408:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	3314      	adds	r3, #20
 8004412:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004416:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004418:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800441c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e3      	bne.n	80043f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	330c      	adds	r3, #12
 800443e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004442:	e853 3f00 	ldrex	r3, [r3]
 8004446:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800444a:	f023 0310 	bic.w	r3, r3, #16
 800444e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	330c      	adds	r3, #12
 8004458:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800445c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800445e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004460:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004462:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004464:	e841 2300 	strex	r3, r2, [r1]
 8004468:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800446a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1e3      	bne.n	8004438 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004474:	4618      	mov	r0, r3
 8004476:	f7fe fa37 	bl	80028e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2202      	movs	r2, #2
 800447e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004488:	b29b      	uxth	r3, r3
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	b29b      	uxth	r3, r3
 800448e:	4619      	mov	r1, r3
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f8bb 	bl	800460c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004496:	e0b3      	b.n	8004600 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800449c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044a0:	429a      	cmp	r2, r3
 80044a2:	f040 80ad 	bne.w	8004600 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044aa:	69db      	ldr	r3, [r3, #28]
 80044ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044b0:	f040 80a6 	bne.w	8004600 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044be:	4619      	mov	r1, r3
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f8a3 	bl	800460c <HAL_UARTEx_RxEventCallback>
      return;
 80044c6:	e09b      	b.n	8004600 <HAL_UART_IRQHandler+0x548>
 80044c8:	08004beb 	.word	0x08004beb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	f000 808e 	beq.w	8004604 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80044e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 8089 	beq.w	8004604 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	330c      	adds	r3, #12
 80044f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044fc:	e853 3f00 	ldrex	r3, [r3]
 8004500:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004504:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004508:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	330c      	adds	r3, #12
 8004512:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004516:	647a      	str	r2, [r7, #68]	@ 0x44
 8004518:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800451c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800451e:	e841 2300 	strex	r3, r2, [r1]
 8004522:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1e3      	bne.n	80044f2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	3314      	adds	r3, #20
 8004530:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	e853 3f00 	ldrex	r3, [r3]
 8004538:	623b      	str	r3, [r7, #32]
   return(result);
 800453a:	6a3b      	ldr	r3, [r7, #32]
 800453c:	f023 0301 	bic.w	r3, r3, #1
 8004540:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	3314      	adds	r3, #20
 800454a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800454e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004550:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004552:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004556:	e841 2300 	strex	r3, r2, [r1]
 800455a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800455c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455e:	2b00      	cmp	r3, #0
 8004560:	d1e3      	bne.n	800452a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	330c      	adds	r3, #12
 8004576:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	e853 3f00 	ldrex	r3, [r3]
 800457e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0310 	bic.w	r3, r3, #16
 8004586:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	330c      	adds	r3, #12
 8004590:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004594:	61fa      	str	r2, [r7, #28]
 8004596:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004598:	69b9      	ldr	r1, [r7, #24]
 800459a:	69fa      	ldr	r2, [r7, #28]
 800459c:	e841 2300 	strex	r3, r2, [r1]
 80045a0:	617b      	str	r3, [r7, #20]
   return(result);
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1e3      	bne.n	8004570 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80045ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045b2:	4619      	mov	r1, r3
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 f829 	bl	800460c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045ba:	e023      	b.n	8004604 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d009      	beq.n	80045dc <HAL_UART_IRQHandler+0x524>
 80045c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d003      	beq.n	80045dc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 fb19 	bl	8004c0c <UART_Transmit_IT>
    return;
 80045da:	e014      	b.n	8004606 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00e      	beq.n	8004606 <HAL_UART_IRQHandler+0x54e>
 80045e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d008      	beq.n	8004606 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f000 fb59 	bl	8004cac <UART_EndTransmit_IT>
    return;
 80045fa:	e004      	b.n	8004606 <HAL_UART_IRQHandler+0x54e>
    return;
 80045fc:	bf00      	nop
 80045fe:	e002      	b.n	8004606 <HAL_UART_IRQHandler+0x54e>
      return;
 8004600:	bf00      	nop
 8004602:	e000      	b.n	8004606 <HAL_UART_IRQHandler+0x54e>
      return;
 8004604:	bf00      	nop
  }
}
 8004606:	37e8      	adds	r7, #232	@ 0xe8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b090      	sub	sp, #64	@ 0x40
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004630:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800463c:	2b00      	cmp	r3, #0
 800463e:	d137      	bne.n	80046b0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004642:	2200      	movs	r2, #0
 8004644:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3314      	adds	r3, #20
 800464c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	e853 3f00 	ldrex	r3, [r3]
 8004654:	623b      	str	r3, [r7, #32]
   return(result);
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800465c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800465e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	3314      	adds	r3, #20
 8004664:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004666:	633a      	str	r2, [r7, #48]	@ 0x30
 8004668:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800466a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800466c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800466e:	e841 2300 	strex	r3, r2, [r1]
 8004672:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1e5      	bne.n	8004646 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800467a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	330c      	adds	r3, #12
 8004680:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	e853 3f00 	ldrex	r3, [r3]
 8004688:	60fb      	str	r3, [r7, #12]
   return(result);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004690:	637b      	str	r3, [r7, #52]	@ 0x34
 8004692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	330c      	adds	r3, #12
 8004698:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800469a:	61fa      	str	r2, [r7, #28]
 800469c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800469e:	69b9      	ldr	r1, [r7, #24]
 80046a0:	69fa      	ldr	r2, [r7, #28]
 80046a2:	e841 2300 	strex	r3, r2, [r1]
 80046a6:	617b      	str	r3, [r7, #20]
   return(result);
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1e5      	bne.n	800467a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80046ae:	e002      	b.n	80046b6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80046b0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80046b2:	f7fc f867 	bl	8000784 <HAL_UART_TxCpltCallback>
}
 80046b6:	bf00      	nop
 80046b8:	3740      	adds	r7, #64	@ 0x40
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ca:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f7fc f871 	bl	80007b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046d2:	bf00      	nop
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b09c      	sub	sp, #112	@ 0x70
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d172      	bne.n	80047dc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80046f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046f8:	2200      	movs	r2, #0
 80046fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	330c      	adds	r3, #12
 8004702:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004704:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004706:	e853 3f00 	ldrex	r3, [r3]
 800470a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800470c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800470e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004712:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004714:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	330c      	adds	r3, #12
 800471a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800471c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800471e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004720:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004722:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004724:	e841 2300 	strex	r3, r2, [r1]
 8004728:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800472a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1e5      	bne.n	80046fc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004730:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	3314      	adds	r3, #20
 8004736:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800473a:	e853 3f00 	ldrex	r3, [r3]
 800473e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004742:	f023 0301 	bic.w	r3, r3, #1
 8004746:	667b      	str	r3, [r7, #100]	@ 0x64
 8004748:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	3314      	adds	r3, #20
 800474e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004750:	647a      	str	r2, [r7, #68]	@ 0x44
 8004752:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004754:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004756:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004758:	e841 2300 	strex	r3, r2, [r1]
 800475c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800475e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1e5      	bne.n	8004730 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004764:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	3314      	adds	r3, #20
 800476a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800476e:	e853 3f00 	ldrex	r3, [r3]
 8004772:	623b      	str	r3, [r7, #32]
   return(result);
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800477a:	663b      	str	r3, [r7, #96]	@ 0x60
 800477c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	3314      	adds	r3, #20
 8004782:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004784:	633a      	str	r2, [r7, #48]	@ 0x30
 8004786:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004788:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800478a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800478c:	e841 2300 	strex	r3, r2, [r1]
 8004790:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1e5      	bne.n	8004764 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004798:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800479a:	2220      	movs	r2, #32
 800479c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d119      	bne.n	80047dc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	330c      	adds	r3, #12
 80047ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	e853 3f00 	ldrex	r3, [r3]
 80047b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f023 0310 	bic.w	r3, r3, #16
 80047be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	330c      	adds	r3, #12
 80047c6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80047c8:	61fa      	str	r2, [r7, #28]
 80047ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047cc:	69b9      	ldr	r1, [r7, #24]
 80047ce:	69fa      	ldr	r2, [r7, #28]
 80047d0:	e841 2300 	strex	r3, r2, [r1]
 80047d4:	617b      	str	r3, [r7, #20]
   return(result);
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1e5      	bne.n	80047a8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047de:	2200      	movs	r2, #0
 80047e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d106      	bne.n	80047f8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047ee:	4619      	mov	r1, r3
 80047f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80047f2:	f7ff ff0b 	bl	800460c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80047f6:	e002      	b.n	80047fe <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80047f8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80047fa:	f7fb ff6f 	bl	80006dc <HAL_UART_RxCpltCallback>
}
 80047fe:	bf00      	nop
 8004800:	3770      	adds	r7, #112	@ 0x70
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b084      	sub	sp, #16
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004812:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2201      	movs	r2, #1
 8004818:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481e:	2b01      	cmp	r3, #1
 8004820:	d108      	bne.n	8004834 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004826:	085b      	lsrs	r3, r3, #1
 8004828:	b29b      	uxth	r3, r3
 800482a:	4619      	mov	r1, r3
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f7ff feed 	bl	800460c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004832:	e002      	b.n	800483a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7fb ff87 	bl	8000748 <HAL_UART_RxHalfCpltCallback>
}
 800483a:	bf00      	nop
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b084      	sub	sp, #16
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800484a:	2300      	movs	r3, #0
 800484c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004852:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	695b      	ldr	r3, [r3, #20]
 800485a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800485e:	2b80      	cmp	r3, #128	@ 0x80
 8004860:	bf0c      	ite	eq
 8004862:	2301      	moveq	r3, #1
 8004864:	2300      	movne	r3, #0
 8004866:	b2db      	uxtb	r3, r3
 8004868:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004870:	b2db      	uxtb	r3, r3
 8004872:	2b21      	cmp	r3, #33	@ 0x21
 8004874:	d108      	bne.n	8004888 <UART_DMAError+0x46>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	2200      	movs	r2, #0
 8004880:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004882:	68b8      	ldr	r0, [r7, #8]
 8004884:	f000 f926 	bl	8004ad4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004892:	2b40      	cmp	r3, #64	@ 0x40
 8004894:	bf0c      	ite	eq
 8004896:	2301      	moveq	r3, #1
 8004898:	2300      	movne	r3, #0
 800489a:	b2db      	uxtb	r3, r3
 800489c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b22      	cmp	r3, #34	@ 0x22
 80048a8:	d108      	bne.n	80048bc <UART_DMAError+0x7a>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2200      	movs	r2, #0
 80048b4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80048b6:	68b8      	ldr	r0, [r7, #8]
 80048b8:	f000 f934 	bl	8004b24 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c0:	f043 0210 	orr.w	r2, r3, #16
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048c8:	68b8      	ldr	r0, [r7, #8]
 80048ca:	f7fb ff8b 	bl	80007e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048ce:	bf00      	nop
 80048d0:	3710      	adds	r7, #16
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b086      	sub	sp, #24
 80048da:	af00      	add	r7, sp, #0
 80048dc:	60f8      	str	r0, [r7, #12]
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	603b      	str	r3, [r7, #0]
 80048e2:	4613      	mov	r3, r2
 80048e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048e6:	e03b      	b.n	8004960 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048e8:	6a3b      	ldr	r3, [r7, #32]
 80048ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ee:	d037      	beq.n	8004960 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048f0:	f7fd fdb2 	bl	8002458 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	6a3a      	ldr	r2, [r7, #32]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d302      	bcc.n	8004906 <UART_WaitOnFlagUntilTimeout+0x30>
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e03a      	b.n	8004980 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b00      	cmp	r3, #0
 8004916:	d023      	beq.n	8004960 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b80      	cmp	r3, #128	@ 0x80
 800491c:	d020      	beq.n	8004960 <UART_WaitOnFlagUntilTimeout+0x8a>
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	2b40      	cmp	r3, #64	@ 0x40
 8004922:	d01d      	beq.n	8004960 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0308 	and.w	r3, r3, #8
 800492e:	2b08      	cmp	r3, #8
 8004930:	d116      	bne.n	8004960 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004932:	2300      	movs	r3, #0
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	617b      	str	r3, [r7, #20]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	617b      	str	r3, [r7, #20]
 8004946:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 f8eb 	bl	8004b24 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2208      	movs	r2, #8
 8004952:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e00f      	b.n	8004980 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	4013      	ands	r3, r2
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	429a      	cmp	r2, r3
 800496e:	bf0c      	ite	eq
 8004970:	2301      	moveq	r3, #1
 8004972:	2300      	movne	r3, #0
 8004974:	b2db      	uxtb	r3, r3
 8004976:	461a      	mov	r2, r3
 8004978:	79fb      	ldrb	r3, [r7, #7]
 800497a:	429a      	cmp	r2, r3
 800497c:	d0b4      	beq.n	80048e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b098      	sub	sp, #96	@ 0x60
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	4613      	mov	r3, r2
 8004994:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	88fa      	ldrh	r2, [r7, #6]
 80049a0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2222      	movs	r2, #34	@ 0x22
 80049ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b4:	4a44      	ldr	r2, [pc, #272]	@ (8004ac8 <UART_Start_Receive_DMA+0x140>)
 80049b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049bc:	4a43      	ldr	r2, [pc, #268]	@ (8004acc <UART_Start_Receive_DMA+0x144>)
 80049be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049c4:	4a42      	ldr	r2, [pc, #264]	@ (8004ad0 <UART_Start_Receive_DMA+0x148>)
 80049c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049cc:	2200      	movs	r2, #0
 80049ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80049d0:	f107 0308 	add.w	r3, r7, #8
 80049d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	3304      	adds	r3, #4
 80049e0:	4619      	mov	r1, r3
 80049e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	88fb      	ldrh	r3, [r7, #6]
 80049e8:	f7fd ff26 	bl	8002838 <HAL_DMA_Start_IT>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d008      	beq.n	8004a04 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2210      	movs	r2, #16
 80049f6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2220      	movs	r2, #32
 80049fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e05d      	b.n	8004ac0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004a04:	2300      	movs	r3, #0
 8004a06:	613b      	str	r3, [r7, #16]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	613b      	str	r3, [r7, #16]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	613b      	str	r3, [r7, #16]
 8004a18:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d019      	beq.n	8004a56 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	330c      	adds	r3, #12
 8004a28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a2c:	e853 3f00 	ldrex	r3, [r3]
 8004a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	330c      	adds	r3, #12
 8004a40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a42:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004a44:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a46:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004a48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a4a:	e841 2300 	strex	r3, r2, [r1]
 8004a4e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004a50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1e5      	bne.n	8004a22 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3314      	adds	r3, #20
 8004a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a60:	e853 3f00 	ldrex	r3, [r3]
 8004a64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a68:	f043 0301 	orr.w	r3, r3, #1
 8004a6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	3314      	adds	r3, #20
 8004a74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004a76:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004a78:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004a7c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a7e:	e841 2300 	strex	r3, r2, [r1]
 8004a82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1e5      	bne.n	8004a56 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	3314      	adds	r3, #20
 8004a90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	e853 3f00 	ldrex	r3, [r3]
 8004a98:	617b      	str	r3, [r7, #20]
   return(result);
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004aa0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3314      	adds	r3, #20
 8004aa8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004aaa:	627a      	str	r2, [r7, #36]	@ 0x24
 8004aac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aae:	6a39      	ldr	r1, [r7, #32]
 8004ab0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ab2:	e841 2300 	strex	r3, r2, [r1]
 8004ab6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1e5      	bne.n	8004a8a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3760      	adds	r7, #96	@ 0x60
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	080046db 	.word	0x080046db
 8004acc:	08004807 	.word	0x08004807
 8004ad0:	08004843 	.word	0x08004843

08004ad4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b089      	sub	sp, #36	@ 0x24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	330c      	adds	r3, #12
 8004ae2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	e853 3f00 	ldrex	r3, [r3]
 8004aea:	60bb      	str	r3, [r7, #8]
   return(result);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004af2:	61fb      	str	r3, [r7, #28]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	330c      	adds	r3, #12
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	61ba      	str	r2, [r7, #24]
 8004afe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b00:	6979      	ldr	r1, [r7, #20]
 8004b02:	69ba      	ldr	r2, [r7, #24]
 8004b04:	e841 2300 	strex	r3, r2, [r1]
 8004b08:	613b      	str	r3, [r7, #16]
   return(result);
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e5      	bne.n	8004adc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004b18:	bf00      	nop
 8004b1a:	3724      	adds	r7, #36	@ 0x24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b095      	sub	sp, #84	@ 0x54
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	330c      	adds	r3, #12
 8004b32:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b36:	e853 3f00 	ldrex	r3, [r3]
 8004b3a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	330c      	adds	r3, #12
 8004b4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b4c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b50:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b54:	e841 2300 	strex	r3, r2, [r1]
 8004b58:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1e5      	bne.n	8004b2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	3314      	adds	r3, #20
 8004b66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b68:	6a3b      	ldr	r3, [r7, #32]
 8004b6a:	e853 3f00 	ldrex	r3, [r3]
 8004b6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	f023 0301 	bic.w	r3, r3, #1
 8004b76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	3314      	adds	r3, #20
 8004b7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b80:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b88:	e841 2300 	strex	r3, r2, [r1]
 8004b8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1e5      	bne.n	8004b60 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d119      	bne.n	8004bd0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	330c      	adds	r3, #12
 8004ba2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	e853 3f00 	ldrex	r3, [r3]
 8004baa:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	f023 0310 	bic.w	r3, r3, #16
 8004bb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	330c      	adds	r3, #12
 8004bba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bbc:	61ba      	str	r2, [r7, #24]
 8004bbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc0:	6979      	ldr	r1, [r7, #20]
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	e841 2300 	strex	r3, r2, [r1]
 8004bc8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1e5      	bne.n	8004b9c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2220      	movs	r2, #32
 8004bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004bde:	bf00      	nop
 8004be0:	3754      	adds	r7, #84	@ 0x54
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b084      	sub	sp, #16
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f7fb fdf0 	bl	80007e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c04:	bf00      	nop
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	2b21      	cmp	r3, #33	@ 0x21
 8004c1e:	d13e      	bne.n	8004c9e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c28:	d114      	bne.n	8004c54 <UART_Transmit_IT+0x48>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d110      	bne.n	8004c54 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	881b      	ldrh	r3, [r3, #0]
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c46:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	1c9a      	adds	r2, r3, #2
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	621a      	str	r2, [r3, #32]
 8004c52:	e008      	b.n	8004c66 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	1c59      	adds	r1, r3, #1
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	6211      	str	r1, [r2, #32]
 8004c5e:	781a      	ldrb	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	4619      	mov	r1, r3
 8004c74:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10f      	bne.n	8004c9a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68da      	ldr	r2, [r3, #12]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c88:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68da      	ldr	r2, [r3, #12]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c98:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	e000      	b.n	8004ca0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004c9e:	2302      	movs	r3, #2
  }
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cc2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f7fb fd59 	bl	8000784 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08c      	sub	sp, #48	@ 0x30
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b22      	cmp	r3, #34	@ 0x22
 8004cf6:	f040 80aa 	bne.w	8004e4e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d02:	d115      	bne.n	8004d30 <UART_Receive_IT+0x54>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d111      	bne.n	8004d30 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d10:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d1e:	b29a      	uxth	r2, r3
 8004d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d22:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d28:	1c9a      	adds	r2, r3, #2
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d2e:	e024      	b.n	8004d7a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d3e:	d007      	beq.n	8004d50 <UART_Receive_IT+0x74>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10a      	bne.n	8004d5e <UART_Receive_IT+0x82>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d106      	bne.n	8004d5e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d5a:	701a      	strb	r2, [r3, #0]
 8004d5c:	e008      	b.n	8004d70 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d6e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d74:	1c5a      	adds	r2, r3, #1
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	3b01      	subs	r3, #1
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	4619      	mov	r1, r3
 8004d88:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d15d      	bne.n	8004e4a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68da      	ldr	r2, [r3, #12]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f022 0220 	bic.w	r2, r2, #32
 8004d9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68da      	ldr	r2, [r3, #12]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004dac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	695a      	ldr	r2, [r3, #20]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0201 	bic.w	r2, r2, #1
 8004dbc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d135      	bne.n	8004e40 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	330c      	adds	r3, #12
 8004de0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	e853 3f00 	ldrex	r3, [r3]
 8004de8:	613b      	str	r3, [r7, #16]
   return(result);
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	f023 0310 	bic.w	r3, r3, #16
 8004df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	330c      	adds	r3, #12
 8004df8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dfa:	623a      	str	r2, [r7, #32]
 8004dfc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfe:	69f9      	ldr	r1, [r7, #28]
 8004e00:	6a3a      	ldr	r2, [r7, #32]
 8004e02:	e841 2300 	strex	r3, r2, [r1]
 8004e06:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1e5      	bne.n	8004dda <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0310 	and.w	r3, r3, #16
 8004e18:	2b10      	cmp	r3, #16
 8004e1a:	d10a      	bne.n	8004e32 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	60fb      	str	r3, [r7, #12]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e36:	4619      	mov	r1, r3
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f7ff fbe7 	bl	800460c <HAL_UARTEx_RxEventCallback>
 8004e3e:	e002      	b.n	8004e46 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f7fb fc4b 	bl	80006dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004e46:	2300      	movs	r3, #0
 8004e48:	e002      	b.n	8004e50 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	e000      	b.n	8004e50 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004e4e:	2302      	movs	r3, #2
  }
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3730      	adds	r7, #48	@ 0x30
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e5c:	b0c0      	sub	sp, #256	@ 0x100
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e74:	68d9      	ldr	r1, [r3, #12]
 8004e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	ea40 0301 	orr.w	r3, r0, r1
 8004e80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	431a      	orrs	r2, r3
 8004e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004eb0:	f021 010c 	bic.w	r1, r1, #12
 8004eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004ebe:	430b      	orrs	r3, r1
 8004ec0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed2:	6999      	ldr	r1, [r3, #24]
 8004ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	ea40 0301 	orr.w	r3, r0, r1
 8004ede:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	4b8f      	ldr	r3, [pc, #572]	@ (8005124 <UART_SetConfig+0x2cc>)
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d005      	beq.n	8004ef8 <UART_SetConfig+0xa0>
 8004eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	4b8d      	ldr	r3, [pc, #564]	@ (8005128 <UART_SetConfig+0x2d0>)
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d104      	bne.n	8004f02 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ef8:	f7fe fe46 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 8004efc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f00:	e003      	b.n	8004f0a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f02:	f7fe fe2d 	bl	8003b60 <HAL_RCC_GetPCLK1Freq>
 8004f06:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f0e:	69db      	ldr	r3, [r3, #28]
 8004f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f14:	f040 810c 	bne.w	8005130 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f22:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f26:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f2a:	4622      	mov	r2, r4
 8004f2c:	462b      	mov	r3, r5
 8004f2e:	1891      	adds	r1, r2, r2
 8004f30:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004f32:	415b      	adcs	r3, r3
 8004f34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f36:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	eb12 0801 	adds.w	r8, r2, r1
 8004f40:	4629      	mov	r1, r5
 8004f42:	eb43 0901 	adc.w	r9, r3, r1
 8004f46:	f04f 0200 	mov.w	r2, #0
 8004f4a:	f04f 0300 	mov.w	r3, #0
 8004f4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f5a:	4690      	mov	r8, r2
 8004f5c:	4699      	mov	r9, r3
 8004f5e:	4623      	mov	r3, r4
 8004f60:	eb18 0303 	adds.w	r3, r8, r3
 8004f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f68:	462b      	mov	r3, r5
 8004f6a:	eb49 0303 	adc.w	r3, r9, r3
 8004f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f7e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004f82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f86:	460b      	mov	r3, r1
 8004f88:	18db      	adds	r3, r3, r3
 8004f8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	eb42 0303 	adc.w	r3, r2, r3
 8004f92:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004f9c:	f7fb f980 	bl	80002a0 <__aeabi_uldivmod>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4b61      	ldr	r3, [pc, #388]	@ (800512c <UART_SetConfig+0x2d4>)
 8004fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	011c      	lsls	r4, r3, #4
 8004fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004fb8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004fbc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004fc0:	4642      	mov	r2, r8
 8004fc2:	464b      	mov	r3, r9
 8004fc4:	1891      	adds	r1, r2, r2
 8004fc6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004fc8:	415b      	adcs	r3, r3
 8004fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fcc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004fd0:	4641      	mov	r1, r8
 8004fd2:	eb12 0a01 	adds.w	sl, r2, r1
 8004fd6:	4649      	mov	r1, r9
 8004fd8:	eb43 0b01 	adc.w	fp, r3, r1
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004fe8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004fec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ff0:	4692      	mov	sl, r2
 8004ff2:	469b      	mov	fp, r3
 8004ff4:	4643      	mov	r3, r8
 8004ff6:	eb1a 0303 	adds.w	r3, sl, r3
 8004ffa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004ffe:	464b      	mov	r3, r9
 8005000:	eb4b 0303 	adc.w	r3, fp, r3
 8005004:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005014:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005018:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800501c:	460b      	mov	r3, r1
 800501e:	18db      	adds	r3, r3, r3
 8005020:	643b      	str	r3, [r7, #64]	@ 0x40
 8005022:	4613      	mov	r3, r2
 8005024:	eb42 0303 	adc.w	r3, r2, r3
 8005028:	647b      	str	r3, [r7, #68]	@ 0x44
 800502a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800502e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005032:	f7fb f935 	bl	80002a0 <__aeabi_uldivmod>
 8005036:	4602      	mov	r2, r0
 8005038:	460b      	mov	r3, r1
 800503a:	4611      	mov	r1, r2
 800503c:	4b3b      	ldr	r3, [pc, #236]	@ (800512c <UART_SetConfig+0x2d4>)
 800503e:	fba3 2301 	umull	r2, r3, r3, r1
 8005042:	095b      	lsrs	r3, r3, #5
 8005044:	2264      	movs	r2, #100	@ 0x64
 8005046:	fb02 f303 	mul.w	r3, r2, r3
 800504a:	1acb      	subs	r3, r1, r3
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005052:	4b36      	ldr	r3, [pc, #216]	@ (800512c <UART_SetConfig+0x2d4>)
 8005054:	fba3 2302 	umull	r2, r3, r3, r2
 8005058:	095b      	lsrs	r3, r3, #5
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005060:	441c      	add	r4, r3
 8005062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005066:	2200      	movs	r2, #0
 8005068:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800506c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005070:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005074:	4642      	mov	r2, r8
 8005076:	464b      	mov	r3, r9
 8005078:	1891      	adds	r1, r2, r2
 800507a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800507c:	415b      	adcs	r3, r3
 800507e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005080:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005084:	4641      	mov	r1, r8
 8005086:	1851      	adds	r1, r2, r1
 8005088:	6339      	str	r1, [r7, #48]	@ 0x30
 800508a:	4649      	mov	r1, r9
 800508c:	414b      	adcs	r3, r1
 800508e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005090:	f04f 0200 	mov.w	r2, #0
 8005094:	f04f 0300 	mov.w	r3, #0
 8005098:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800509c:	4659      	mov	r1, fp
 800509e:	00cb      	lsls	r3, r1, #3
 80050a0:	4651      	mov	r1, sl
 80050a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050a6:	4651      	mov	r1, sl
 80050a8:	00ca      	lsls	r2, r1, #3
 80050aa:	4610      	mov	r0, r2
 80050ac:	4619      	mov	r1, r3
 80050ae:	4603      	mov	r3, r0
 80050b0:	4642      	mov	r2, r8
 80050b2:	189b      	adds	r3, r3, r2
 80050b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050b8:	464b      	mov	r3, r9
 80050ba:	460a      	mov	r2, r1
 80050bc:	eb42 0303 	adc.w	r3, r2, r3
 80050c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80050d0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80050d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80050d8:	460b      	mov	r3, r1
 80050da:	18db      	adds	r3, r3, r3
 80050dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050de:	4613      	mov	r3, r2
 80050e0:	eb42 0303 	adc.w	r3, r2, r3
 80050e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80050ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80050ee:	f7fb f8d7 	bl	80002a0 <__aeabi_uldivmod>
 80050f2:	4602      	mov	r2, r0
 80050f4:	460b      	mov	r3, r1
 80050f6:	4b0d      	ldr	r3, [pc, #52]	@ (800512c <UART_SetConfig+0x2d4>)
 80050f8:	fba3 1302 	umull	r1, r3, r3, r2
 80050fc:	095b      	lsrs	r3, r3, #5
 80050fe:	2164      	movs	r1, #100	@ 0x64
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	00db      	lsls	r3, r3, #3
 8005108:	3332      	adds	r3, #50	@ 0x32
 800510a:	4a08      	ldr	r2, [pc, #32]	@ (800512c <UART_SetConfig+0x2d4>)
 800510c:	fba2 2303 	umull	r2, r3, r2, r3
 8005110:	095b      	lsrs	r3, r3, #5
 8005112:	f003 0207 	and.w	r2, r3, #7
 8005116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4422      	add	r2, r4
 800511e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005120:	e106      	b.n	8005330 <UART_SetConfig+0x4d8>
 8005122:	bf00      	nop
 8005124:	40011000 	.word	0x40011000
 8005128:	40011400 	.word	0x40011400
 800512c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005130:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005134:	2200      	movs	r2, #0
 8005136:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800513a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800513e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005142:	4642      	mov	r2, r8
 8005144:	464b      	mov	r3, r9
 8005146:	1891      	adds	r1, r2, r2
 8005148:	6239      	str	r1, [r7, #32]
 800514a:	415b      	adcs	r3, r3
 800514c:	627b      	str	r3, [r7, #36]	@ 0x24
 800514e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005152:	4641      	mov	r1, r8
 8005154:	1854      	adds	r4, r2, r1
 8005156:	4649      	mov	r1, r9
 8005158:	eb43 0501 	adc.w	r5, r3, r1
 800515c:	f04f 0200 	mov.w	r2, #0
 8005160:	f04f 0300 	mov.w	r3, #0
 8005164:	00eb      	lsls	r3, r5, #3
 8005166:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800516a:	00e2      	lsls	r2, r4, #3
 800516c:	4614      	mov	r4, r2
 800516e:	461d      	mov	r5, r3
 8005170:	4643      	mov	r3, r8
 8005172:	18e3      	adds	r3, r4, r3
 8005174:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005178:	464b      	mov	r3, r9
 800517a:	eb45 0303 	adc.w	r3, r5, r3
 800517e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800518e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005192:	f04f 0200 	mov.w	r2, #0
 8005196:	f04f 0300 	mov.w	r3, #0
 800519a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800519e:	4629      	mov	r1, r5
 80051a0:	008b      	lsls	r3, r1, #2
 80051a2:	4621      	mov	r1, r4
 80051a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051a8:	4621      	mov	r1, r4
 80051aa:	008a      	lsls	r2, r1, #2
 80051ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80051b0:	f7fb f876 	bl	80002a0 <__aeabi_uldivmod>
 80051b4:	4602      	mov	r2, r0
 80051b6:	460b      	mov	r3, r1
 80051b8:	4b60      	ldr	r3, [pc, #384]	@ (800533c <UART_SetConfig+0x4e4>)
 80051ba:	fba3 2302 	umull	r2, r3, r3, r2
 80051be:	095b      	lsrs	r3, r3, #5
 80051c0:	011c      	lsls	r4, r3, #4
 80051c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051c6:	2200      	movs	r2, #0
 80051c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051cc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80051d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80051d4:	4642      	mov	r2, r8
 80051d6:	464b      	mov	r3, r9
 80051d8:	1891      	adds	r1, r2, r2
 80051da:	61b9      	str	r1, [r7, #24]
 80051dc:	415b      	adcs	r3, r3
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051e4:	4641      	mov	r1, r8
 80051e6:	1851      	adds	r1, r2, r1
 80051e8:	6139      	str	r1, [r7, #16]
 80051ea:	4649      	mov	r1, r9
 80051ec:	414b      	adcs	r3, r1
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	f04f 0300 	mov.w	r3, #0
 80051f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051fc:	4659      	mov	r1, fp
 80051fe:	00cb      	lsls	r3, r1, #3
 8005200:	4651      	mov	r1, sl
 8005202:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005206:	4651      	mov	r1, sl
 8005208:	00ca      	lsls	r2, r1, #3
 800520a:	4610      	mov	r0, r2
 800520c:	4619      	mov	r1, r3
 800520e:	4603      	mov	r3, r0
 8005210:	4642      	mov	r2, r8
 8005212:	189b      	adds	r3, r3, r2
 8005214:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005218:	464b      	mov	r3, r9
 800521a:	460a      	mov	r2, r1
 800521c:	eb42 0303 	adc.w	r3, r2, r3
 8005220:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800522e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005230:	f04f 0200 	mov.w	r2, #0
 8005234:	f04f 0300 	mov.w	r3, #0
 8005238:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800523c:	4649      	mov	r1, r9
 800523e:	008b      	lsls	r3, r1, #2
 8005240:	4641      	mov	r1, r8
 8005242:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005246:	4641      	mov	r1, r8
 8005248:	008a      	lsls	r2, r1, #2
 800524a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800524e:	f7fb f827 	bl	80002a0 <__aeabi_uldivmod>
 8005252:	4602      	mov	r2, r0
 8005254:	460b      	mov	r3, r1
 8005256:	4611      	mov	r1, r2
 8005258:	4b38      	ldr	r3, [pc, #224]	@ (800533c <UART_SetConfig+0x4e4>)
 800525a:	fba3 2301 	umull	r2, r3, r3, r1
 800525e:	095b      	lsrs	r3, r3, #5
 8005260:	2264      	movs	r2, #100	@ 0x64
 8005262:	fb02 f303 	mul.w	r3, r2, r3
 8005266:	1acb      	subs	r3, r1, r3
 8005268:	011b      	lsls	r3, r3, #4
 800526a:	3332      	adds	r3, #50	@ 0x32
 800526c:	4a33      	ldr	r2, [pc, #204]	@ (800533c <UART_SetConfig+0x4e4>)
 800526e:	fba2 2303 	umull	r2, r3, r2, r3
 8005272:	095b      	lsrs	r3, r3, #5
 8005274:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005278:	441c      	add	r4, r3
 800527a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800527e:	2200      	movs	r2, #0
 8005280:	673b      	str	r3, [r7, #112]	@ 0x70
 8005282:	677a      	str	r2, [r7, #116]	@ 0x74
 8005284:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005288:	4642      	mov	r2, r8
 800528a:	464b      	mov	r3, r9
 800528c:	1891      	adds	r1, r2, r2
 800528e:	60b9      	str	r1, [r7, #8]
 8005290:	415b      	adcs	r3, r3
 8005292:	60fb      	str	r3, [r7, #12]
 8005294:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005298:	4641      	mov	r1, r8
 800529a:	1851      	adds	r1, r2, r1
 800529c:	6039      	str	r1, [r7, #0]
 800529e:	4649      	mov	r1, r9
 80052a0:	414b      	adcs	r3, r1
 80052a2:	607b      	str	r3, [r7, #4]
 80052a4:	f04f 0200 	mov.w	r2, #0
 80052a8:	f04f 0300 	mov.w	r3, #0
 80052ac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80052b0:	4659      	mov	r1, fp
 80052b2:	00cb      	lsls	r3, r1, #3
 80052b4:	4651      	mov	r1, sl
 80052b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052ba:	4651      	mov	r1, sl
 80052bc:	00ca      	lsls	r2, r1, #3
 80052be:	4610      	mov	r0, r2
 80052c0:	4619      	mov	r1, r3
 80052c2:	4603      	mov	r3, r0
 80052c4:	4642      	mov	r2, r8
 80052c6:	189b      	adds	r3, r3, r2
 80052c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052ca:	464b      	mov	r3, r9
 80052cc:	460a      	mov	r2, r1
 80052ce:	eb42 0303 	adc.w	r3, r2, r3
 80052d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80052de:	667a      	str	r2, [r7, #100]	@ 0x64
 80052e0:	f04f 0200 	mov.w	r2, #0
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80052ec:	4649      	mov	r1, r9
 80052ee:	008b      	lsls	r3, r1, #2
 80052f0:	4641      	mov	r1, r8
 80052f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052f6:	4641      	mov	r1, r8
 80052f8:	008a      	lsls	r2, r1, #2
 80052fa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80052fe:	f7fa ffcf 	bl	80002a0 <__aeabi_uldivmod>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	4b0d      	ldr	r3, [pc, #52]	@ (800533c <UART_SetConfig+0x4e4>)
 8005308:	fba3 1302 	umull	r1, r3, r3, r2
 800530c:	095b      	lsrs	r3, r3, #5
 800530e:	2164      	movs	r1, #100	@ 0x64
 8005310:	fb01 f303 	mul.w	r3, r1, r3
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	011b      	lsls	r3, r3, #4
 8005318:	3332      	adds	r3, #50	@ 0x32
 800531a:	4a08      	ldr	r2, [pc, #32]	@ (800533c <UART_SetConfig+0x4e4>)
 800531c:	fba2 2303 	umull	r2, r3, r2, r3
 8005320:	095b      	lsrs	r3, r3, #5
 8005322:	f003 020f 	and.w	r2, r3, #15
 8005326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4422      	add	r2, r4
 800532e:	609a      	str	r2, [r3, #8]
}
 8005330:	bf00      	nop
 8005332:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005336:	46bd      	mov	sp, r7
 8005338:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800533c:	51eb851f 	.word	0x51eb851f

08005340 <malloc>:
 8005340:	4b02      	ldr	r3, [pc, #8]	@ (800534c <malloc+0xc>)
 8005342:	4601      	mov	r1, r0
 8005344:	6818      	ldr	r0, [r3, #0]
 8005346:	f000 b82d 	b.w	80053a4 <_malloc_r>
 800534a:	bf00      	nop
 800534c:	20000024 	.word	0x20000024

08005350 <free>:
 8005350:	4b02      	ldr	r3, [pc, #8]	@ (800535c <free+0xc>)
 8005352:	4601      	mov	r1, r0
 8005354:	6818      	ldr	r0, [r3, #0]
 8005356:	f000 b93d 	b.w	80055d4 <_free_r>
 800535a:	bf00      	nop
 800535c:	20000024 	.word	0x20000024

08005360 <sbrk_aligned>:
 8005360:	b570      	push	{r4, r5, r6, lr}
 8005362:	4e0f      	ldr	r6, [pc, #60]	@ (80053a0 <sbrk_aligned+0x40>)
 8005364:	460c      	mov	r4, r1
 8005366:	6831      	ldr	r1, [r6, #0]
 8005368:	4605      	mov	r5, r0
 800536a:	b911      	cbnz	r1, 8005372 <sbrk_aligned+0x12>
 800536c:	f000 f8e8 	bl	8005540 <_sbrk_r>
 8005370:	6030      	str	r0, [r6, #0]
 8005372:	4621      	mov	r1, r4
 8005374:	4628      	mov	r0, r5
 8005376:	f000 f8e3 	bl	8005540 <_sbrk_r>
 800537a:	1c43      	adds	r3, r0, #1
 800537c:	d103      	bne.n	8005386 <sbrk_aligned+0x26>
 800537e:	f04f 34ff 	mov.w	r4, #4294967295
 8005382:	4620      	mov	r0, r4
 8005384:	bd70      	pop	{r4, r5, r6, pc}
 8005386:	1cc4      	adds	r4, r0, #3
 8005388:	f024 0403 	bic.w	r4, r4, #3
 800538c:	42a0      	cmp	r0, r4
 800538e:	d0f8      	beq.n	8005382 <sbrk_aligned+0x22>
 8005390:	1a21      	subs	r1, r4, r0
 8005392:	4628      	mov	r0, r5
 8005394:	f000 f8d4 	bl	8005540 <_sbrk_r>
 8005398:	3001      	adds	r0, #1
 800539a:	d1f2      	bne.n	8005382 <sbrk_aligned+0x22>
 800539c:	e7ef      	b.n	800537e <sbrk_aligned+0x1e>
 800539e:	bf00      	nop
 80053a0:	200003dc 	.word	0x200003dc

080053a4 <_malloc_r>:
 80053a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053a8:	1ccd      	adds	r5, r1, #3
 80053aa:	f025 0503 	bic.w	r5, r5, #3
 80053ae:	3508      	adds	r5, #8
 80053b0:	2d0c      	cmp	r5, #12
 80053b2:	bf38      	it	cc
 80053b4:	250c      	movcc	r5, #12
 80053b6:	2d00      	cmp	r5, #0
 80053b8:	4606      	mov	r6, r0
 80053ba:	db01      	blt.n	80053c0 <_malloc_r+0x1c>
 80053bc:	42a9      	cmp	r1, r5
 80053be:	d904      	bls.n	80053ca <_malloc_r+0x26>
 80053c0:	230c      	movs	r3, #12
 80053c2:	6033      	str	r3, [r6, #0]
 80053c4:	2000      	movs	r0, #0
 80053c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054a0 <_malloc_r+0xfc>
 80053ce:	f000 f869 	bl	80054a4 <__malloc_lock>
 80053d2:	f8d8 3000 	ldr.w	r3, [r8]
 80053d6:	461c      	mov	r4, r3
 80053d8:	bb44      	cbnz	r4, 800542c <_malloc_r+0x88>
 80053da:	4629      	mov	r1, r5
 80053dc:	4630      	mov	r0, r6
 80053de:	f7ff ffbf 	bl	8005360 <sbrk_aligned>
 80053e2:	1c43      	adds	r3, r0, #1
 80053e4:	4604      	mov	r4, r0
 80053e6:	d158      	bne.n	800549a <_malloc_r+0xf6>
 80053e8:	f8d8 4000 	ldr.w	r4, [r8]
 80053ec:	4627      	mov	r7, r4
 80053ee:	2f00      	cmp	r7, #0
 80053f0:	d143      	bne.n	800547a <_malloc_r+0xd6>
 80053f2:	2c00      	cmp	r4, #0
 80053f4:	d04b      	beq.n	800548e <_malloc_r+0xea>
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	4639      	mov	r1, r7
 80053fa:	4630      	mov	r0, r6
 80053fc:	eb04 0903 	add.w	r9, r4, r3
 8005400:	f000 f89e 	bl	8005540 <_sbrk_r>
 8005404:	4581      	cmp	r9, r0
 8005406:	d142      	bne.n	800548e <_malloc_r+0xea>
 8005408:	6821      	ldr	r1, [r4, #0]
 800540a:	1a6d      	subs	r5, r5, r1
 800540c:	4629      	mov	r1, r5
 800540e:	4630      	mov	r0, r6
 8005410:	f7ff ffa6 	bl	8005360 <sbrk_aligned>
 8005414:	3001      	adds	r0, #1
 8005416:	d03a      	beq.n	800548e <_malloc_r+0xea>
 8005418:	6823      	ldr	r3, [r4, #0]
 800541a:	442b      	add	r3, r5
 800541c:	6023      	str	r3, [r4, #0]
 800541e:	f8d8 3000 	ldr.w	r3, [r8]
 8005422:	685a      	ldr	r2, [r3, #4]
 8005424:	bb62      	cbnz	r2, 8005480 <_malloc_r+0xdc>
 8005426:	f8c8 7000 	str.w	r7, [r8]
 800542a:	e00f      	b.n	800544c <_malloc_r+0xa8>
 800542c:	6822      	ldr	r2, [r4, #0]
 800542e:	1b52      	subs	r2, r2, r5
 8005430:	d420      	bmi.n	8005474 <_malloc_r+0xd0>
 8005432:	2a0b      	cmp	r2, #11
 8005434:	d917      	bls.n	8005466 <_malloc_r+0xc2>
 8005436:	1961      	adds	r1, r4, r5
 8005438:	42a3      	cmp	r3, r4
 800543a:	6025      	str	r5, [r4, #0]
 800543c:	bf18      	it	ne
 800543e:	6059      	strne	r1, [r3, #4]
 8005440:	6863      	ldr	r3, [r4, #4]
 8005442:	bf08      	it	eq
 8005444:	f8c8 1000 	streq.w	r1, [r8]
 8005448:	5162      	str	r2, [r4, r5]
 800544a:	604b      	str	r3, [r1, #4]
 800544c:	4630      	mov	r0, r6
 800544e:	f000 f82f 	bl	80054b0 <__malloc_unlock>
 8005452:	f104 000b 	add.w	r0, r4, #11
 8005456:	1d23      	adds	r3, r4, #4
 8005458:	f020 0007 	bic.w	r0, r0, #7
 800545c:	1ac2      	subs	r2, r0, r3
 800545e:	bf1c      	itt	ne
 8005460:	1a1b      	subne	r3, r3, r0
 8005462:	50a3      	strne	r3, [r4, r2]
 8005464:	e7af      	b.n	80053c6 <_malloc_r+0x22>
 8005466:	6862      	ldr	r2, [r4, #4]
 8005468:	42a3      	cmp	r3, r4
 800546a:	bf0c      	ite	eq
 800546c:	f8c8 2000 	streq.w	r2, [r8]
 8005470:	605a      	strne	r2, [r3, #4]
 8005472:	e7eb      	b.n	800544c <_malloc_r+0xa8>
 8005474:	4623      	mov	r3, r4
 8005476:	6864      	ldr	r4, [r4, #4]
 8005478:	e7ae      	b.n	80053d8 <_malloc_r+0x34>
 800547a:	463c      	mov	r4, r7
 800547c:	687f      	ldr	r7, [r7, #4]
 800547e:	e7b6      	b.n	80053ee <_malloc_r+0x4a>
 8005480:	461a      	mov	r2, r3
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	42a3      	cmp	r3, r4
 8005486:	d1fb      	bne.n	8005480 <_malloc_r+0xdc>
 8005488:	2300      	movs	r3, #0
 800548a:	6053      	str	r3, [r2, #4]
 800548c:	e7de      	b.n	800544c <_malloc_r+0xa8>
 800548e:	230c      	movs	r3, #12
 8005490:	6033      	str	r3, [r6, #0]
 8005492:	4630      	mov	r0, r6
 8005494:	f000 f80c 	bl	80054b0 <__malloc_unlock>
 8005498:	e794      	b.n	80053c4 <_malloc_r+0x20>
 800549a:	6005      	str	r5, [r0, #0]
 800549c:	e7d6      	b.n	800544c <_malloc_r+0xa8>
 800549e:	bf00      	nop
 80054a0:	200003e0 	.word	0x200003e0

080054a4 <__malloc_lock>:
 80054a4:	4801      	ldr	r0, [pc, #4]	@ (80054ac <__malloc_lock+0x8>)
 80054a6:	f000 b885 	b.w	80055b4 <__retarget_lock_acquire_recursive>
 80054aa:	bf00      	nop
 80054ac:	20000520 	.word	0x20000520

080054b0 <__malloc_unlock>:
 80054b0:	4801      	ldr	r0, [pc, #4]	@ (80054b8 <__malloc_unlock+0x8>)
 80054b2:	f000 b880 	b.w	80055b6 <__retarget_lock_release_recursive>
 80054b6:	bf00      	nop
 80054b8:	20000520 	.word	0x20000520

080054bc <_vsniprintf_r>:
 80054bc:	b530      	push	{r4, r5, lr}
 80054be:	4614      	mov	r4, r2
 80054c0:	2c00      	cmp	r4, #0
 80054c2:	b09b      	sub	sp, #108	@ 0x6c
 80054c4:	4605      	mov	r5, r0
 80054c6:	461a      	mov	r2, r3
 80054c8:	da05      	bge.n	80054d6 <_vsniprintf_r+0x1a>
 80054ca:	238b      	movs	r3, #139	@ 0x8b
 80054cc:	6003      	str	r3, [r0, #0]
 80054ce:	f04f 30ff 	mov.w	r0, #4294967295
 80054d2:	b01b      	add	sp, #108	@ 0x6c
 80054d4:	bd30      	pop	{r4, r5, pc}
 80054d6:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80054da:	f8ad 300c 	strh.w	r3, [sp, #12]
 80054de:	bf14      	ite	ne
 80054e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80054e4:	4623      	moveq	r3, r4
 80054e6:	9302      	str	r3, [sp, #8]
 80054e8:	9305      	str	r3, [sp, #20]
 80054ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80054ee:	9100      	str	r1, [sp, #0]
 80054f0:	9104      	str	r1, [sp, #16]
 80054f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80054f6:	4669      	mov	r1, sp
 80054f8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80054fa:	f000 f911 	bl	8005720 <_svfiprintf_r>
 80054fe:	1c43      	adds	r3, r0, #1
 8005500:	bfbc      	itt	lt
 8005502:	238b      	movlt	r3, #139	@ 0x8b
 8005504:	602b      	strlt	r3, [r5, #0]
 8005506:	2c00      	cmp	r4, #0
 8005508:	d0e3      	beq.n	80054d2 <_vsniprintf_r+0x16>
 800550a:	9b00      	ldr	r3, [sp, #0]
 800550c:	2200      	movs	r2, #0
 800550e:	701a      	strb	r2, [r3, #0]
 8005510:	e7df      	b.n	80054d2 <_vsniprintf_r+0x16>
	...

08005514 <vsniprintf>:
 8005514:	b507      	push	{r0, r1, r2, lr}
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	460a      	mov	r2, r1
 800551c:	4601      	mov	r1, r0
 800551e:	4803      	ldr	r0, [pc, #12]	@ (800552c <vsniprintf+0x18>)
 8005520:	6800      	ldr	r0, [r0, #0]
 8005522:	f7ff ffcb 	bl	80054bc <_vsniprintf_r>
 8005526:	b003      	add	sp, #12
 8005528:	f85d fb04 	ldr.w	pc, [sp], #4
 800552c:	20000024 	.word	0x20000024

08005530 <memset>:
 8005530:	4402      	add	r2, r0
 8005532:	4603      	mov	r3, r0
 8005534:	4293      	cmp	r3, r2
 8005536:	d100      	bne.n	800553a <memset+0xa>
 8005538:	4770      	bx	lr
 800553a:	f803 1b01 	strb.w	r1, [r3], #1
 800553e:	e7f9      	b.n	8005534 <memset+0x4>

08005540 <_sbrk_r>:
 8005540:	b538      	push	{r3, r4, r5, lr}
 8005542:	4d06      	ldr	r5, [pc, #24]	@ (800555c <_sbrk_r+0x1c>)
 8005544:	2300      	movs	r3, #0
 8005546:	4604      	mov	r4, r0
 8005548:	4608      	mov	r0, r1
 800554a:	602b      	str	r3, [r5, #0]
 800554c:	f7fc feac 	bl	80022a8 <_sbrk>
 8005550:	1c43      	adds	r3, r0, #1
 8005552:	d102      	bne.n	800555a <_sbrk_r+0x1a>
 8005554:	682b      	ldr	r3, [r5, #0]
 8005556:	b103      	cbz	r3, 800555a <_sbrk_r+0x1a>
 8005558:	6023      	str	r3, [r4, #0]
 800555a:	bd38      	pop	{r3, r4, r5, pc}
 800555c:	2000051c 	.word	0x2000051c

08005560 <__errno>:
 8005560:	4b01      	ldr	r3, [pc, #4]	@ (8005568 <__errno+0x8>)
 8005562:	6818      	ldr	r0, [r3, #0]
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	20000024 	.word	0x20000024

0800556c <__libc_init_array>:
 800556c:	b570      	push	{r4, r5, r6, lr}
 800556e:	4d0d      	ldr	r5, [pc, #52]	@ (80055a4 <__libc_init_array+0x38>)
 8005570:	4c0d      	ldr	r4, [pc, #52]	@ (80055a8 <__libc_init_array+0x3c>)
 8005572:	1b64      	subs	r4, r4, r5
 8005574:	10a4      	asrs	r4, r4, #2
 8005576:	2600      	movs	r6, #0
 8005578:	42a6      	cmp	r6, r4
 800557a:	d109      	bne.n	8005590 <__libc_init_array+0x24>
 800557c:	4d0b      	ldr	r5, [pc, #44]	@ (80055ac <__libc_init_array+0x40>)
 800557e:	4c0c      	ldr	r4, [pc, #48]	@ (80055b0 <__libc_init_array+0x44>)
 8005580:	f000 fba8 	bl	8005cd4 <_init>
 8005584:	1b64      	subs	r4, r4, r5
 8005586:	10a4      	asrs	r4, r4, #2
 8005588:	2600      	movs	r6, #0
 800558a:	42a6      	cmp	r6, r4
 800558c:	d105      	bne.n	800559a <__libc_init_array+0x2e>
 800558e:	bd70      	pop	{r4, r5, r6, pc}
 8005590:	f855 3b04 	ldr.w	r3, [r5], #4
 8005594:	4798      	blx	r3
 8005596:	3601      	adds	r6, #1
 8005598:	e7ee      	b.n	8005578 <__libc_init_array+0xc>
 800559a:	f855 3b04 	ldr.w	r3, [r5], #4
 800559e:	4798      	blx	r3
 80055a0:	3601      	adds	r6, #1
 80055a2:	e7f2      	b.n	800558a <__libc_init_array+0x1e>
 80055a4:	080060bc 	.word	0x080060bc
 80055a8:	080060bc 	.word	0x080060bc
 80055ac:	080060bc 	.word	0x080060bc
 80055b0:	080060c0 	.word	0x080060c0

080055b4 <__retarget_lock_acquire_recursive>:
 80055b4:	4770      	bx	lr

080055b6 <__retarget_lock_release_recursive>:
 80055b6:	4770      	bx	lr

080055b8 <memcpy>:
 80055b8:	440a      	add	r2, r1
 80055ba:	4291      	cmp	r1, r2
 80055bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80055c0:	d100      	bne.n	80055c4 <memcpy+0xc>
 80055c2:	4770      	bx	lr
 80055c4:	b510      	push	{r4, lr}
 80055c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055ce:	4291      	cmp	r1, r2
 80055d0:	d1f9      	bne.n	80055c6 <memcpy+0xe>
 80055d2:	bd10      	pop	{r4, pc}

080055d4 <_free_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	4605      	mov	r5, r0
 80055d8:	2900      	cmp	r1, #0
 80055da:	d041      	beq.n	8005660 <_free_r+0x8c>
 80055dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055e0:	1f0c      	subs	r4, r1, #4
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	bfb8      	it	lt
 80055e6:	18e4      	addlt	r4, r4, r3
 80055e8:	f7ff ff5c 	bl	80054a4 <__malloc_lock>
 80055ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005664 <_free_r+0x90>)
 80055ee:	6813      	ldr	r3, [r2, #0]
 80055f0:	b933      	cbnz	r3, 8005600 <_free_r+0x2c>
 80055f2:	6063      	str	r3, [r4, #4]
 80055f4:	6014      	str	r4, [r2, #0]
 80055f6:	4628      	mov	r0, r5
 80055f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055fc:	f7ff bf58 	b.w	80054b0 <__malloc_unlock>
 8005600:	42a3      	cmp	r3, r4
 8005602:	d908      	bls.n	8005616 <_free_r+0x42>
 8005604:	6820      	ldr	r0, [r4, #0]
 8005606:	1821      	adds	r1, r4, r0
 8005608:	428b      	cmp	r3, r1
 800560a:	bf01      	itttt	eq
 800560c:	6819      	ldreq	r1, [r3, #0]
 800560e:	685b      	ldreq	r3, [r3, #4]
 8005610:	1809      	addeq	r1, r1, r0
 8005612:	6021      	streq	r1, [r4, #0]
 8005614:	e7ed      	b.n	80055f2 <_free_r+0x1e>
 8005616:	461a      	mov	r2, r3
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	b10b      	cbz	r3, 8005620 <_free_r+0x4c>
 800561c:	42a3      	cmp	r3, r4
 800561e:	d9fa      	bls.n	8005616 <_free_r+0x42>
 8005620:	6811      	ldr	r1, [r2, #0]
 8005622:	1850      	adds	r0, r2, r1
 8005624:	42a0      	cmp	r0, r4
 8005626:	d10b      	bne.n	8005640 <_free_r+0x6c>
 8005628:	6820      	ldr	r0, [r4, #0]
 800562a:	4401      	add	r1, r0
 800562c:	1850      	adds	r0, r2, r1
 800562e:	4283      	cmp	r3, r0
 8005630:	6011      	str	r1, [r2, #0]
 8005632:	d1e0      	bne.n	80055f6 <_free_r+0x22>
 8005634:	6818      	ldr	r0, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	6053      	str	r3, [r2, #4]
 800563a:	4408      	add	r0, r1
 800563c:	6010      	str	r0, [r2, #0]
 800563e:	e7da      	b.n	80055f6 <_free_r+0x22>
 8005640:	d902      	bls.n	8005648 <_free_r+0x74>
 8005642:	230c      	movs	r3, #12
 8005644:	602b      	str	r3, [r5, #0]
 8005646:	e7d6      	b.n	80055f6 <_free_r+0x22>
 8005648:	6820      	ldr	r0, [r4, #0]
 800564a:	1821      	adds	r1, r4, r0
 800564c:	428b      	cmp	r3, r1
 800564e:	bf04      	itt	eq
 8005650:	6819      	ldreq	r1, [r3, #0]
 8005652:	685b      	ldreq	r3, [r3, #4]
 8005654:	6063      	str	r3, [r4, #4]
 8005656:	bf04      	itt	eq
 8005658:	1809      	addeq	r1, r1, r0
 800565a:	6021      	streq	r1, [r4, #0]
 800565c:	6054      	str	r4, [r2, #4]
 800565e:	e7ca      	b.n	80055f6 <_free_r+0x22>
 8005660:	bd38      	pop	{r3, r4, r5, pc}
 8005662:	bf00      	nop
 8005664:	200003e0 	.word	0x200003e0

08005668 <__ssputs_r>:
 8005668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800566c:	688e      	ldr	r6, [r1, #8]
 800566e:	461f      	mov	r7, r3
 8005670:	42be      	cmp	r6, r7
 8005672:	680b      	ldr	r3, [r1, #0]
 8005674:	4682      	mov	sl, r0
 8005676:	460c      	mov	r4, r1
 8005678:	4690      	mov	r8, r2
 800567a:	d82d      	bhi.n	80056d8 <__ssputs_r+0x70>
 800567c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005680:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005684:	d026      	beq.n	80056d4 <__ssputs_r+0x6c>
 8005686:	6965      	ldr	r5, [r4, #20]
 8005688:	6909      	ldr	r1, [r1, #16]
 800568a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800568e:	eba3 0901 	sub.w	r9, r3, r1
 8005692:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005696:	1c7b      	adds	r3, r7, #1
 8005698:	444b      	add	r3, r9
 800569a:	106d      	asrs	r5, r5, #1
 800569c:	429d      	cmp	r5, r3
 800569e:	bf38      	it	cc
 80056a0:	461d      	movcc	r5, r3
 80056a2:	0553      	lsls	r3, r2, #21
 80056a4:	d527      	bpl.n	80056f6 <__ssputs_r+0x8e>
 80056a6:	4629      	mov	r1, r5
 80056a8:	f7ff fe7c 	bl	80053a4 <_malloc_r>
 80056ac:	4606      	mov	r6, r0
 80056ae:	b360      	cbz	r0, 800570a <__ssputs_r+0xa2>
 80056b0:	6921      	ldr	r1, [r4, #16]
 80056b2:	464a      	mov	r2, r9
 80056b4:	f7ff ff80 	bl	80055b8 <memcpy>
 80056b8:	89a3      	ldrh	r3, [r4, #12]
 80056ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80056be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056c2:	81a3      	strh	r3, [r4, #12]
 80056c4:	6126      	str	r6, [r4, #16]
 80056c6:	6165      	str	r5, [r4, #20]
 80056c8:	444e      	add	r6, r9
 80056ca:	eba5 0509 	sub.w	r5, r5, r9
 80056ce:	6026      	str	r6, [r4, #0]
 80056d0:	60a5      	str	r5, [r4, #8]
 80056d2:	463e      	mov	r6, r7
 80056d4:	42be      	cmp	r6, r7
 80056d6:	d900      	bls.n	80056da <__ssputs_r+0x72>
 80056d8:	463e      	mov	r6, r7
 80056da:	6820      	ldr	r0, [r4, #0]
 80056dc:	4632      	mov	r2, r6
 80056de:	4641      	mov	r1, r8
 80056e0:	f000 faa8 	bl	8005c34 <memmove>
 80056e4:	68a3      	ldr	r3, [r4, #8]
 80056e6:	1b9b      	subs	r3, r3, r6
 80056e8:	60a3      	str	r3, [r4, #8]
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	4433      	add	r3, r6
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	2000      	movs	r0, #0
 80056f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056f6:	462a      	mov	r2, r5
 80056f8:	f000 fab6 	bl	8005c68 <_realloc_r>
 80056fc:	4606      	mov	r6, r0
 80056fe:	2800      	cmp	r0, #0
 8005700:	d1e0      	bne.n	80056c4 <__ssputs_r+0x5c>
 8005702:	6921      	ldr	r1, [r4, #16]
 8005704:	4650      	mov	r0, sl
 8005706:	f7ff ff65 	bl	80055d4 <_free_r>
 800570a:	230c      	movs	r3, #12
 800570c:	f8ca 3000 	str.w	r3, [sl]
 8005710:	89a3      	ldrh	r3, [r4, #12]
 8005712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005716:	81a3      	strh	r3, [r4, #12]
 8005718:	f04f 30ff 	mov.w	r0, #4294967295
 800571c:	e7e9      	b.n	80056f2 <__ssputs_r+0x8a>
	...

08005720 <_svfiprintf_r>:
 8005720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005724:	4698      	mov	r8, r3
 8005726:	898b      	ldrh	r3, [r1, #12]
 8005728:	061b      	lsls	r3, r3, #24
 800572a:	b09d      	sub	sp, #116	@ 0x74
 800572c:	4607      	mov	r7, r0
 800572e:	460d      	mov	r5, r1
 8005730:	4614      	mov	r4, r2
 8005732:	d510      	bpl.n	8005756 <_svfiprintf_r+0x36>
 8005734:	690b      	ldr	r3, [r1, #16]
 8005736:	b973      	cbnz	r3, 8005756 <_svfiprintf_r+0x36>
 8005738:	2140      	movs	r1, #64	@ 0x40
 800573a:	f7ff fe33 	bl	80053a4 <_malloc_r>
 800573e:	6028      	str	r0, [r5, #0]
 8005740:	6128      	str	r0, [r5, #16]
 8005742:	b930      	cbnz	r0, 8005752 <_svfiprintf_r+0x32>
 8005744:	230c      	movs	r3, #12
 8005746:	603b      	str	r3, [r7, #0]
 8005748:	f04f 30ff 	mov.w	r0, #4294967295
 800574c:	b01d      	add	sp, #116	@ 0x74
 800574e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005752:	2340      	movs	r3, #64	@ 0x40
 8005754:	616b      	str	r3, [r5, #20]
 8005756:	2300      	movs	r3, #0
 8005758:	9309      	str	r3, [sp, #36]	@ 0x24
 800575a:	2320      	movs	r3, #32
 800575c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005760:	f8cd 800c 	str.w	r8, [sp, #12]
 8005764:	2330      	movs	r3, #48	@ 0x30
 8005766:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005904 <_svfiprintf_r+0x1e4>
 800576a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800576e:	f04f 0901 	mov.w	r9, #1
 8005772:	4623      	mov	r3, r4
 8005774:	469a      	mov	sl, r3
 8005776:	f813 2b01 	ldrb.w	r2, [r3], #1
 800577a:	b10a      	cbz	r2, 8005780 <_svfiprintf_r+0x60>
 800577c:	2a25      	cmp	r2, #37	@ 0x25
 800577e:	d1f9      	bne.n	8005774 <_svfiprintf_r+0x54>
 8005780:	ebba 0b04 	subs.w	fp, sl, r4
 8005784:	d00b      	beq.n	800579e <_svfiprintf_r+0x7e>
 8005786:	465b      	mov	r3, fp
 8005788:	4622      	mov	r2, r4
 800578a:	4629      	mov	r1, r5
 800578c:	4638      	mov	r0, r7
 800578e:	f7ff ff6b 	bl	8005668 <__ssputs_r>
 8005792:	3001      	adds	r0, #1
 8005794:	f000 80a7 	beq.w	80058e6 <_svfiprintf_r+0x1c6>
 8005798:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800579a:	445a      	add	r2, fp
 800579c:	9209      	str	r2, [sp, #36]	@ 0x24
 800579e:	f89a 3000 	ldrb.w	r3, [sl]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 809f 	beq.w	80058e6 <_svfiprintf_r+0x1c6>
 80057a8:	2300      	movs	r3, #0
 80057aa:	f04f 32ff 	mov.w	r2, #4294967295
 80057ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057b2:	f10a 0a01 	add.w	sl, sl, #1
 80057b6:	9304      	str	r3, [sp, #16]
 80057b8:	9307      	str	r3, [sp, #28]
 80057ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057be:	931a      	str	r3, [sp, #104]	@ 0x68
 80057c0:	4654      	mov	r4, sl
 80057c2:	2205      	movs	r2, #5
 80057c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057c8:	484e      	ldr	r0, [pc, #312]	@ (8005904 <_svfiprintf_r+0x1e4>)
 80057ca:	f7fa fd19 	bl	8000200 <memchr>
 80057ce:	9a04      	ldr	r2, [sp, #16]
 80057d0:	b9d8      	cbnz	r0, 800580a <_svfiprintf_r+0xea>
 80057d2:	06d0      	lsls	r0, r2, #27
 80057d4:	bf44      	itt	mi
 80057d6:	2320      	movmi	r3, #32
 80057d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057dc:	0711      	lsls	r1, r2, #28
 80057de:	bf44      	itt	mi
 80057e0:	232b      	movmi	r3, #43	@ 0x2b
 80057e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80057e6:	f89a 3000 	ldrb.w	r3, [sl]
 80057ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80057ec:	d015      	beq.n	800581a <_svfiprintf_r+0xfa>
 80057ee:	9a07      	ldr	r2, [sp, #28]
 80057f0:	4654      	mov	r4, sl
 80057f2:	2000      	movs	r0, #0
 80057f4:	f04f 0c0a 	mov.w	ip, #10
 80057f8:	4621      	mov	r1, r4
 80057fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057fe:	3b30      	subs	r3, #48	@ 0x30
 8005800:	2b09      	cmp	r3, #9
 8005802:	d94b      	bls.n	800589c <_svfiprintf_r+0x17c>
 8005804:	b1b0      	cbz	r0, 8005834 <_svfiprintf_r+0x114>
 8005806:	9207      	str	r2, [sp, #28]
 8005808:	e014      	b.n	8005834 <_svfiprintf_r+0x114>
 800580a:	eba0 0308 	sub.w	r3, r0, r8
 800580e:	fa09 f303 	lsl.w	r3, r9, r3
 8005812:	4313      	orrs	r3, r2
 8005814:	9304      	str	r3, [sp, #16]
 8005816:	46a2      	mov	sl, r4
 8005818:	e7d2      	b.n	80057c0 <_svfiprintf_r+0xa0>
 800581a:	9b03      	ldr	r3, [sp, #12]
 800581c:	1d19      	adds	r1, r3, #4
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	9103      	str	r1, [sp, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	bfbb      	ittet	lt
 8005826:	425b      	neglt	r3, r3
 8005828:	f042 0202 	orrlt.w	r2, r2, #2
 800582c:	9307      	strge	r3, [sp, #28]
 800582e:	9307      	strlt	r3, [sp, #28]
 8005830:	bfb8      	it	lt
 8005832:	9204      	strlt	r2, [sp, #16]
 8005834:	7823      	ldrb	r3, [r4, #0]
 8005836:	2b2e      	cmp	r3, #46	@ 0x2e
 8005838:	d10a      	bne.n	8005850 <_svfiprintf_r+0x130>
 800583a:	7863      	ldrb	r3, [r4, #1]
 800583c:	2b2a      	cmp	r3, #42	@ 0x2a
 800583e:	d132      	bne.n	80058a6 <_svfiprintf_r+0x186>
 8005840:	9b03      	ldr	r3, [sp, #12]
 8005842:	1d1a      	adds	r2, r3, #4
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	9203      	str	r2, [sp, #12]
 8005848:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800584c:	3402      	adds	r4, #2
 800584e:	9305      	str	r3, [sp, #20]
 8005850:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005914 <_svfiprintf_r+0x1f4>
 8005854:	7821      	ldrb	r1, [r4, #0]
 8005856:	2203      	movs	r2, #3
 8005858:	4650      	mov	r0, sl
 800585a:	f7fa fcd1 	bl	8000200 <memchr>
 800585e:	b138      	cbz	r0, 8005870 <_svfiprintf_r+0x150>
 8005860:	9b04      	ldr	r3, [sp, #16]
 8005862:	eba0 000a 	sub.w	r0, r0, sl
 8005866:	2240      	movs	r2, #64	@ 0x40
 8005868:	4082      	lsls	r2, r0
 800586a:	4313      	orrs	r3, r2
 800586c:	3401      	adds	r4, #1
 800586e:	9304      	str	r3, [sp, #16]
 8005870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005874:	4824      	ldr	r0, [pc, #144]	@ (8005908 <_svfiprintf_r+0x1e8>)
 8005876:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800587a:	2206      	movs	r2, #6
 800587c:	f7fa fcc0 	bl	8000200 <memchr>
 8005880:	2800      	cmp	r0, #0
 8005882:	d036      	beq.n	80058f2 <_svfiprintf_r+0x1d2>
 8005884:	4b21      	ldr	r3, [pc, #132]	@ (800590c <_svfiprintf_r+0x1ec>)
 8005886:	bb1b      	cbnz	r3, 80058d0 <_svfiprintf_r+0x1b0>
 8005888:	9b03      	ldr	r3, [sp, #12]
 800588a:	3307      	adds	r3, #7
 800588c:	f023 0307 	bic.w	r3, r3, #7
 8005890:	3308      	adds	r3, #8
 8005892:	9303      	str	r3, [sp, #12]
 8005894:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005896:	4433      	add	r3, r6
 8005898:	9309      	str	r3, [sp, #36]	@ 0x24
 800589a:	e76a      	b.n	8005772 <_svfiprintf_r+0x52>
 800589c:	fb0c 3202 	mla	r2, ip, r2, r3
 80058a0:	460c      	mov	r4, r1
 80058a2:	2001      	movs	r0, #1
 80058a4:	e7a8      	b.n	80057f8 <_svfiprintf_r+0xd8>
 80058a6:	2300      	movs	r3, #0
 80058a8:	3401      	adds	r4, #1
 80058aa:	9305      	str	r3, [sp, #20]
 80058ac:	4619      	mov	r1, r3
 80058ae:	f04f 0c0a 	mov.w	ip, #10
 80058b2:	4620      	mov	r0, r4
 80058b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058b8:	3a30      	subs	r2, #48	@ 0x30
 80058ba:	2a09      	cmp	r2, #9
 80058bc:	d903      	bls.n	80058c6 <_svfiprintf_r+0x1a6>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0c6      	beq.n	8005850 <_svfiprintf_r+0x130>
 80058c2:	9105      	str	r1, [sp, #20]
 80058c4:	e7c4      	b.n	8005850 <_svfiprintf_r+0x130>
 80058c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80058ca:	4604      	mov	r4, r0
 80058cc:	2301      	movs	r3, #1
 80058ce:	e7f0      	b.n	80058b2 <_svfiprintf_r+0x192>
 80058d0:	ab03      	add	r3, sp, #12
 80058d2:	9300      	str	r3, [sp, #0]
 80058d4:	462a      	mov	r2, r5
 80058d6:	4b0e      	ldr	r3, [pc, #56]	@ (8005910 <_svfiprintf_r+0x1f0>)
 80058d8:	a904      	add	r1, sp, #16
 80058da:	4638      	mov	r0, r7
 80058dc:	f3af 8000 	nop.w
 80058e0:	1c42      	adds	r2, r0, #1
 80058e2:	4606      	mov	r6, r0
 80058e4:	d1d6      	bne.n	8005894 <_svfiprintf_r+0x174>
 80058e6:	89ab      	ldrh	r3, [r5, #12]
 80058e8:	065b      	lsls	r3, r3, #25
 80058ea:	f53f af2d 	bmi.w	8005748 <_svfiprintf_r+0x28>
 80058ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80058f0:	e72c      	b.n	800574c <_svfiprintf_r+0x2c>
 80058f2:	ab03      	add	r3, sp, #12
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	462a      	mov	r2, r5
 80058f8:	4b05      	ldr	r3, [pc, #20]	@ (8005910 <_svfiprintf_r+0x1f0>)
 80058fa:	a904      	add	r1, sp, #16
 80058fc:	4638      	mov	r0, r7
 80058fe:	f000 f879 	bl	80059f4 <_printf_i>
 8005902:	e7ed      	b.n	80058e0 <_svfiprintf_r+0x1c0>
 8005904:	08006080 	.word	0x08006080
 8005908:	0800608a 	.word	0x0800608a
 800590c:	00000000 	.word	0x00000000
 8005910:	08005669 	.word	0x08005669
 8005914:	08006086 	.word	0x08006086

08005918 <_printf_common>:
 8005918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800591c:	4616      	mov	r6, r2
 800591e:	4698      	mov	r8, r3
 8005920:	688a      	ldr	r2, [r1, #8]
 8005922:	690b      	ldr	r3, [r1, #16]
 8005924:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005928:	4293      	cmp	r3, r2
 800592a:	bfb8      	it	lt
 800592c:	4613      	movlt	r3, r2
 800592e:	6033      	str	r3, [r6, #0]
 8005930:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005934:	4607      	mov	r7, r0
 8005936:	460c      	mov	r4, r1
 8005938:	b10a      	cbz	r2, 800593e <_printf_common+0x26>
 800593a:	3301      	adds	r3, #1
 800593c:	6033      	str	r3, [r6, #0]
 800593e:	6823      	ldr	r3, [r4, #0]
 8005940:	0699      	lsls	r1, r3, #26
 8005942:	bf42      	ittt	mi
 8005944:	6833      	ldrmi	r3, [r6, #0]
 8005946:	3302      	addmi	r3, #2
 8005948:	6033      	strmi	r3, [r6, #0]
 800594a:	6825      	ldr	r5, [r4, #0]
 800594c:	f015 0506 	ands.w	r5, r5, #6
 8005950:	d106      	bne.n	8005960 <_printf_common+0x48>
 8005952:	f104 0a19 	add.w	sl, r4, #25
 8005956:	68e3      	ldr	r3, [r4, #12]
 8005958:	6832      	ldr	r2, [r6, #0]
 800595a:	1a9b      	subs	r3, r3, r2
 800595c:	42ab      	cmp	r3, r5
 800595e:	dc26      	bgt.n	80059ae <_printf_common+0x96>
 8005960:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005964:	6822      	ldr	r2, [r4, #0]
 8005966:	3b00      	subs	r3, #0
 8005968:	bf18      	it	ne
 800596a:	2301      	movne	r3, #1
 800596c:	0692      	lsls	r2, r2, #26
 800596e:	d42b      	bmi.n	80059c8 <_printf_common+0xb0>
 8005970:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005974:	4641      	mov	r1, r8
 8005976:	4638      	mov	r0, r7
 8005978:	47c8      	blx	r9
 800597a:	3001      	adds	r0, #1
 800597c:	d01e      	beq.n	80059bc <_printf_common+0xa4>
 800597e:	6823      	ldr	r3, [r4, #0]
 8005980:	6922      	ldr	r2, [r4, #16]
 8005982:	f003 0306 	and.w	r3, r3, #6
 8005986:	2b04      	cmp	r3, #4
 8005988:	bf02      	ittt	eq
 800598a:	68e5      	ldreq	r5, [r4, #12]
 800598c:	6833      	ldreq	r3, [r6, #0]
 800598e:	1aed      	subeq	r5, r5, r3
 8005990:	68a3      	ldr	r3, [r4, #8]
 8005992:	bf0c      	ite	eq
 8005994:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005998:	2500      	movne	r5, #0
 800599a:	4293      	cmp	r3, r2
 800599c:	bfc4      	itt	gt
 800599e:	1a9b      	subgt	r3, r3, r2
 80059a0:	18ed      	addgt	r5, r5, r3
 80059a2:	2600      	movs	r6, #0
 80059a4:	341a      	adds	r4, #26
 80059a6:	42b5      	cmp	r5, r6
 80059a8:	d11a      	bne.n	80059e0 <_printf_common+0xc8>
 80059aa:	2000      	movs	r0, #0
 80059ac:	e008      	b.n	80059c0 <_printf_common+0xa8>
 80059ae:	2301      	movs	r3, #1
 80059b0:	4652      	mov	r2, sl
 80059b2:	4641      	mov	r1, r8
 80059b4:	4638      	mov	r0, r7
 80059b6:	47c8      	blx	r9
 80059b8:	3001      	adds	r0, #1
 80059ba:	d103      	bne.n	80059c4 <_printf_common+0xac>
 80059bc:	f04f 30ff 	mov.w	r0, #4294967295
 80059c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059c4:	3501      	adds	r5, #1
 80059c6:	e7c6      	b.n	8005956 <_printf_common+0x3e>
 80059c8:	18e1      	adds	r1, r4, r3
 80059ca:	1c5a      	adds	r2, r3, #1
 80059cc:	2030      	movs	r0, #48	@ 0x30
 80059ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059d2:	4422      	add	r2, r4
 80059d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059dc:	3302      	adds	r3, #2
 80059de:	e7c7      	b.n	8005970 <_printf_common+0x58>
 80059e0:	2301      	movs	r3, #1
 80059e2:	4622      	mov	r2, r4
 80059e4:	4641      	mov	r1, r8
 80059e6:	4638      	mov	r0, r7
 80059e8:	47c8      	blx	r9
 80059ea:	3001      	adds	r0, #1
 80059ec:	d0e6      	beq.n	80059bc <_printf_common+0xa4>
 80059ee:	3601      	adds	r6, #1
 80059f0:	e7d9      	b.n	80059a6 <_printf_common+0x8e>
	...

080059f4 <_printf_i>:
 80059f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059f8:	7e0f      	ldrb	r7, [r1, #24]
 80059fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059fc:	2f78      	cmp	r7, #120	@ 0x78
 80059fe:	4691      	mov	r9, r2
 8005a00:	4680      	mov	r8, r0
 8005a02:	460c      	mov	r4, r1
 8005a04:	469a      	mov	sl, r3
 8005a06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a0a:	d807      	bhi.n	8005a1c <_printf_i+0x28>
 8005a0c:	2f62      	cmp	r7, #98	@ 0x62
 8005a0e:	d80a      	bhi.n	8005a26 <_printf_i+0x32>
 8005a10:	2f00      	cmp	r7, #0
 8005a12:	f000 80d2 	beq.w	8005bba <_printf_i+0x1c6>
 8005a16:	2f58      	cmp	r7, #88	@ 0x58
 8005a18:	f000 80b9 	beq.w	8005b8e <_printf_i+0x19a>
 8005a1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a24:	e03a      	b.n	8005a9c <_printf_i+0xa8>
 8005a26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a2a:	2b15      	cmp	r3, #21
 8005a2c:	d8f6      	bhi.n	8005a1c <_printf_i+0x28>
 8005a2e:	a101      	add	r1, pc, #4	@ (adr r1, 8005a34 <_printf_i+0x40>)
 8005a30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a34:	08005a8d 	.word	0x08005a8d
 8005a38:	08005aa1 	.word	0x08005aa1
 8005a3c:	08005a1d 	.word	0x08005a1d
 8005a40:	08005a1d 	.word	0x08005a1d
 8005a44:	08005a1d 	.word	0x08005a1d
 8005a48:	08005a1d 	.word	0x08005a1d
 8005a4c:	08005aa1 	.word	0x08005aa1
 8005a50:	08005a1d 	.word	0x08005a1d
 8005a54:	08005a1d 	.word	0x08005a1d
 8005a58:	08005a1d 	.word	0x08005a1d
 8005a5c:	08005a1d 	.word	0x08005a1d
 8005a60:	08005ba1 	.word	0x08005ba1
 8005a64:	08005acb 	.word	0x08005acb
 8005a68:	08005b5b 	.word	0x08005b5b
 8005a6c:	08005a1d 	.word	0x08005a1d
 8005a70:	08005a1d 	.word	0x08005a1d
 8005a74:	08005bc3 	.word	0x08005bc3
 8005a78:	08005a1d 	.word	0x08005a1d
 8005a7c:	08005acb 	.word	0x08005acb
 8005a80:	08005a1d 	.word	0x08005a1d
 8005a84:	08005a1d 	.word	0x08005a1d
 8005a88:	08005b63 	.word	0x08005b63
 8005a8c:	6833      	ldr	r3, [r6, #0]
 8005a8e:	1d1a      	adds	r2, r3, #4
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6032      	str	r2, [r6, #0]
 8005a94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e09d      	b.n	8005bdc <_printf_i+0x1e8>
 8005aa0:	6833      	ldr	r3, [r6, #0]
 8005aa2:	6820      	ldr	r0, [r4, #0]
 8005aa4:	1d19      	adds	r1, r3, #4
 8005aa6:	6031      	str	r1, [r6, #0]
 8005aa8:	0606      	lsls	r6, r0, #24
 8005aaa:	d501      	bpl.n	8005ab0 <_printf_i+0xbc>
 8005aac:	681d      	ldr	r5, [r3, #0]
 8005aae:	e003      	b.n	8005ab8 <_printf_i+0xc4>
 8005ab0:	0645      	lsls	r5, r0, #25
 8005ab2:	d5fb      	bpl.n	8005aac <_printf_i+0xb8>
 8005ab4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ab8:	2d00      	cmp	r5, #0
 8005aba:	da03      	bge.n	8005ac4 <_printf_i+0xd0>
 8005abc:	232d      	movs	r3, #45	@ 0x2d
 8005abe:	426d      	negs	r5, r5
 8005ac0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ac4:	4859      	ldr	r0, [pc, #356]	@ (8005c2c <_printf_i+0x238>)
 8005ac6:	230a      	movs	r3, #10
 8005ac8:	e011      	b.n	8005aee <_printf_i+0xfa>
 8005aca:	6821      	ldr	r1, [r4, #0]
 8005acc:	6833      	ldr	r3, [r6, #0]
 8005ace:	0608      	lsls	r0, r1, #24
 8005ad0:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ad4:	d402      	bmi.n	8005adc <_printf_i+0xe8>
 8005ad6:	0649      	lsls	r1, r1, #25
 8005ad8:	bf48      	it	mi
 8005ada:	b2ad      	uxthmi	r5, r5
 8005adc:	2f6f      	cmp	r7, #111	@ 0x6f
 8005ade:	4853      	ldr	r0, [pc, #332]	@ (8005c2c <_printf_i+0x238>)
 8005ae0:	6033      	str	r3, [r6, #0]
 8005ae2:	bf14      	ite	ne
 8005ae4:	230a      	movne	r3, #10
 8005ae6:	2308      	moveq	r3, #8
 8005ae8:	2100      	movs	r1, #0
 8005aea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005aee:	6866      	ldr	r6, [r4, #4]
 8005af0:	60a6      	str	r6, [r4, #8]
 8005af2:	2e00      	cmp	r6, #0
 8005af4:	bfa2      	ittt	ge
 8005af6:	6821      	ldrge	r1, [r4, #0]
 8005af8:	f021 0104 	bicge.w	r1, r1, #4
 8005afc:	6021      	strge	r1, [r4, #0]
 8005afe:	b90d      	cbnz	r5, 8005b04 <_printf_i+0x110>
 8005b00:	2e00      	cmp	r6, #0
 8005b02:	d04b      	beq.n	8005b9c <_printf_i+0x1a8>
 8005b04:	4616      	mov	r6, r2
 8005b06:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b0a:	fb03 5711 	mls	r7, r3, r1, r5
 8005b0e:	5dc7      	ldrb	r7, [r0, r7]
 8005b10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b14:	462f      	mov	r7, r5
 8005b16:	42bb      	cmp	r3, r7
 8005b18:	460d      	mov	r5, r1
 8005b1a:	d9f4      	bls.n	8005b06 <_printf_i+0x112>
 8005b1c:	2b08      	cmp	r3, #8
 8005b1e:	d10b      	bne.n	8005b38 <_printf_i+0x144>
 8005b20:	6823      	ldr	r3, [r4, #0]
 8005b22:	07df      	lsls	r7, r3, #31
 8005b24:	d508      	bpl.n	8005b38 <_printf_i+0x144>
 8005b26:	6923      	ldr	r3, [r4, #16]
 8005b28:	6861      	ldr	r1, [r4, #4]
 8005b2a:	4299      	cmp	r1, r3
 8005b2c:	bfde      	ittt	le
 8005b2e:	2330      	movle	r3, #48	@ 0x30
 8005b30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b38:	1b92      	subs	r2, r2, r6
 8005b3a:	6122      	str	r2, [r4, #16]
 8005b3c:	f8cd a000 	str.w	sl, [sp]
 8005b40:	464b      	mov	r3, r9
 8005b42:	aa03      	add	r2, sp, #12
 8005b44:	4621      	mov	r1, r4
 8005b46:	4640      	mov	r0, r8
 8005b48:	f7ff fee6 	bl	8005918 <_printf_common>
 8005b4c:	3001      	adds	r0, #1
 8005b4e:	d14a      	bne.n	8005be6 <_printf_i+0x1f2>
 8005b50:	f04f 30ff 	mov.w	r0, #4294967295
 8005b54:	b004      	add	sp, #16
 8005b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b5a:	6823      	ldr	r3, [r4, #0]
 8005b5c:	f043 0320 	orr.w	r3, r3, #32
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	4833      	ldr	r0, [pc, #204]	@ (8005c30 <_printf_i+0x23c>)
 8005b64:	2778      	movs	r7, #120	@ 0x78
 8005b66:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	6831      	ldr	r1, [r6, #0]
 8005b6e:	061f      	lsls	r7, r3, #24
 8005b70:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b74:	d402      	bmi.n	8005b7c <_printf_i+0x188>
 8005b76:	065f      	lsls	r7, r3, #25
 8005b78:	bf48      	it	mi
 8005b7a:	b2ad      	uxthmi	r5, r5
 8005b7c:	6031      	str	r1, [r6, #0]
 8005b7e:	07d9      	lsls	r1, r3, #31
 8005b80:	bf44      	itt	mi
 8005b82:	f043 0320 	orrmi.w	r3, r3, #32
 8005b86:	6023      	strmi	r3, [r4, #0]
 8005b88:	b11d      	cbz	r5, 8005b92 <_printf_i+0x19e>
 8005b8a:	2310      	movs	r3, #16
 8005b8c:	e7ac      	b.n	8005ae8 <_printf_i+0xf4>
 8005b8e:	4827      	ldr	r0, [pc, #156]	@ (8005c2c <_printf_i+0x238>)
 8005b90:	e7e9      	b.n	8005b66 <_printf_i+0x172>
 8005b92:	6823      	ldr	r3, [r4, #0]
 8005b94:	f023 0320 	bic.w	r3, r3, #32
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	e7f6      	b.n	8005b8a <_printf_i+0x196>
 8005b9c:	4616      	mov	r6, r2
 8005b9e:	e7bd      	b.n	8005b1c <_printf_i+0x128>
 8005ba0:	6833      	ldr	r3, [r6, #0]
 8005ba2:	6825      	ldr	r5, [r4, #0]
 8005ba4:	6961      	ldr	r1, [r4, #20]
 8005ba6:	1d18      	adds	r0, r3, #4
 8005ba8:	6030      	str	r0, [r6, #0]
 8005baa:	062e      	lsls	r6, r5, #24
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	d501      	bpl.n	8005bb4 <_printf_i+0x1c0>
 8005bb0:	6019      	str	r1, [r3, #0]
 8005bb2:	e002      	b.n	8005bba <_printf_i+0x1c6>
 8005bb4:	0668      	lsls	r0, r5, #25
 8005bb6:	d5fb      	bpl.n	8005bb0 <_printf_i+0x1bc>
 8005bb8:	8019      	strh	r1, [r3, #0]
 8005bba:	2300      	movs	r3, #0
 8005bbc:	6123      	str	r3, [r4, #16]
 8005bbe:	4616      	mov	r6, r2
 8005bc0:	e7bc      	b.n	8005b3c <_printf_i+0x148>
 8005bc2:	6833      	ldr	r3, [r6, #0]
 8005bc4:	1d1a      	adds	r2, r3, #4
 8005bc6:	6032      	str	r2, [r6, #0]
 8005bc8:	681e      	ldr	r6, [r3, #0]
 8005bca:	6862      	ldr	r2, [r4, #4]
 8005bcc:	2100      	movs	r1, #0
 8005bce:	4630      	mov	r0, r6
 8005bd0:	f7fa fb16 	bl	8000200 <memchr>
 8005bd4:	b108      	cbz	r0, 8005bda <_printf_i+0x1e6>
 8005bd6:	1b80      	subs	r0, r0, r6
 8005bd8:	6060      	str	r0, [r4, #4]
 8005bda:	6863      	ldr	r3, [r4, #4]
 8005bdc:	6123      	str	r3, [r4, #16]
 8005bde:	2300      	movs	r3, #0
 8005be0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005be4:	e7aa      	b.n	8005b3c <_printf_i+0x148>
 8005be6:	6923      	ldr	r3, [r4, #16]
 8005be8:	4632      	mov	r2, r6
 8005bea:	4649      	mov	r1, r9
 8005bec:	4640      	mov	r0, r8
 8005bee:	47d0      	blx	sl
 8005bf0:	3001      	adds	r0, #1
 8005bf2:	d0ad      	beq.n	8005b50 <_printf_i+0x15c>
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	079b      	lsls	r3, r3, #30
 8005bf8:	d413      	bmi.n	8005c22 <_printf_i+0x22e>
 8005bfa:	68e0      	ldr	r0, [r4, #12]
 8005bfc:	9b03      	ldr	r3, [sp, #12]
 8005bfe:	4298      	cmp	r0, r3
 8005c00:	bfb8      	it	lt
 8005c02:	4618      	movlt	r0, r3
 8005c04:	e7a6      	b.n	8005b54 <_printf_i+0x160>
 8005c06:	2301      	movs	r3, #1
 8005c08:	4632      	mov	r2, r6
 8005c0a:	4649      	mov	r1, r9
 8005c0c:	4640      	mov	r0, r8
 8005c0e:	47d0      	blx	sl
 8005c10:	3001      	adds	r0, #1
 8005c12:	d09d      	beq.n	8005b50 <_printf_i+0x15c>
 8005c14:	3501      	adds	r5, #1
 8005c16:	68e3      	ldr	r3, [r4, #12]
 8005c18:	9903      	ldr	r1, [sp, #12]
 8005c1a:	1a5b      	subs	r3, r3, r1
 8005c1c:	42ab      	cmp	r3, r5
 8005c1e:	dcf2      	bgt.n	8005c06 <_printf_i+0x212>
 8005c20:	e7eb      	b.n	8005bfa <_printf_i+0x206>
 8005c22:	2500      	movs	r5, #0
 8005c24:	f104 0619 	add.w	r6, r4, #25
 8005c28:	e7f5      	b.n	8005c16 <_printf_i+0x222>
 8005c2a:	bf00      	nop
 8005c2c:	08006091 	.word	0x08006091
 8005c30:	080060a2 	.word	0x080060a2

08005c34 <memmove>:
 8005c34:	4288      	cmp	r0, r1
 8005c36:	b510      	push	{r4, lr}
 8005c38:	eb01 0402 	add.w	r4, r1, r2
 8005c3c:	d902      	bls.n	8005c44 <memmove+0x10>
 8005c3e:	4284      	cmp	r4, r0
 8005c40:	4623      	mov	r3, r4
 8005c42:	d807      	bhi.n	8005c54 <memmove+0x20>
 8005c44:	1e43      	subs	r3, r0, #1
 8005c46:	42a1      	cmp	r1, r4
 8005c48:	d008      	beq.n	8005c5c <memmove+0x28>
 8005c4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c52:	e7f8      	b.n	8005c46 <memmove+0x12>
 8005c54:	4402      	add	r2, r0
 8005c56:	4601      	mov	r1, r0
 8005c58:	428a      	cmp	r2, r1
 8005c5a:	d100      	bne.n	8005c5e <memmove+0x2a>
 8005c5c:	bd10      	pop	{r4, pc}
 8005c5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c66:	e7f7      	b.n	8005c58 <memmove+0x24>

08005c68 <_realloc_r>:
 8005c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c6c:	4680      	mov	r8, r0
 8005c6e:	4615      	mov	r5, r2
 8005c70:	460c      	mov	r4, r1
 8005c72:	b921      	cbnz	r1, 8005c7e <_realloc_r+0x16>
 8005c74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c78:	4611      	mov	r1, r2
 8005c7a:	f7ff bb93 	b.w	80053a4 <_malloc_r>
 8005c7e:	b92a      	cbnz	r2, 8005c8c <_realloc_r+0x24>
 8005c80:	f7ff fca8 	bl	80055d4 <_free_r>
 8005c84:	2400      	movs	r4, #0
 8005c86:	4620      	mov	r0, r4
 8005c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c8c:	f000 f81a 	bl	8005cc4 <_malloc_usable_size_r>
 8005c90:	4285      	cmp	r5, r0
 8005c92:	4606      	mov	r6, r0
 8005c94:	d802      	bhi.n	8005c9c <_realloc_r+0x34>
 8005c96:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c9a:	d8f4      	bhi.n	8005c86 <_realloc_r+0x1e>
 8005c9c:	4629      	mov	r1, r5
 8005c9e:	4640      	mov	r0, r8
 8005ca0:	f7ff fb80 	bl	80053a4 <_malloc_r>
 8005ca4:	4607      	mov	r7, r0
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	d0ec      	beq.n	8005c84 <_realloc_r+0x1c>
 8005caa:	42b5      	cmp	r5, r6
 8005cac:	462a      	mov	r2, r5
 8005cae:	4621      	mov	r1, r4
 8005cb0:	bf28      	it	cs
 8005cb2:	4632      	movcs	r2, r6
 8005cb4:	f7ff fc80 	bl	80055b8 <memcpy>
 8005cb8:	4621      	mov	r1, r4
 8005cba:	4640      	mov	r0, r8
 8005cbc:	f7ff fc8a 	bl	80055d4 <_free_r>
 8005cc0:	463c      	mov	r4, r7
 8005cc2:	e7e0      	b.n	8005c86 <_realloc_r+0x1e>

08005cc4 <_malloc_usable_size_r>:
 8005cc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cc8:	1f18      	subs	r0, r3, #4
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	bfbc      	itt	lt
 8005cce:	580b      	ldrlt	r3, [r1, r0]
 8005cd0:	18c0      	addlt	r0, r0, r3
 8005cd2:	4770      	bx	lr

08005cd4 <_init>:
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	bf00      	nop
 8005cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cda:	bc08      	pop	{r3}
 8005cdc:	469e      	mov	lr, r3
 8005cde:	4770      	bx	lr

08005ce0 <_fini>:
 8005ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ce2:	bf00      	nop
 8005ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ce6:	bc08      	pop	{r3}
 8005ce8:	469e      	mov	lr, r3
 8005cea:	4770      	bx	lr
