Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Oct 07 08:34:16 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 37 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 73 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 204 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 104 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 27 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 41 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 48 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 57 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 64 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 73 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 80 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 104 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 116 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 150 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 164 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 178 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 192 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 211 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 41 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 80 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 104 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 127 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 217.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ee46a3c) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: VGA_BLUE<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: VGA_BLUE<0>   IOSTANDARD = LVCMOS25
   	 Comp: VGA_BLUE<1>   IOSTANDARD = LVCMOS33
   	 Comp: VGA_BLUE<2>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 27 IOs, 26 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ee46a3c) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:638eb69c) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:c693a772) REAL time: 24 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:c693a772) REAL time: 24 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:c693a772) REAL time: 24 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:5bd9ec8a) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:c69c21bf) REAL time: 25 secs 

Phase 9.8  Global Placement
......................
....................................................................................................
.................................................................................................................................
................................................................................................................................................................................................
................................................................................................................................................................
Phase 9.8  Global Placement (Checksum:129650a3) REAL time: 1 mins 8 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:129650a3) REAL time: 1 mins 8 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:f9d4e710) REAL time: 1 mins 17 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:f9d4e710) REAL time: 1 mins 17 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:922c564d) REAL time: 1 mins 17 secs 

Total REAL time to Placer completion: 1 mins 17 secs 
Total CPU  time to Placer completion: 1 mins 16 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 3,979 out of  18,224   21
    Number used as Flip Flops:               3,975
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,680 out of   9,112   62
    Number used as logic:                    4,767 out of   9,112   52
      Number using O6 output only:           3,422
      Number using O5 output only:             181
      Number using O5 and O6:                1,164
      Number used as ROM:                        0
    Number used as Memory:                     846 out of   2,176   38
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           782
        Number using O6 output only:           713
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     67
      Number with same-slice register load:     49
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,890 out of   2,278   82
  Nummber of MUXCYs used:                    1,224 out of   4,556   26
  Number of LUT Flip Flop pairs used:        5,987
    Number with an unused Flip Flop:         2,384 out of   5,987   39
    Number with an unused LUT:                 307 out of   5,987    5
    Number of fully used LUT-FF pairs:       3,296 out of   5,987   55
    Number of unique control sets:             160
    Number of slice register sites lost
      to control set restrictions:             671 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        27 out of     232   11
    Number of LOCed IOBs:                       26 out of      27   96
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        24 out of      32   75
  Number of RAMB8BWERs:                         16 out of      64   25
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.83

Peak Memory Usage:  543 MB
Total REAL time to MAP completion:  1 mins 22 secs 
Total CPU time to MAP completion:   1 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,979 out of  18,224   21
    Number used as Flip Flops:               3,975
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,680 out of   9,112   62
    Number used as logic:                    4,767 out of   9,112   52
      Number using O6 output only:           3,422
      Number using O5 output only:             181
      Number using O5 and O6:                1,164
      Number used as ROM:                        0
    Number used as Memory:                     846 out of   2,176   38
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           782
        Number using O6 output only:           713
        Number using O5 output only:             1
        Number using O5 and O6:                 68
    Number used exclusively as route-thrus:     67
      Number with same-slice register load:     49
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,890 out of   2,278   82
  Nummber of MUXCYs used:                    1,224 out of   4,556   26
  Number of LUT Flip Flop pairs used:        5,987
    Number with an unused Flip Flop:         2,384 out of   5,987   39
    Number with an unused LUT:                 307 out of   5,987    5
    Number of fully used LUT-FF pairs:       3,296 out of   5,987   55
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        27 out of     232   11
    Number of LOCed IOBs:                       26 out of      27   96
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        24 out of      32   75
  Number of RAMB8BWERs:                         16 out of      64   25
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 36617 unrouted;      REAL time: 10 secs 

Phase  2  : 26093 unrouted;      REAL time: 11 secs 

Phase  3  : 10630 unrouted;      REAL time: 26 secs 

Phase  4  : 10630 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 
Total REAL time to Router completion: 41 secs 
Total CPU time to Router completion: 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk | BUFGMUX_X3Y13| No   | 1328 |  0.544     |  1.391      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk |  BUFGMUX_X2Y3| No   |   61 |  0.050     |  0.902      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  4.303     |  5.914      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.354ns|     9.646ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.211ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.188ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.546ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.739ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.148ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.646ns|            0|            0|            0|       623543|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.646ns|          N/A|            0|            0|       623543|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  487 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 623556 paths, 0 nets, and 26287 connections

Design statistics:
   Minimum period:   9.646ns (Maximum frequency: 103.670MHz)


Analysis completed Tue Oct 07 08:41:25 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 08:41:31 2014

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 08:41:51 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
Assigned Driver generic 1.00.a for instance axi_epc_0
axi_epc_0 has been added to the project
ERROR:EDK:3900 - issued from TCL procedure "check_rdy_tout" line 60
axi_epc_0 (axi_epc) - 
Invalid axi_epc_0 parameter:
C_PRH0_RDY_WIDTH must be greater than C_PRH0_RDY_TOUT  at least by one clock period. The C_PRH0_RDY_WIDTH is either set to 0 or less than/equal to C_PRH0_RDY_TOUT or it is not specified in the MHS file
 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_TOUT - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_WIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_epc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x43e00000-0x43e0ffff) axi_epc_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
ERROR:EDK:3900 - issued from TCL procedure "check_rdy_tout" line 60
axi_epc_0 (axi_epc) - 
Invalid axi_epc_0 parameter:
C_PRH0_RDY_WIDTH must be greater than C_PRH0_RDY_TOUT  at least by one clock period. The C_PRH0_RDY_WIDTH is either set to 0 or less than/equal to C_PRH0_RDY_TOUT or it is not specified in the MHS file
 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_TOUT - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_WIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_rdy_tout" line 60
axi_epc_0 (axi_epc) - 
Invalid axi_epc_0 parameter:
C_PRH0_RDY_WIDTH must be greater than C_PRH0_RDY_TOUT  at least by one clock period. The C_PRH0_RDY_WIDTH is either set to 0 or less than/equal to C_PRH0_RDY_TOUT or it is not specified in the MHS file
 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_TOUT - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_WIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:3900 - issued from TCL procedure "check_rdy_tout" line 60
axi_epc_0 (axi_epc) - 
Invalid axi_epc_0 parameter:
C_PRH0_RDY_WIDTH must be greater than C_PRH0_RDY_TOUT  at least by one clock period. The C_PRH0_RDY_WIDTH is either set to 0 or less than/equal to C_PRH0_RDY_TOUT or it is not specified in the MHS file
 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_TOUT - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_epc, INSTANCE: axi_epc_0, PARAMETER: C_PRH0_RDY_WIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
INFO:EDK - Use Push_Buttons_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_epc_0
axi_epc_0 has been deleted from the project
Assigned Driver gpio 3.00.a for instance axi_gpio_0
axi_gpio_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK - Use Push_Buttons_4Bits as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_gpio_0
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   JA

********************************************************************************
At Local date and time: Tue Oct 07 10:39:24 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 165 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 193 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 221 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 128 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 40.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:743ac2b8) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: VGA_BLUE<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: VGA_BLUE<0>   IOSTANDARD = LVCMOS25
   	 Comp: VGA_BLUE<1>   IOSTANDARD = LVCMOS33
   	 Comp: VGA_BLUE<2>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 35 IOs, 34 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:743ac2b8) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:486f268) REAL time: 18 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:966b03c0) REAL time: 24 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:966b03c0) REAL time: 24 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:966b03c0) REAL time: 24 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:ebd827c8) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9674f78f) REAL time: 24 secs 

Phase 9.8  Global Placement
......................
..............................................................................................
...............................................................................................................................................
.......................................................................................................................................................
................................................................................................................................................
Phase 9.8  Global Placement (Checksum:892b0a42) REAL time: 1 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:892b0a42) REAL time: 1 mins 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9411930d) REAL time: 1 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9411930d) REAL time: 1 mins 21 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b799cd4a) REAL time: 1 mins 22 secs 

Total REAL time to Placer completion: 1 mins 22 secs 
Total CPU  time to Placer completion: 1 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 4,046 out of  18,224   22
    Number used as Flip Flops:               4,042
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,756 out of   9,112   63
    Number used as logic:                    4,853 out of   9,112   53
      Number using O6 output only:           3,504
      Number using O5 output only:             181
      Number using O5 and O6:                1,168
      Number used as ROM:                        0
    Number used as Memory:                     850 out of   2,176   39
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           786
        Number using O6 output only:           713
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     35
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,901 out of   2,278   83
  Nummber of MUXCYs used:                    1,228 out of   4,556   26
  Number of LUT Flip Flop pairs used:        6,079
    Number with an unused Flip Flop:         2,414 out of   6,079   39
    Number with an unused LUT:                 323 out of   6,079    5
    Number of fully used LUT-FF pairs:       3,342 out of   6,079   54
    Number of unique control sets:             165
    Number of slice register sites lost
      to control set restrictions:             684 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        35 out of     232   15
    Number of LOCed IOBs:                       34 out of      35   97
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        24 out of      32   75
  Number of RAMB8BWERs:                         16 out of      64   25
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  545 MB
Total REAL time to MAP completion:  1 mins 26 secs 
Total CPU time to MAP completion:   1 mins 26 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,046 out of  18,224   22
    Number used as Flip Flops:               4,042
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,756 out of   9,112   63
    Number used as logic:                    4,853 out of   9,112   53
      Number using O6 output only:           3,504
      Number using O5 output only:             181
      Number using O5 and O6:                1,168
      Number used as ROM:                        0
    Number used as Memory:                     850 out of   2,176   39
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           786
        Number using O6 output only:           713
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     35
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,901 out of   2,278   83
  Nummber of MUXCYs used:                    1,228 out of   4,556   26
  Number of LUT Flip Flop pairs used:        6,079
    Number with an unused Flip Flop:         2,414 out of   6,079   39
    Number with an unused LUT:                 323 out of   6,079    5
    Number of fully used LUT-FF pairs:       3,342 out of   6,079   54
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        35 out of     232   15
    Number of LOCed IOBs:                       34 out of      35   97
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        24 out of      32   75
  Number of RAMB8BWERs:                         16 out of      64   25
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 37177 unrouted;      REAL time: 10 secs 

Phase  2  : 26564 unrouted;      REAL time: 11 secs 

Phase  3  : 10880 unrouted;      REAL time: 28 secs 

Phase  4  : 10880 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 
Total REAL time to Router completion: 43 secs 
Total CPU time to Router completion: 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk | BUFGMUX_X3Y13| No   | 1373 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk |  BUFGMUX_X2Y3| No   |   60 |  0.058     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  2.129     |  3.396      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.717ns|     9.283ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.219ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.175ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.565ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.412ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.937ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.283ns|            0|            0|            0|       625559|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.283ns|          N/A|            0|            0|       625559|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 45 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  486 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 625572 paths, 0 nets, and 26791 connections

Design statistics:
   Minimum period:   9.283ns (Maximum frequency: 107.724MHz)


Analysis completed Tue Oct 07 10:44:01 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 10:44:07 2014

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 10:44:28 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Oct 07 13:20:32 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 165 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 193 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 212 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 221 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 230 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 21.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   44 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 16 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:743ac2b8) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: VGA_BLUE<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: VGA_BLUE<0>   IOSTANDARD = LVCMOS25
   	 Comp: VGA_BLUE<1>   IOSTANDARD = LVCMOS33
   	 Comp: VGA_BLUE<2>   IOSTANDARD = LVCMOS33


INFO:Place:834 - Only a subset of IOs are locked. Out of 35 IOs, 34 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:743ac2b8) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:486f268) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:966b03c0) REAL time: 25 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:966b03c0) REAL time: 25 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:966b03c0) REAL time: 25 secs 

Phase 7.3  Local Placement Optimization
....
Phase 7.3  Local Placement Optimization (Checksum:ebd827c8) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9674f78f) REAL time: 25 secs 

Phase 9.8  Global Placement
......................
..............................................................................................
...............................................................................................................................................
.......................................................................................................................................................
................................................................................................................................................
Phase 9.8  Global Placement (Checksum:892b0a42) REAL time: 1 mins 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:892b0a42) REAL time: 1 mins 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9411930d) REAL time: 1 mins 19 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9411930d) REAL time: 1 mins 20 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b799cd4a) REAL time: 1 mins 20 secs 

Total REAL time to Placer completion: 1 mins 20 secs 
Total CPU  time to Placer completion: 1 mins 18 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    5
Slice Logic Utilization:
  Number of Slice Registers:                 4,046 out of  18,224   22
    Number used as Flip Flops:               4,042
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,756 out of   9,112   63
    Number used as logic:                    4,853 out of   9,112   53
      Number using O6 output only:           3,504
      Number using O5 output only:             181
      Number using O5 and O6:                1,168
      Number used as ROM:                        0
    Number used as Memory:                     850 out of   2,176   39
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           786
        Number using O6 output only:           713
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     35
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,901 out of   2,278   83
  Nummber of MUXCYs used:                    1,228 out of   4,556   26
  Number of LUT Flip Flop pairs used:        6,079
    Number with an unused Flip Flop:         2,414 out of   6,079   39
    Number with an unused LUT:                 323 out of   6,079    5
    Number of fully used LUT-FF pairs:       3,342 out of   6,079   54
    Number of unique control sets:             165
    Number of slice register sites lost
      to control set restrictions:             684 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        35 out of     232   15
    Number of LOCed IOBs:                       34 out of      35   97
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        24 out of      32   75
  Number of RAMB8BWERs:                         16 out of      64   25
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  545 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,046 out of  18,224   22
    Number used as Flip Flops:               4,042
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,756 out of   9,112   63
    Number used as logic:                    4,853 out of   9,112   53
      Number using O6 output only:           3,504
      Number using O5 output only:             181
      Number using O5 and O6:                1,168
      Number used as ROM:                        0
    Number used as Memory:                     850 out of   2,176   39
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           786
        Number using O6 output only:           713
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     53
      Number with same-slice register load:     35
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,901 out of   2,278   83
  Nummber of MUXCYs used:                    1,228 out of   4,556   26
  Number of LUT Flip Flop pairs used:        6,079
    Number with an unused Flip Flop:         2,414 out of   6,079   39
    Number with an unused LUT:                 323 out of   6,079    5
    Number of fully used LUT-FF pairs:       3,342 out of   6,079   54
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        35 out of     232   15
    Number of LOCed IOBs:                       34 out of      35   97
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        24 out of      32   75
  Number of RAMB8BWERs:                         16 out of      64   25
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 37177 unrouted;      REAL time: 10 secs 

Phase  2  : 26564 unrouted;      REAL time: 11 secs 

Phase  3  : 10880 unrouted;      REAL time: 26 secs 

Phase  4  : 10880 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 
Total REAL time to Router completion: 41 secs 
Total CPU time to Router completion: 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk | BUFGMUX_X3Y13| No   | 1373 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk |  BUFGMUX_X2Y3| No   |   60 |  0.058     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  2.129     |  3.396      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.717ns|     9.283ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.219ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.175ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.565ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.412ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.937ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.283ns|            0|            0|            0|       625559|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.283ns|          N/A|            0|            0|       625559|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  486 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 625572 paths, 0 nets, and 26791 connections

Design statistics:
   Minimum period:   9.283ns (Maximum frequency: 107.724MHz)


Analysis completed Tue Oct 07 13:24:48 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 13:24:54 2014

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 13:25:15 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 14:48:52 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Oct 07 14:48:57 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Oct 07 14:49:37 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 136 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 151 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 165 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_controller.vhd" Line 39: Cannot find <vga_counter> in library <axi_lite_slave_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/axi_lite_slave_v1_00_a/hdl/vhdl/line_controller.vhd" Line 25: Unit <behavioral> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis\system_axi_lite_slave_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 128 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui

********************************************************************************
At Local date and time: Tue Oct 07 14:55:02 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 165 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:410 - "C:\temp\EDA385\env\base_system\Astroid_EDK\hdl\system_axi_lite_slave_0_wrapper.vhd" Line 77: Expression has 3 elements ; expected 2
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis\system_axi_lite_slave_0_
   wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_axi_lite_slave_0_wrapper.ngc] Fel 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui

********************************************************************************
At Local date and time: Tue Oct 07 14:55:51 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 165 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: axi_lite_slave_0, PORT: VGA_BLUE, CONNECTOR:
   axi_lite_slave_0_VGA_BLUE - 3 bit-width connector assigned to 2 bit-width
   port - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 179 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_axi_lite_slave_0_wrapper.ngc] Fel 2
Done!

********************************************************************************
At Local date and time: Tue Oct 07 14:57:07 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 128 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 136 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 165 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 205 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 179 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 212 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 221 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
230 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 80.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  45 sec
Total CPU time to NGDBUILD completion:   45 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ea2584b) REAL time: 17 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ea2584b) REAL time: 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6ae5ea3) REAL time: 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:5020065c) REAL time: 22 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5020065c) REAL time: 22 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:5020065c) REAL time: 22 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:5020065c) REAL time: 22 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:5020065c) REAL time: 22 secs 

Phase 9.8  Global Placement
...................
..........................................................................................................................................
............................................................................................................................................................................................
......................................................................................................................................................................
.....................................................................
Phase 9.8  Global Placement (Checksum:684aed2a) REAL time: 1 mins 3 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:684aed2a) REAL time: 1 mins 3 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:483b7a5) REAL time: 1 mins 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:483b7a5) REAL time: 1 mins 12 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2c505440) REAL time: 1 mins 12 secs 

Total REAL time to Placer completion: 1 mins 12 secs 
Total CPU  time to Placer completion: 1 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                 3,438 out of  18,224   18
    Number used as Flip Flops:               3,434
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,263 out of   9,112   57
    Number used as logic:                    4,431 out of   9,112   48
      Number using O6 output only:           2,822
      Number using O5 output only:             369
      Number using O5 and O6:                1,240
      Number used as ROM:                        0
    Number used as Memory:                     768 out of   2,176   35
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     30
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,800 out of   2,278   79
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        5,592
    Number with an unused Flip Flop:         2,618 out of   5,592   46
    Number with an unused LUT:                 329 out of   5,592    5
    Number of fully used LUT-FF pairs:       2,645 out of   5,592   47
    Number of unique control sets:             176
    Number of slice register sites lost
      to control set restrictions:             726 out of  18,224    3

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.67

Peak Memory Usage:  532 MB
Total REAL time to MAP completion:  1 mins 16 secs 
Total CPU time to MAP completion:   1 mins 16 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,438 out of  18,224   18
    Number used as Flip Flops:               3,434
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,263 out of   9,112   57
    Number used as logic:                    4,431 out of   9,112   48
      Number using O6 output only:           2,822
      Number using O5 output only:             369
      Number using O5 and O6:                1,240
      Number used as ROM:                        0
    Number used as Memory:                     768 out of   2,176   35
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     64
      Number with same-slice register load:     30
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,800 out of   2,278   79
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        5,592
    Number with an unused Flip Flop:         2,618 out of   5,592   46
    Number with an unused LUT:                 329 out of   5,592    5
    Number of fully used LUT-FF pairs:       2,645 out of   5,592   47
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0
  Number of ILOGIC2/ISERDES2s:                   1 out of     248    1
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34798 unrouted;      REAL time: 9 secs 

Phase  2  : 25036 unrouted;      REAL time: 10 secs 

Phase  3  : 11131 unrouted;      REAL time: 21 secs 

Phase  4  : 11131 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 36 secs 
Total REAL time to Router completion: 36 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk | BUFGMUX_X3Y13| No   | 1199 |  0.544     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk |  BUFGMUX_X2Y3| No   |   64 |  0.052     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  4.012     |  5.648      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.472ns|     9.528ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.254ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.438ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     4.596ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.688ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.895ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      9.528ns|            0|            0|            0|       420883|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.528ns|          N/A|            0|            0|       420883|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 38 secs 
Total CPU time to PAR completion: 37 secs 

Peak Memory Usage:  478 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 420896 paths, 0 nets, and 24942 connections

Design statistics:
   Minimum period:   9.528ns (Maximum frequency: 104.954MHz)


Analysis completed Tue Oct 07 15:02:01 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 15:02:07 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 15:02:25 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to spartan6 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 2 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 2 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data\lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x8000 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: proc_sys_reset_0_Peripheral_Reset - floating connection - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40008000 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x40008000 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\data\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is overriding PARAMETER C_MASK value to 0x40008000 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is overriding PARAMETER C_MASK value to 0x40008000 - C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3_10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue Oct 07 17:17:26 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Oct 07 17:17:47 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Oct 07 17:19:12 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 212 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ERROR:EDK:3900 - issued from TCL procedure "syslevel_update" line 48
   clock_generator_0 (clock_generator) - Clock generator failed to generate a
   clock circuit for the design clock_generator_0. For error analysis and hints
   to successfully generate the clock circuit, please refer to the file
   clock_generator_0.log in the project directory,
   C:/temp/EDA385/env/base_system/Astroid_EDK/clock_generator_0.log

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!

********************************************************************************
At Local date and time: Tue Oct 07 17:21:32 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ERROR:EDK:3900 - issued from TCL procedure "syslevel_update" line 48
   clock_generator_0 (clock_generator) - Clock generator failed to generate a
   clock circuit for the design clock_generator_0. For error analysis and hints
   to successfully generate the clock circuit, please refer to the file
   clock_generator_0.log in the project directory,
   C:/temp/EDA385/env/base_system/Astroid_EDK/clock_generator_0.log

ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!

********************************************************************************
At Local date and time: Tue Oct 07 17:25:21 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 320.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.823529412 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7e5f9539) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7e5f9539) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:12da2259) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:13670d19) REAL time: 29 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:13670d19) REAL time: 29 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:13670d19) REAL time: 29 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:13670d19) REAL time: 29 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:13670d19) REAL time: 29 secs 

Phase 9.8  Global Placement
......................
..............................................................................
...........................................................................................................................
................................................................................................................
......................................................................................
Phase 9.8  Global Placement (Checksum:7eceba2b) REAL time: 1 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:7eceba2b) REAL time: 1 mins 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:188a8114) REAL time: 1 mins 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:188a8114) REAL time: 1 mins 27 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:587af735) REAL time: 1 mins 28 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 24 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,708 out of   9,112   62
    Number used as logic:                    4,793 out of   9,112   52
      Number using O6 output only:           3,077
      Number using O5 output only:             370
      Number using O5 and O6:                1,346
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     93
      Number with same-slice register load:     59
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,990 out of   2,278   87
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,187
    Number with an unused Flip Flop:         2,577 out of   6,187   41
    Number with an unused LUT:                 479 out of   6,187    7
    Number of fully used LUT-FF pairs:       3,131 out of   6,187   50
    Number of unique control sets:             228
    Number of slice register sites lost
      to control set restrictions:             922 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.63

Peak Memory Usage:  555 MB
Total REAL time to MAP completion:  1 mins 33 secs 
Total CPU time to MAP completion:   1 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,708 out of   9,112   62
    Number used as logic:                    4,793 out of   9,112   52
      Number using O6 output only:           3,077
      Number using O5 output only:             370
      Number using O5 and O6:                1,346
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     93
      Number with same-slice register load:     59
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,990 out of   2,278   87
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,187
    Number with an unused Flip Flop:         2,577 out of   6,187   41
    Number with an unused LUT:                 479 out of   6,187    7
    Number of fully used LUT-FF pairs:       3,131 out of   6,187   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 38011 unrouted;      REAL time: 11 secs 

Phase  2  : 27683 unrouted;      REAL time: 13 secs 

Phase  3  : 11129 unrouted;      REAL time: 22 secs 

Phase  4  : 11177 unrouted; (Setup:829, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1532, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  6  : 0 unrouted; (Setup:1185, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:1141, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Phase  8  : 0 unrouted; (Setup:1141, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Phase  9  : 0 unrouted; (Setup:1141, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Phase 10  : 0 unrouted; (Setup:967, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 
Total REAL time to Router completion: 1 mins 19 secs 
Total CPU time to Router completion: 1 mins 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  845 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  663 |  0.061     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.056     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  1.605     |  2.510      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.777     |  6.093      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 967 (Setup: 967, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.382ns|     5.865ns|       6|         967
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.82352 |             |            |            |        |            
  941 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.128ns|     9.872ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.313ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     5.325ns|     4.675ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.660ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.292ns|     2.708ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.762ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.509ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     4.314ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.131ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.832ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|     10.695ns|            0|            6|            3|       426288|
| TS_clock_generator_0_clock_gen|      5.484ns|      5.865ns|          N/A|            6|            0|       175360|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.872ns|          N/A|            0|            0|       250928|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 23 secs 
Total CPU time to PAR completion: 1 mins 23 secs 

Peak Memory Usage:  517 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 6 errors found.

Number of error messages: 0
Number of warning messages: 23
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 6  Score: 967 (Setup/Max: 967, Hold: 0)

Constraints cover 426387 paths, 0 nets, and 27660 connections

Design statistics:
   Minimum period:   9.872ns (Maximum frequency: 101.297MHz)
   Maximum path delay from/to any node:   2.708ns


Analysis completed Tue Oct 07 17:35:36 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS1set enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Fel 1
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Oct 07 17:49:26 2014
 make -f system.make bits started...
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS1set enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Fel 1
Done!

********************************************************************************
At Local date and time: Tue Oct 07 17:49:40 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Oct 07 17:57:39 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 319.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.823529412 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7e5f9539) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7e5f9539) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:12da2259) REAL time: 22 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:13670d19) REAL time: 27 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:13670d19) REAL time: 27 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:13670d19) REAL time: 27 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:13670d19) REAL time: 28 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:13670d19) REAL time: 28 secs 

Phase 9.8  Global Placement
......................
..............................................................................
...........................................................................................................................
................................................................................................................
......................................................................................
Phase 9.8  Global Placement (Checksum:7eceba2b) REAL time: 1 mins 12 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:7eceba2b) REAL time: 1 mins 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:188a8114) REAL time: 1 mins 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:188a8114) REAL time: 1 mins 27 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:587af735) REAL time: 1 mins 27 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 24 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,708 out of   9,112   62
    Number used as logic:                    4,793 out of   9,112   52
      Number using O6 output only:           3,077
      Number using O5 output only:             370
      Number using O5 and O6:                1,346
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     93
      Number with same-slice register load:     59
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,990 out of   2,278   87
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,187
    Number with an unused Flip Flop:         2,577 out of   6,187   41
    Number with an unused LUT:                 479 out of   6,187    7
    Number of fully used LUT-FF pairs:       3,131 out of   6,187   50
    Number of unique control sets:             228
    Number of slice register sites lost
      to control set restrictions:             922 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.63

Peak Memory Usage:  556 MB
Total REAL time to MAP completion:  1 mins 33 secs 
Total CPU time to MAP completion:   1 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,708 out of   9,112   62
    Number used as logic:                    4,793 out of   9,112   52
      Number using O6 output only:           3,077
      Number using O5 output only:             370
      Number using O5 and O6:                1,346
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     93
      Number with same-slice register load:     59
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,990 out of   2,278   87
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,187
    Number with an unused Flip Flop:         2,577 out of   6,187   41
    Number with an unused LUT:                 479 out of   6,187    7
    Number of fully used LUT-FF pairs:       3,131 out of   6,187   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 38011 unrouted;      REAL time: 11 secs 

Phase  2  : 27683 unrouted;      REAL time: 13 secs 

Phase  3  : 11129 unrouted;      REAL time: 22 secs 

Phase  4  : 11177 unrouted; (Setup:829, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1532, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  6  : 0 unrouted; (Setup:1185, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:1141, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Phase  8  : 0 unrouted; (Setup:1141, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Phase  9  : 0 unrouted; (Setup:1141, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Phase 10  : 0 unrouted; (Setup:967, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 19 secs 
Total REAL time to Router completion: 1 mins 19 secs 
Total CPU time to Router completion: 1 mins 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  845 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  663 |  0.061     |  0.907      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   61 |  0.056     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  1.605     |  2.510      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.777     |  6.093      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 967 (Setup: 967, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.382ns|     5.865ns|       6|         967
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.82352 |             |            |            |        |            
  941 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.128ns|     9.872ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.313ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     5.325ns|     4.675ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.660ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.292ns|     2.708ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.762ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.509ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     4.314ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.131ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.832ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|     10.695ns|            0|            6|            3|       426288|
| TS_clock_generator_0_clock_gen|      5.484ns|      5.865ns|          N/A|            6|            0|       175360|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.872ns|          N/A|            0|            0|       250928|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 23 secs 
Total CPU time to PAR completion: 1 mins 23 secs 

Peak Memory Usage:  516 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 6 errors found.

Number of error messages: 0
Number of warning messages: 23
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 6  Score: 967 (Setup/Max: 967, Hold: 0)

Constraints cover 426387 paths, 0 nets, and 27660 connections

Design statistics:
   Minimum period:   9.872ns (Maximum frequency: 101.297MHz)
   Maximum path delay from/to any node:   2.708ns


Analysis completed Tue Oct 07 18:07:40 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS1set enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Fel 1
Done!

********************************************************************************
At Local date and time: Tue Oct 07 18:11:18 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 238 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 17.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 18:12:18 2014
 make -f system.make exporttosdk started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.823529412 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 17 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:10eae5d4) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:10eae5d4) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:defdef1c) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:b09c4342) REAL time: 24 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b09c4342) REAL time: 24 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:b09c4342) REAL time: 24 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:b09c4342) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:b09c4342) REAL time: 24 secs 

Phase 9.8  Global Placement
.....................
............................................................................................................................
..............................................................................................................................................................................
.....................................................................................................................
.........................
Phase 9.8  Global Placement (Checksum:bc5f7b76) REAL time: 1 mins 28 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bc5f7b76) REAL time: 1 mins 28 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:69b5646b) REAL time: 1 mins 47 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:69b5646b) REAL time: 1 mins 47 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:96fde506) REAL time: 1 mins 48 secs 

Total REAL time to Placer completion: 1 mins 48 secs 
Total CPU  time to Placer completion: 1 mins 48 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,632 out of  18,224   25
    Number used as Flip Flops:               4,628
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,327 out of   9,112   58
    Number used as logic:                    4,396 out of   9,112   48
      Number using O6 output only:           2,981
      Number using O5 output only:             195
      Number using O5 and O6:                1,220
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    109
      Number with same-slice register load:     91
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,008 out of   2,278   88
  Nummber of MUXCYs used:                    1,432 out of   4,556   31
  Number of LUT Flip Flop pairs used:        6,138
    Number with an unused Flip Flop:         2,024 out of   6,138   32
    Number with an unused LUT:                 811 out of   6,138   13
    Number of fully used LUT-FF pairs:       3,303 out of   6,138   53
    Number of unique control sets:             220
    Number of slice register sites lost
      to control set restrictions:             914 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.62

Peak Memory Usage:  540 MB
Total REAL time to MAP completion:  1 mins 53 secs 
Total CPU time to MAP completion:   1 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,632 out of  18,224   25
    Number used as Flip Flops:               4,628
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,327 out of   9,112   58
    Number used as logic:                    4,396 out of   9,112   48
      Number using O6 output only:           2,981
      Number using O5 output only:             195
      Number using O5 and O6:                1,220
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    109
      Number with same-slice register load:     91
      Number with same-slice carry load:        18
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,008 out of   2,278   88
  Nummber of MUXCYs used:                    1,432 out of   4,556   31
  Number of LUT Flip Flop pairs used:        6,138
    Number with an unused Flip Flop:         2,024 out of   6,138   32
    Number with an unused LUT:                 811 out of   6,138   13
    Number of fully used LUT-FF pairs:       3,303 out of   6,138   53
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 37178 unrouted;      REAL time: 12 secs 

Phase  2  : 27009 unrouted;      REAL time: 13 secs 

Phase  3  : 10737 unrouted;      REAL time: 24 secs 

Phase  4  : 10870 unrouted; (Setup:10559, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:16168, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:11070, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:11070, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase  8  : 0 unrouted; (Setup:11070, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase  9  : 0 unrouted; (Setup:11070, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 7 secs 

Phase 10  : 0 unrouted; (Setup:9997, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 9 secs 
Total REAL time to Router completion: 1 mins 9 secs 
Total CPU time to Router completion: 1 mins 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  856 |  0.548     |  1.394      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  804 |  0.068     |  0.914      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   63 |  0.056     |  0.909      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   19 |  3.789     |  4.684      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.348     |  6.667      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 9997 (Setup: 9997, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.598ns|     6.081ns|      39|        9997
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.254ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.82352 |             |            |            |        |            
  941 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.029ns|     9.971ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.251ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     6.421ns|     3.579ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.878ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.194ns|     2.806ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.724ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     4.107ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     4.318ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.936ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.207ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|     11.089ns|            0|           39|            3|       406080|
| TS_clock_generator_0_clock_gen|      5.484ns|      6.081ns|          N/A|           39|            0|       155152|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.971ns|          N/A|            0|            0|       250928|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 14 secs 
Total CPU time to PAR completion: 1 mins 11 secs 

Peak Memory Usage:  516 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 39 errors found.

Number of error messages: 0
Number of warning messages: 23
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 39  Score: 9997 (Setup/Max: 9997, Hold: 0)

Constraints cover 406179 paths, 0 nets, and 27163 connections

Design statistics:
   Minimum period:   9.971ns (Maximum frequency: 100.291MHz)
   Maximum path delay from/to any node:   2.806ns


Analysis completed Tue Oct 07 18:17:06 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS1set enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Fel 1
Done!

********************************************************************************
At Local date and time: Tue Oct 07 18:20:51 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 238 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 17.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 18:30:54 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Oct 07 18:30:58 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 311.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 18:43:29 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 238 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 17.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 18:54:23 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 238 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 16.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:02:13 2014
 make -f system.make exporttosdk started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:889 - Pad net 'clock_generator_0_CLKOUT1' is not connected to an
   external port in this design.  A new port 'clock_generator_0_CLKOUT1' has
   been added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_ARESETN<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_ARESETN<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<159>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<159>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<158>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<158>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<157>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<157>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<156>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<156>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<155>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<155>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<154>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<154>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<153>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<153>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<152>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<152>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<151>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<151>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<150>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<150>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<149>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<149>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<148>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<148>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<147>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<147>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<146>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<146>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<145>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<145>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<144>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<144>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<143>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<143>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<142>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<142>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<141>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<141>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<140>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<140>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<139>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<139>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<138>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<138>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<137>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<137>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<136>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<136>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<135>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<135>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<134>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<134>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<133>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<133>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<132>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<132>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<131>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<131>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<130>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<130>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<129>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<129>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WDATA<128>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WDATA<128>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WVALID<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WVALID<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_BREADY<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_BREADY<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_ARVALID<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_ARVALID<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RREADY<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RREADY<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_BRESP<9>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_BRESP<9>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_BRESP<8>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_BRESP<8>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<159>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<159>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<158>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<158>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<157>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<157>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<156>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<156>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<155>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<155>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<154>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<154>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<153>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<153>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<152>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<152>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<151>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<151>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<150>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<150>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<149>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<149>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<148>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<148>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<147>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<147>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<146>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<146>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<145>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<145>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<144>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<144>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<143>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<143>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<142>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<142>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<141>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<141>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<140>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<140>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<139>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<139>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<138>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<138>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<137>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<137>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<136>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<136>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<135>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<135>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<134>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<134>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<133>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<133>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<132>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<132>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<131>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<131>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<130>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<130>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<129>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<129>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RDATA<128>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RDATA<128>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RRESP<9>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RRESP<9>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RRESP<8>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RRESP<8>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_AWREADY<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_AWREADY<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_WREADY<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_WREADY<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_BVALID<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_BVALID<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_ARREADY<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_ARREADY<4>' has been
   added and is connected to this signal.
INFO:NgdBuild:889 - Pad net 'axi4lite_0_M_RVALID<4>' is not connected to an
   external port in this design.  A new port 'axi4lite_0_M_RVALID<4>' has been
   added and is connected to this signal.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.823529412 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
ERROR:NgdBuild:770 - IBUFG 'IBUFG' and BUFG
   'clock_generator_0/DCM0_CLKFX_BUFG_INST' on net 'clock_generator_0_CLKOUT1'
   are lined up in series. Buffers of the same direction cannot be placed in
   series.
ERROR:NgdBuild:924 - input pad net 'clock_generator_0_CLKOUT1' is driving
   non-buffer primitives:
     pin O on block clock_generator_0/clock_generator_0/DCM0_CLKFX_BUFG_INST
   with type BUFG,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/reset with type FDR,
     pin C on block
   axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_con
   v.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 with
   type FD,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/state_FSM_FFd2 with type FDR,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/state_FSM_FFd1 with type FDR,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_61 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_60 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_59 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_58 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_57 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_56 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_55 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_54 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_53 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_52 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_51 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_50 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_49 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_48 with type FDE,
     pin C on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/storage_data1_47 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_ARESETN<4>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_ARESETN<4> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_ax
   i_aresetn_pipe_2 with type FDR
ERROR:NgdBuild:462 - input pad net 'axi4lite_0_M_ARESETN<4>' drives multiple
   buffers:
     pin I on block axi_lite_slave_0/ARESETN_IBUF with type IBUF,
     pin I on block
   axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_con
   v.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv1_INV_0
   with type INV
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_ARESETN<4>' is driving
   non-buffer primitives:
     pin R on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/reset with type FDR,
     pin R on block
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_as
   ync_conv_reset with type FDR,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_ax
   i_aresetn_pipe_2 with type FDR
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<159>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<159> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_36 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<159>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_36 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<158>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<158> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_35 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<158>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_35 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<157>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<157> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_34 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<157>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_34 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<156>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<156> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_33 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<156>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_33 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<155>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<155> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_32 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<155>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_32 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<154>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<154> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_31 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<154>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_31 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<153>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<153> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_30 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<153>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_30 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<152>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<152> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_29 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<152>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_29 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<151>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<151> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_28 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<151>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_28 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<150>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<150> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_27 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<150>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_27 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<149>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<149> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_26 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<149>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_26 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<148>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<148> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_25 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<148>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_25 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<147>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<147> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_24 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<147>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_24 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<146>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<146> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_23 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<146>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_23 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<145>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<145> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_22 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<145>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_22 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<144>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<144> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_21 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<144>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_21 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<143>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<143> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_20 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<143>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_20 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<142>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<142> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_19 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<142>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_19 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<141>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<141> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_18 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<141>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_18 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<140>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<140> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_17 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<140>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_17 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<139>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<139> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_16 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<139>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_16 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<138>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<138> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_15 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<138>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_15 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<137>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<137> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_14 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<137>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_14 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<136>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<136> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_13 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<136>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_13 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<135>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<135> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_12 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<135>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_12 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<134>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<134> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_11 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<134>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_11 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<133>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<133> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_10 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<133>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_10 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<132>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<132> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_9 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<132>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_9 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<131>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<131> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_8 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<131>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_8 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<130>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<130> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_7 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<130>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_7 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<129>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<129> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_6 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<129>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_6 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WDATA<128>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WDATA<128> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_5 with type FDE
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_WDATA<128>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/storage_data1_5 with type FDE
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_WVALID<4>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_WVALID<4> with type PAD,
     pin O on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/state_m_valid_i1_INV_0 with type INV
ERROR:NgdBuild:925 - input net 'axi4lite_0_M_WVALID<4>' is connected to the
   incorrect side of buffer(s):
     pin O on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/state_m_valid_i1_INV_0 with type INV
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_BREADY<4>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_BREADY<4> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/s_ready_i with type FDR
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_BREADY<4>' is driving
   non-buffer primitives:
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/load_s21 with type LUT2,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/s_ready_i with type FDR,
     pin I3 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/s_ready_i_rstpot with type LUT4
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_ARVALID<4>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_ARVALID<4> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/state_FSM_FFd2 with type FDR
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_ARVALID<4>' is driving
   non-buffer primitives:
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/state_FSM_FFd2 with type FDR,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/state_FSM_FFd2-In21 with type LUT6,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/state_FSM_FFd1-In11 with type LUT6,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/load_s11 with type LUT4,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/s_ready_i_rstpot_F with type LUT6,
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/s_ready_i_rstpot_G with type LUT6
ERROR:NgdBuild:455 - logical net 'axi4lite_0_M_RREADY<4>' has multiple
   driver(s):
     pin PAD on block axi4lite_0_M_RREADY<4> with type PAD,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/s_ready_i with type FDR
ERROR:NgdBuild:924 - input pad net 'axi4lite_0_M_RREADY<4>' is driving
   non-buffer primitives:
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/load_s21 with type LUT2,
     pin Q on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/s_ready_i with type FDR,
     pin I3 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/s_ready_i_rstpot with type LUT4
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_BRESP<9>' has an illegal load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/storage_data2_1 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/Mmux_S_PAYLOAD_DATA[2]_storage_data2[2]_mux_3_OUT21 with type LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_BRESP<8>' has an illegal load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/storage_data2_0 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/Mmux_S_PAYLOAD_DATA[2]_storage_data2[2]_mux_3_OUT11 with type LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<159>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_34 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT271 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<158>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_33 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT261 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<157>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_32 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT251 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<156>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_31 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT241 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<155>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_30 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT231 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<154>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_29 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT211 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<153>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_28 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT201 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<152>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_27 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT191 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<151>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_26 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT181 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<150>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_25 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT171 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<149>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_24 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT161 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<148>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_23 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT151 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<147>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_22 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT141 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<146>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_21 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT131 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<145>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_20 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT121 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<144>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_19 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT101 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<143>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_18 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT91 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<142>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_17 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT81 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<141>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_16 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT71 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<140>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_15 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT61 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<139>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_14 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT51 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<138>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_13 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT41 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<137>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_12 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT35 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<136>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_11 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT210 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<135>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_10 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT110 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<134>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_9 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT341 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<133>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_8 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT331 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<132>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_7 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT321 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<131>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_6 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT311 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<130>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_5 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT301 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<129>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_4 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT291 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RDATA<128>' has an illegal
   load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_3 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT281 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RRESP<9>' has an illegal load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_2 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT221 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RRESP<8>' has an illegal load:
     pin D on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/storage_data2_1 with type FDE,
     pin I1 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/Mmux_S_PAYLOAD_DATA[35]_storage_data2[35]_mux_3_OUT111 with type
   LUT3
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_AWREADY<4>' has an illegal
   load:
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/state_FSM_FFd2-In21 with type LUT6,
     pin I3 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/state_FSM_FFd1-In11 with type LUT6,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/load_s11 with type LUT5,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/s_ready_i_rstpot_F with type LUT6,
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/aw_pipe/s_ready_i_rstpot_G with type LUT6
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_WREADY<4>' has an illegal
   load:
     pin I3 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/state_FSM_FFd1-In21 with type LUT6,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/state_FSM_FFd2-In with type LUT6,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/load_s11 with type LUT6,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/s_ready_i_rstpot_F with type LUT6,
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/w_pipe/s_ready_i_rstpot_G with type LUT6
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_BVALID<4>' has an illegal
   load:
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/state_FSM_FFd1-In21 with type LUT6,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/_n0097_inv1 with type LUT6,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/load_s21 with type LUT2,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/state_FSM_FFd2-In with type LUT6,
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/b_pipe/load_s11 with type LUT5
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_ARREADY<4>' has an illegal
   load:
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/state_FSM_FFd2-In21 with type LUT6,
     pin I3 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/state_FSM_FFd1-In11 with type LUT6,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/load_s11 with type LUT4,
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/s_ready_i_rstpot_F with type LUT6,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/ar_pipe/s_ready_i_rstpot_G with type LUT6
ERROR:NgdBuild:809 - output pad net 'axi4lite_0_M_RVALID<4>' has an illegal
   load:
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/state_FSM_FFd1-In21 with type LUT6,
     pin I4 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/_n0097_inv1 with type LUT6,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/load_s21 with type LUT2,
     pin I0 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/state_FSM_FFd2-In with type LUT6,
     pin I2 on block
   axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[4].register_slice_i
   nst/r_pipe/load_s11 with type LUT5
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:   118
  Number of warnings:  11

Total REAL time to NGDBUILD completion: 1 min  4 sec
Total CPU time to NGDBUILD completion:  1 min  4 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Fel 1
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:09:37 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 238 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 17.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:10:50 2014
 make -f system.make exporttosdk started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.823529412 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c94ef196) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c94ef196) REAL time: 20 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:aed8b506) REAL time: 20 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7dd3f712) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7dd3f712) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7dd3f712) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7dd3f712) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7dd3f712) REAL time: 26 secs 

Phase 9.8  Global Placement
.......................
....................................................
.......................................................................................................................
...........................................................................................................................................................................................
..............................................................
Phase 9.8  Global Placement (Checksum:e85cdb04) REAL time: 1 mins 16 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e85cdb04) REAL time: 1 mins 16 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:322527fb) REAL time: 1 mins 29 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:322527fb) REAL time: 1 mins 29 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1162cf13) REAL time: 1 mins 30 secs 

Total REAL time to Placer completion: 1 mins 30 secs 
Total CPU  time to Placer completion: 1 mins 29 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,858 out of  18,224   26
    Number used as Flip Flops:               4,854
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,670 out of   9,112   62
    Number used as logic:                    4,740 out of   9,112   52
      Number using O6 output only:           3,080
      Number using O5 output only:             369
      Number using O5 and O6:                1,291
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    108
      Number with same-slice register load:     74
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,026 out of   2,278   88
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,430
    Number with an unused Flip Flop:         2,135 out of   6,430   33
    Number with an unused LUT:                 760 out of   6,430   11
    Number of fully used LUT-FF pairs:       3,535 out of   6,430   54
    Number of unique control sets:             248
    Number of slice register sites lost
      to control set restrictions:           1,032 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.58

Peak Memory Usage:  561 MB
Total REAL time to MAP completion:  1 mins 36 secs 
Total CPU time to MAP completion:   1 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,858 out of  18,224   26
    Number used as Flip Flops:               4,854
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,670 out of   9,112   62
    Number used as logic:                    4,740 out of   9,112   52
      Number using O6 output only:           3,080
      Number using O5 output only:             369
      Number using O5 and O6:                1,291
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    108
      Number with same-slice register load:     74
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,026 out of   2,278   88
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,430
    Number with an unused Flip Flop:         2,135 out of   6,430   33
    Number with an unused LUT:                 760 out of   6,430   11
    Number of fully used LUT-FF pairs:       3,535 out of   6,430   54
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 38572 unrouted;      REAL time: 11 secs 

Phase  2  : 28148 unrouted;      REAL time: 13 secs 

Phase  3  : 11489 unrouted;      REAL time: 24 secs 

Phase  4  : 11497 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 
Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  840 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  839 |  0.065     |  0.912      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.054     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  3.923     |  5.634      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.604     |  6.662      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|     9.970ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.247ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.039ns|     5.444ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.254ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.82352 |             |            |            |        |            
  941 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     5.380ns|     4.620ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.687ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.194ns|     2.806ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.809ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.102ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     4.140ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.682ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.018ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.970ns|            0|            0|            3|       412286|
| TS_clock_generator_0_clock_gen|      5.484ns|      5.444ns|          N/A|            0|            0|       161358|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.970ns|          N/A|            0|            0|       250928|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 47 secs 

Peak Memory Usage:  501 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 412385 paths, 0 nets, and 28268 connections

Design statistics:
   Minimum period:   9.970ns (Maximum frequency: 100.301MHz)
   Maximum path delay from/to any node:   2.806ns


Analysis completed Tue Oct 07 19:15:01 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 19:15:08 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:15:30 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui

********************************************************************************
At Local date and time: Tue Oct 07 19:30:12 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:30:22 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 326.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:37:48 2014
 my_platgen.cmd started...

C:\temp\EDA385\env\base_system\Astroid_EDK>platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs 

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 120 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 220 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 238 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 16.00 seconds

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>del system_axi_lite_slave_0_wrapper_xst.scr 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>cd .. 

C:\temp\EDA385\env\base_system\Astroid_EDK>copy system_axi_lite_slave_0_wrapper_xst.scr synthesis 
        1 file(s) copied.

C:\temp\EDA385\env\base_system\Astroid_EDK>cd synthesis 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent" 
"xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "Running XST synthesis ..." 
"Running XST synthesis ..."

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>xst -ifn "system_axi_lite_slave_0_wrapper_xst.scr" -intstyle silent 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if errorlevel 1 exit 1 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>echo "XST completed" 
"XST completed"

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>if exist xst rmdir /s /q xst 

C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis>exit 0 
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:38:48 2014
 make -f system.make exporttosdk started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.823529412 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c94ef196) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c94ef196) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:aed8b506) REAL time: 21 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7dd3f712) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7dd3f712) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7dd3f712) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7dd3f712) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7dd3f712) REAL time: 26 secs 

Phase 9.8  Global Placement
.......................
....................................................
.......................................................................................................................
...........................................................................................................................................................................................
..............................................................
Phase 9.8  Global Placement (Checksum:e85cdb04) REAL time: 1 mins 16 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e85cdb04) REAL time: 1 mins 16 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:322527fb) REAL time: 1 mins 30 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:322527fb) REAL time: 1 mins 30 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1162cf13) REAL time: 1 mins 30 secs 

Total REAL time to Placer completion: 1 mins 31 secs 
Total CPU  time to Placer completion: 1 mins 30 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,858 out of  18,224   26
    Number used as Flip Flops:               4,854
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,670 out of   9,112   62
    Number used as logic:                    4,740 out of   9,112   52
      Number using O6 output only:           3,080
      Number using O5 output only:             369
      Number using O5 and O6:                1,291
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    108
      Number with same-slice register load:     74
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,026 out of   2,278   88
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,430
    Number with an unused Flip Flop:         2,135 out of   6,430   33
    Number with an unused LUT:                 760 out of   6,430   11
    Number of fully used LUT-FF pairs:       3,535 out of   6,430   54
    Number of unique control sets:             248
    Number of slice register sites lost
      to control set restrictions:           1,032 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.58

Peak Memory Usage:  558 MB
Total REAL time to MAP completion:  1 mins 36 secs 
Total CPU time to MAP completion:   1 mins 35 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,858 out of  18,224   26
    Number used as Flip Flops:               4,854
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,670 out of   9,112   62
    Number used as logic:                    4,740 out of   9,112   52
      Number using O6 output only:           3,080
      Number using O5 output only:             369
      Number using O5 and O6:                1,291
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    108
      Number with same-slice register load:     74
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,026 out of   2,278   88
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,430
    Number with an unused Flip Flop:         2,135 out of   6,430   33
    Number with an unused LUT:                 760 out of   6,430   11
    Number of fully used LUT-FF pairs:       3,535 out of   6,430   54
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 38572 unrouted;      REAL time: 11 secs 

Phase  2  : 28148 unrouted;      REAL time: 13 secs 

Phase  3  : 11489 unrouted;      REAL time: 24 secs 

Phase  4  : 11497 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 44 secs 
Total REAL time to Router completion: 44 secs 
Total CPU time to Router completion: 43 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  840 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  839 |  0.065     |  0.912      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.054     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  3.923     |  5.634      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.604     |  6.662      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|     9.970ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.247ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.039ns|     5.444ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.254ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.82352 |             |            |            |        |            
  941 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     5.380ns|     4.620ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.687ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.194ns|     2.806ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.809ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.102ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     4.140ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.682ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.018ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.970ns|            0|            0|            3|       412286|
| TS_clock_generator_0_clock_gen|      5.484ns|      5.444ns|          N/A|            0|            0|       161358|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.970ns|          N/A|            0|            0|       250928|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  501 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 412385 paths, 0 nets, and 28268 connections

Design statistics:
   Minimum period:   9.970ns (Maximum frequency: 100.301MHz)
   Maximum path delay from/to any node:   2.806ns


Analysis completed Tue Oct 07 19:42:56 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 19:43:03 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:43:24 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui

********************************************************************************
At Local date and time: Tue Oct 07 19:50:33 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Oct 07 19:55:16 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 307.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.388888889 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ecb5287) REAL time: 19 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ecb5287) REAL time: 19 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:70c21327) REAL time: 19 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9af74e07) REAL time: 25 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9af74e07) REAL time: 25 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9af74e07) REAL time: 25 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9af74e07) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9af74e07) REAL time: 25 secs 

Phase 9.8  Global Placement
...................
...........................................................................................................
........................................................................................................................................
......................................................................................................................
..............................................................................................
Phase 9.8  Global Placement (Checksum:65a145a9) REAL time: 1 mins 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:65a145a9) REAL time: 1 mins 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:ab5611b7) REAL time: 1 mins 19 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ab5611b7) REAL time: 1 mins 19 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2590b6d8) REAL time: 1 mins 20 secs 

Total REAL time to Placer completion: 1 mins 20 secs 
Total CPU  time to Placer completion: 1 mins 19 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,716 out of   9,112   62
    Number used as logic:                    4,794 out of   9,112   52
      Number using O6 output only:           3,078
      Number using O5 output only:             369
      Number using O5 and O6:                1,347
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    100
      Number with same-slice register load:     66
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,987 out of   2,278   87
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,180
    Number with an unused Flip Flop:         2,563 out of   6,180   41
    Number with an unused LUT:                 464 out of   6,180    7
    Number of fully used LUT-FF pairs:       3,153 out of   6,180   51
    Number of unique control sets:             228
    Number of slice register sites lost
      to control set restrictions:             922 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.63

Peak Memory Usage:  556 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,716 out of   9,112   62
    Number used as logic:                    4,794 out of   9,112   52
      Number using O6 output only:           3,078
      Number using O5 output only:             369
      Number using O5 and O6:                1,347
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    100
      Number with same-slice register load:     66
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,987 out of   2,278   87
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,180
    Number with an unused Flip Flop:         2,563 out of   6,180   41
    Number with an unused LUT:                 464 out of   6,180    7
    Number of fully used LUT-FF pairs:       3,153 out of   6,180   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 37882 unrouted;      REAL time: 12 secs 

Phase  2  : 27618 unrouted;      REAL time: 13 secs 

Phase  3  : 12120 unrouted;      REAL time: 22 secs 

Phase  4  : 12125 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  842 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  620 |  0.066     |  0.912      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.061     |  0.909      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  2.157     |  3.012      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  1.854     |  6.371      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.035ns|     7.164ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.38888 |             |            |            |        |            
  889 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.297ns|     9.703ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.215ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     6.170ns|     3.830ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.876ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.435ns|     2.565ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.724ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.001ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     2.801ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.110ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.071ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.950ns|            0|            0|            3|       426352|
| TS_clock_generator_0_clock_gen|      7.200ns|      7.164ns|          N/A|            0|            0|       175424|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.703ns|          N/A|            0|            0|       250928|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 44 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  494 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 426451 paths, 0 nets, and 27542 connections

Design statistics:
   Minimum period:   9.703ns (Maximum frequency: 103.061MHz)
   Maximum path delay from/to any node:   2.565ns


Analysis completed Tue Oct 07 20:04:34 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 20:04:41 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 20:05:00 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 20:18:32 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Oct 07 20:18:40 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 38 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 213 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 49 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 65 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 81 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 120 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
131 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 139 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 154 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 168 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
238 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 42 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 105 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 131 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 325.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[4].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.388888889 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<4>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<4>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 18 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:90076403) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:90076403) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3594019b) REAL time: 21 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4737e98d) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4737e98d) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4737e98d) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4737e98d) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4737e98d) REAL time: 26 secs 

Phase 9.8  Global Placement
....................
......................................................................................................................................................................
.......................................................................................................................................................
.........................................................................................................................
.......................................................................................
Phase 9.8  Global Placement (Checksum:6ad40d09) REAL time: 1 mins 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6ad40d09) REAL time: 1 mins 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b91fee0a) REAL time: 1 mins 21 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b91fee0a) REAL time: 1 mins 21 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:cf3af673) REAL time: 1 mins 21 secs 

Total REAL time to Placer completion: 1 mins 22 secs 
Total CPU  time to Placer completion: 1 mins 20 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,722 out of   9,112   62
    Number used as logic:                    4,794 out of   9,112   52
      Number using O6 output only:           3,077
      Number using O5 output only:             369
      Number using O5 and O6:                1,348
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     72
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,016 out of   2,278   88
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,275
    Number with an unused Flip Flop:         2,674 out of   6,275   42
    Number with an unused LUT:                 553 out of   6,275    8
    Number of fully used LUT-FF pairs:       3,048 out of   6,275   48
    Number of unique control sets:             228
    Number of slice register sites lost
      to control set restrictions:             922 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.63

Peak Memory Usage:  556 MB
Total REAL time to MAP completion:  1 mins 27 secs 
Total CPU time to MAP completion:   1 mins 24 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,208 out of  18,224   23
    Number used as Flip Flops:               4,204
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      5,722 out of   9,112   62
    Number used as logic:                    4,794 out of   9,112   52
      Number using O6 output only:           3,077
      Number using O5 output only:             369
      Number using O5 and O6:                1,348
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     72
      Number with same-slice carry load:        34
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,016 out of   2,278   88
  Nummber of MUXCYs used:                    1,688 out of   4,556   37
  Number of LUT Flip Flop pairs used:        6,275
    Number with an unused Flip Flop:         2,674 out of   6,275   42
    Number with an unused LUT:                 553 out of   6,275    8
    Number of fully used LUT-FF pairs:       3,048 out of   6,275   48
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 37922 unrouted;      REAL time: 11 secs 

Phase  2  : 27640 unrouted;      REAL time: 13 secs 

Phase  3  : 12318 unrouted;      REAL time: 22 secs 

Phase  4  : 12318 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  843 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  622 |  0.065     |  0.912      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.064     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   19 |  3.822     |  5.113      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  1.580     |  6.388      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.074ns|     9.926ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.286ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.320ns|     6.879ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.38888 |             |            |            |        |            
  889 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     5.544ns|     4.456ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.433ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     6.862ns|     3.138ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.771ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.021ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.691ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.589ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.131ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.926ns|            0|            0|            3|       426352|
| TS_clock_generator_0_clock_gen|      7.200ns|      6.879ns|          N/A|            0|            0|       175424|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.926ns|          N/A|            0|            0|       250928|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  493 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 426451 paths, 0 nets, and 27560 connections

Design statistics:
   Minimum period:   9.926ns (Maximum frequency: 100.746MHz)
   Maximum path delay from/to any node:   3.138ns


Analysis completed Tue Oct 07 20:28:02 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 10 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 07 20:28:10 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 07 20:28:29 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui
