<!DOCTYPE html>
<html lang="en" dir="ltr"
  xmlns:content="http://purl.org/rss/1.0/modules/content/"
  xmlns:dc="http://purl.org/dc/terms/"
  xmlns:foaf="http://xmlns.com/foaf/0.1/"
  xmlns:og="http://ogp.me/ns#"
  xmlns:rdfs="http://www.w3.org/2000/01/rdf-schema#"
  xmlns:sioc="http://rdfs.org/sioc/ns#"
  xmlns:sioct="http://rdfs.org/sioc/types#"
  xmlns:skos="http://www.w3.org/2004/02/skos/core#"
  xmlns:xsd="http://www.w3.org/2001/XMLSchema#">

<!-- Mirrored from cmsc411.com/node/122 by HTTrack Website Copier/3.x [XR&CO'2013], Wed, 23 Dec 2015 20:15:19 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="utf-8" />
<meta about="/arm-isa-overview" property="sioc:num_replies" content="0" datatype="xsd:integer" />
<link rel="shortcut icon" href="../../sites/all/themes/best_responsive/favicon/index.ico" type="image/vnd.microsoft.icon" />
<meta content="ARM ISA Overview " about="/arm-isa-overview" property="dc:title" />
<link rel="shortlink" href="index.html" />
<meta name="Generator" content="Drupal 7 (http://drupal.org)" />
<link rel="canonical" href="../../arm-isa-overview/" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1" />
<title>ARM ISA Overview  | CMSC411</title>
<link type="text/css" rel="stylesheet" href="../../sites/default/files/css/css_pbm0lsQQJ7A7WCCIMgxLho6mI_kBNgznNUWmTWcnfoE/index.css" media="all" />
<link type="text/css" rel="stylesheet" href="../../sites/default/files/css/css_n7aK8s-ciXhQyEYWNOJtISbWxtxQiQvnD-N_xWUtD5A/index.css" media="all" />
<link type="text/css" rel="stylesheet" href="../../sites/default/files/css/css_WjkX6t15Lq0xdJZTX8lA7p4jg5vD3TW-XHhIbe9Uwq8/index.css" media="all" />
<link type="text/css" rel="stylesheet" href="../../sites/default/files/css/css_baiEnzu5fQ3rXaCIxkQRgA1_qyhikBe06jPwNnCzNBI/index.css" media="all" />
<script type="text/javascript" src="../../sites/default/files/js/js_zzcIWOou_jnX0ZWAIA4sb6Xy_p5a8FZNA0GySvuWjPU/index.js"></script>
<script type="text/javascript" src="../../sites/default/files/js/js_R9UbiVw2xuTUI0GZoaqMDOdX0lrZtgX-ono8RVOUEVc/index.js"></script>
<script type="text/javascript" src="../../sites/all/modules/lightbox2/js/lightbox/index-417.js?1450901327"></script>
<script type="text/javascript" src="../../sites/default/files/js/js_XvrGERoZu0ahkS-ONbU3CtcdM8Ig7MTgYdunc3p4-lk/index.js"></script>
<script type="text/javascript">
<!--//--><![CDATA[//><!--
jQuery.extend(Drupal.settings, {"basePath":"\/","pathPrefix":"","ajaxPageState":{"theme":"best_responsive","theme_token":"RSAwekc_8IbZkaYTkZN9L27FPuqMDEScaOBVB4d4hLM","js":{"sites\/all\/modules\/jquery_update\/replace\/jquery\/1.5\/jquery.min.js":1,"misc\/jquery.once.js":1,"misc\/drupal.js":1,"sites\/all\/modules\/admin_menu\/admin_devel\/admin_devel.js":1,"sites\/all\/modules\/lightbox2\/js\/lightbox.js":1,"sites\/all\/themes\/best_responsive\/js\/uniform.js":1,"sites\/all\/themes\/best_responsive\/js\/superfish.js":1,"sites\/all\/themes\/best_responsive\/js\/initialize.js":1,"sites\/all\/themes\/best_responsive\/js\/responsive.js":1},"css":{"modules\/system\/system.base.css":1,"modules\/system\/system.menus.css":1,"modules\/system\/system.messages.css":1,"modules\/system\/system.theme.css":1,"modules\/comment\/comment.css":1,"sites\/all\/modules\/date\/date_api\/date.css":1,"sites\/all\/modules\/date\/date_popup\/themes\/datepicker.1.7.css":1,"modules\/field\/theme\/field.css":1,"modules\/node\/node.css":1,"modules\/search\/search.css":1,"modules\/user\/user.css":1,"sites\/all\/modules\/views\/css\/views.css":1,"sites\/all\/modules\/ctools\/css\/ctools.css":1,"sites\/all\/modules\/lightbox2\/css\/lightbox_alt.css":1,"sites\/all\/themes\/best_responsive\/style.css":1,"sites\/all\/themes\/best_responsive\/css\/responsive.css":1}},"lightbox2":{"rtl":0,"file_path":"\/(\\w\\w\/)public:\/","default_image":"\/sites\/all\/modules\/lightbox2\/images\/brokenimage.jpg","border_size":10,"font_color":"000","box_color":"fff","top_position":"","overlay_opacity":"0.8","overlay_color":"000","disable_close_click":1,"resize_sequence":0,"resize_speed":400,"fade_in_speed":400,"slide_down_speed":600,"use_alt_layout":1,"disable_resize":0,"disable_zoom":0,"force_show_nav":0,"show_caption":1,"loop_items":0,"node_link_text":"View Image Details","node_link_target":0,"image_count":"Image !current of !total","video_count":"Video !current of !total","page_count":"Page !current of !total","lite_press_x_close":"press \u003Ca href=\u0022#\u0022 onclick=\u0022hideLightbox(); return FALSE;\u0022\u003E\u003Ckbd\u003Ex\u003C\/kbd\u003E\u003C\/a\u003E to close","download_link_text":"","enable_login":false,"enable_contact":false,"keys_close":"c x 27","keys_previous":"p 37","keys_next":"n 39","keys_zoom":"z","keys_play_pause":"32","display_image_size":"original","image_node_sizes":"()","trigger_lightbox_classes":"","trigger_lightbox_group_classes":"","trigger_slideshow_classes":"","trigger_lightframe_classes":"","trigger_lightframe_group_classes":"","custom_class_handler":0,"custom_trigger_classes":"","disable_for_gallery_lists":true,"disable_for_acidfree_gallery_lists":true,"enable_acidfree_videos":true,"slideshow_interval":5000,"slideshow_automatic_start":true,"slideshow_automatic_exit":true,"show_play_pause":true,"pause_on_next_click":false,"pause_on_previous_click":true,"loop_slides":false,"iframe_width":600,"iframe_height":400,"iframe_border":1,"enable_video":0}});
//--><!]]>
</script>
<!--[if lt IE 9]><script src="/sites/all/themes/best_responsive/js/html5.js"></script><![endif]-->
</head>
<body class="html not-front not-logged-in one-sidebar sidebar-first page-node page-node- page-node-122 node-type-page">
    <div id="wrap" class="clearfix">
  <div id="header-wrap">
    <header id="header" class="clearfix">
      <div id="logo">
        <div id="site-logo"><a href="../../index/" title="Home">
          <img src="../../sites/default/files/chip/index.png" alt="Home" />
        </a></div>        <h1 id="site-name">
          <a href="../../index/" title="Home"><span>CMSC411</span></a>
        </h1>
      </div>
      <nav id="navigation" role="navigation">
        <div id="main-menu">
          <ul class="menu"><li class="first leaf"><a href="../../index/">Home</a></li>
<li class="expanded active-trail"><a href="../../research-topics/" title="" class="active-trail">Research Topics</a><ul class="menu"><li class="first expanded active-trail"><a href="../../arm-architecture/" class="active-trail">ARM Architecture</a><ul class="menu"><li class="first leaf"><a href="../../pre-assesment/">Pre-Assesment</a></li>
<li class="collapsed"><a href="../../page-1-your-processor-and-you/">Page 1 - Your Processor and You</a></li>
<li class="collapsed"><a href="../../page-2-risc-vs-cisc-whats-big-deal/">Page 2 - RISC vs CISC, What&#039;s the Big Deal?</a></li>
<li class="collapsed"><a href="../../page-3-popular-risc-based-architectures-flops-and-successes/">Page 3 - Popular RISC Based Architectures, FLOPS and Successes</a></li>
<li class="expanded active-trail"><a href="../../page-4-what-arm-and-why-its-twisting-industrys-arm/" class="active-trail active-trail">Page 4 - What is ARM, and Why its Twisting the Industry&#039;s Arm</a><ul class="menu"><li class="first leaf"><a href="../../arm-architecture-detailed-overview/">Three Main Profiles</a></li>
<li class="leaf"><a href="../../arm-family-processors/">ARM Family of Processors</a></li>
<li class="leaf active-trail"><a href="../../arm-isa-overview/" class="active-trail active-trail active">ARM ISA Overview</a></li>
<li class="leaf"><a href="../../history-arm-integer-pipeline/">History of ARM Integer Pipeline</a></li>
<li class="leaf"><a href="../../exceptions/">Exceptions</a></li>
<li class="leaf"><a href="../../arm-vs-competition/">ARM Vs The Competition</a></li>
<li class="last leaf"><a href="../../mini-quiz/">Mini-Quiz</a></li>
</ul></li>
<li class="leaf"><a href="../../post-assesment/">Post-Assesment</a></li>
<li class="leaf"><a href="../../sources/">Sources</a></li>
<li class="last leaf"><a href="../../pre-and-post-assessment-answers/">Pre and Post Assessment Answers</a></li>
</ul></li>
<li class="collapsed"><a href="../../instruction-set-architectures-action/floating-points/">Floating Points</a></li>
<li class="collapsed"><a href="../../multiprocessors/ins-and-outs-parallel-processing/">IN&#039;s and Out&#039;s of Parallel Processing</a></li>
<li class="collapsed"><a href="../../hardware/qualcomm-snapdragon-s4/" title="Analysis">Qualcomm Snapdragon S4</a></li>
<li class="collapsed"><a href="../../storage-systems/storage-virtualization/">Storage Virtualization</a></li>
<li class="collapsed"><a href="../../multiprocessors/xeon-introduction/">Xeon</a></li>
<li class="collapsed"><a href="../../miscellaneous/bitcoin/">Bitcoin</a></li>
<li class="collapsed"><a href="../../hardware/cpu-overclocking/">CPU Overclocking</a></li>
<li class="collapsed"><a href="../../cloud-computing/">Cloud Computing</a></li>
<li class="collapsed"><a href="../../hardware/consumer-components-overclockable-system/">Consumer Components for an Overclockable System</a></li>
<li class="collapsed"><a href="../../storage-systems/file-systems/">File Systems</a></li>
<li class="collapsed"><a href="../../gpgpu/gpgpus-cuda-case-study/">GPGPUs: A CUDA case study</a></li>
<li class="collapsed"><a href="../../hardware-pipelining-techniques-software/gpu-architecture/">GPU Architecture</a></li>
<li class="collapsed"><a href="../../miscellaneous/google-glass/" title="Google Glass">Google Glass</a></li>
<li class="leaf"><a href="../../hardware/hardware-wars-exploiting-instruction-level-parallelism-ilp/">Hardware Wars: Exploiting Instruction-Level Parallelism (ILP)</a></li>
<li class="collapsed"><a href="../../techniques/instruction-level-parallelism/">Instruction Level Parallelism</a></li>
<li class="collapsed"><a href="../../instruction-set-architectures-action/instruction-set-principles/">Instruction Set Principles</a></li>
<li class="collapsed"><a href="../../techniques/loop-unrolling/">Loop Unrolling</a></li>
<li class="collapsed"><a href="../../storage-systems/memory-storage-systems-cloud-flash-and-mobile-architecture/">Memory Storage Systems: Cloud, Flash, and Mobile Architecture</a></li>
<li class="collapsed"><a href="../../hardware/playstation-3/" title="A history of the PlayStation and the development of the PS3&#039;s Cell hardware architecture, including a comparison with the other third-generation game consoles.">PlayStation 3</a></li>
<li class="collapsed"><a href="../../hardware/playstation-2/">Playstation 2</a></li>
<li class="collapsed"><a href="../../miscellaneous/raspberry-pi/">Raspberry Pi Architecture</a></li>
<li class="collapsed"><a href="../../storage-systems/ssd-vs-hdd/">SSD vs. HDD</a></li>
<li class="collapsed"><a href="../../computer-design-fundamentals/computer-architectures-von-neumann-vs-harvard/">The Overview</a></li>
<li class="collapsed"><a href="../../techniques/thread-level-parallelism/" title="Any computer programs being run on a computer has the “code” turned into a lot level assembly language. This new “code” has a behind the scene change different from the original “code”.  The new compiled instruction based “code” has gone through many optimizations, from using pipelining and superscalar architect to using instruction level parallelism. One level of this exploitation is called Thread Level Parallelism (TLP). So what is TLP?">Thread Level Parallelism</a></li>
<li class="collapsed"><a href="../../software/virtual-machines-overview/">Virtual Machines: An Overview</a></li>
<li class="collapsed"><a href="../../memory-hierarchy-and-cache/virtual-memory/">Virtual Memory</a></li>
<li class="collapsed"><a href="../../hardware/xbox-one/">Xbox One</a></li>
<li class="last collapsed"><a href="../../hardware/graphics-processing-units-mobile-devices/">Graphics Processing Units in Mobile Devices</a></li>
</ul></li>
<li class="last expanded"><a title="" class="nolink">Study Guide</a><ul class="menu"><li class="first leaf"><a href="../../chapter-summaries/">Chapter Summaries</a></li>
<li class="leaf"><a href="../../pipeline-timing-charts-code-sequence-tables/">Pipeline Timing Charts &amp; Code Sequence Tables</a></li>
<li class="leaf"><a href="../../sample-finals/">Sample Finals</a></li>
<li class="leaf"><a href="../../sample-midterms/">Sample Midterms</a></li>
<li class="leaf"><a href="../../sample-quizzes/">Sample Quizzes</a></li>
<li class="last leaf"><a href="../../worksheets/">Worksheets</a></li>
</ul></li>
</ul>        </div>
      </nav>
    </header>
  </div>

  <div id="main-content" class="clearfix">
    
    
        <div id="primary" class="container sidebar-bg clearfix">
      <section id="content" role="main" class="clearfix">
        <div id="breadcrumbs"><h2 class="element-invisible">You are here</h2><nav class="breadcrumb"><a href="../../index/">Home</a> » <a href="../../research-topics/" title="">Research Topics</a> » <a href="../../arm-architecture/">ARM Architecture</a> » <a href="../../page-4-what-arm-and-why-its-twisting-industrys-arm/">Page 4 - What is ARM, and Why its Twisting the Industry&#039;s Arm</a> » ARM ISA Overview </nav></div>                        <div id="content-wrap">
                    <h1 class="page-title">ARM ISA Overview </h1>                                                  <div class="region region-content">
  <div id="block-system-main" class="block block-system">

      
  <div class="content">
                          
      
    
  <div class="content">
    <div class="field field-name-body field-type-text-with-summary field-label-hidden"><div class="field-items"><div class="field-item even" property="content:encoded"><p><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">This section covers the ARM instruction set, CPU modes and registers, and covers three different types of instructions as well. </span></span></p>
<p><span style="font-size:16px;"><strong style="line-height: 1.538em;"><span style="font-family:arial,helvetica,sans-serif;">Instruction Set</span></strong></span></p>
<div><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">The ARM instruction set utilizes these important RISC attributes.</span></span><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"> </span></div>
<ul><li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em; white-space: pre-wrap;">Load/store architecture</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Uniform 16 x 32-bit register file</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Fixed Instruction length of 32 bits</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Single clock-cycle execution</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Powerful index addressing modes</span></div>
</li>
</ul><p><span style="font-size:16px;"><strong><span style="font-family:arial,helvetica,sans-serif;">CPU Modes and Registers</span></strong></span></p>
<div><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">ARM has seven processor modes, which the following list and table illustrate.</span></span></div>
<ul><li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"><strong>User Mode</strong>--Normal program execution mode. OS achieves protection and isolation by running in this mode.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"><strong>FIQ (Fast Interrupt Processing Mode)</strong>--Fast interrupt for high-speed data transfer. Entered when processor receives interrupt signal from the designated interrupt source.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"><strong>IRQ (Normal Interrupt Processing Mode)</strong>--General purpose interrupt handling. Entered when processor receives interrupt signal from another interruption source.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"><strong>Software Interrupt Mode</strong>--A protected mode for the operating system. This is a standard way to start OS services on ARM.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"><strong>Undefined Instruction Mode</strong>--Represents undefined instructions and provides support for developer extensions. Runs when the processor tries to execute an instruction that is supported by neither the main integer core nor one of the coprocessors.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"><strong>System mode</strong>--Runs privileged OS tasks. Essentially, runs tasks that the user mode does not.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;"><strong>Abort Mode</strong>--Entered in the case of memory faults.</span></div>
</li>
</ul><p><b id="docs-internal-guid-04d73e1b-6c44-6b4a-8373-a6b2389d5758" style="font-family: Times; font-size: medium; line-height: normal; font-weight: normal;"><img height="387px;" src="https://lh6.googleusercontent.com/_a6XtpIOLdTnjU2Y2zwrPUVPpVQaxGLf7HiRuea4A5-K3MCDadzTprJqwE7oZ2T5FN-nM3-TnPjL7dBUtZBfOg_rwzbN9lcgF2xMhD3Lfr0W0ncw6V9RDbcQgQ" width="400px;" /></b></p>
<div><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">As you can see from the table above, there are 16 total general-purpose registers. However, certain registers have unique tasks that they have to complete. For instance,</span></span></div>
<ul><li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Registers <strong>R0 through R7</strong> are unbanked registers that are used for all modes. These registers are primarily used for parameter passing, which means that they do not keep their contents across operating mode changes.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Registers <strong>R8 through R12</strong> are banked registers, which means they do keep their contents across operating mode changes. FIQ has its own register, while all other modes share the same register.</span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Registers <strong>R13 through R14</strong> are unique to each mode. R13 is the <strong>stack pointer</strong>, which is the most recent position on the stack. By the way, a <strong>stack</strong> is simply a collection where the last piece of data added is removed first. Anyways, R14 is the <strong>link register</strong>, which simply holds the address to return to when the function call completes.  </span></div>
</li>
<li>
<div><span style="font-family: arial, helvetica, sans-serif; font-size: 14px; line-height: 1.538em;">Register <strong>R15</strong> is the <strong>PC, or program counter</strong>, which returns the current instruction and stores the memory address of the next one. All modes share the same program counter.</span></div>
</li>
</ul><p><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">Aside from the 16 general-purpose registers mentioned above, there are two more registers that are only available in privileged modes. The <strong>Current Program Status Register (CPSR)</strong> contains condition code flags, status bits, and current mode bits and is used in privileged modes after exceptions occur.  The <strong>Saved Program Status Register (SPSR) </strong>contains the condition code flags, status bits, and current mode bits as well; however, these instances are saved because of the exception that caused entry to the current mode.</span></span></p>
<p><span style="font-size:16px;"><strong><span style="font-family:arial,helvetica,sans-serif;">Data Processing Instructions</span></strong></span></p>
<p><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">ARM provides several addition, subtraction, and bit-wise logical operations, which all take two 32-operands and return a 32-bit result. Moreover, the first operand passed in and the result must both be stored in a register. However, the second operand can be either a register or an immediate. Multiplication works the same way as these operations also take two 32-bit registers and store the result in a 32-bit or 64-bit result.</span></span></p>
<p><span style="font-size:16px;"><strong><span style="font-family:arial,helvetica,sans-serif;">Data Transfer Instructions</span></strong></span></p>
<p><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">ARM supports two types of data transfer instructions: single-register transfers and multiple-register transfers. <strong>Single-register transfer instructions</strong> provide a flexible way to move small blocks of data between registers and memory. In contrast, <strong>multiple-register transfer instructions</strong> provide an efficient method of moving larger blocks of data. Nonetheless, multiple-register instructions are not as flexible as single-register instructions because there is so much data involved. However, they are more efficient because the code size for multiple-register instructions is smaller. Furthermore, the overhead for a single instruction fetch is also much lower than the overhead for several instruction fetches.</span></span></p>
<p><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">In addition, ARM's initial pipelining implementation required two cycles for load and store operations. To combat the extra clock cycle per operation, ARM introduced <strong>auto-indexed addressing</strong>, which keeps the pipeline busy while the processor reads from memory or writes to memory. This method of addressing takes the value of the base register, adds the offset, and writes it back to the base register. This way, the processor does not waste an additional instruction to increment the register.</span></span></p>
<p><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">There are two auto-indexed addressing modes that ARM supports: the <strong>pre-indexed mode</strong> determines the immediate address for the load/store operation and writes the computed value to the base register. By the way, <strong>immediate address</strong> is the offset added to the base register. On the other hand, the <strong>post-indexed mode</strong> takes the current value of the base-register, and then updates the base registers with the immediate address.</span></span></p>
<p><span style="font-size:16px;"><strong><span style="font-family:arial,helvetica,sans-serif;">Control Flow Instructions</span></strong></span></p>
<p><span style="font-size:14px;"><span style="font-family:arial,helvetica,sans-serif;">ARM not only provides conditional and unconditional branch instructions, it also provides support for <strong>conditional execution</strong>, which states that the condition code for an instruction is only executed if the condition code flags in the CPSR match the condition in question. This feature is very beneficial because it often removes the need to branch, which leads to avoiding pipelining stalls and increasing overall speed. ARM also supports branch-and-link instruction, which saves the address of the instruction following the branch to R14. </span></span></p>
</div></div></div>  </div>

      <footer>
          </footer>
  
    </div>
  
</div> <!-- /.block -->
</div>
 <!-- /.region -->
        </div>
      </section>
              <aside id="sidebar" role="complementary">
         <div class="region region-sidebar-first">
  <div id="block-menu-block-3" class="block block-menu-block">

        <h2 ><span><a href="../../arm-architecture/" class="active-trail">ARM Architecture</a></span></h2>
    
  <div class="content">
    <div class="menu-block-wrapper menu-block-3 menu-name-main-menu parent-mlid-0 menu-level-3">
  <ul class="menu"><li class="first leaf menu-mlid-560"><a href="../../pre-assesment/">Pre-Assesment</a></li>
<li class="leaf has-children menu-mlid-561"><a href="../../page-1-your-processor-and-you/">Page 1 - Your Processor and You</a></li>
<li class="leaf has-children menu-mlid-562"><a href="../../page-2-risc-vs-cisc-whats-big-deal/">Page 2 - RISC vs CISC, What&#039;s the Big Deal?</a></li>
<li class="leaf has-children menu-mlid-563"><a href="../../page-3-popular-risc-based-architectures-flops-and-successes/">Page 3 - Popular RISC Based Architectures, FLOPS and Successes</a></li>
<li class="leaf has-children active-trail menu-mlid-564"><a href="../../page-4-what-arm-and-why-its-twisting-industrys-arm/" class="active-trail">Page 4 - What is ARM, and Why its Twisting the Industry&#039;s Arm</a></li>
<li class="leaf menu-mlid-565"><a href="../../post-assesment/">Post-Assesment</a></li>
<li class="leaf menu-mlid-607"><a href="../../sources/">Sources</a></li>
<li class="last leaf menu-mlid-650"><a href="../../pre-and-post-assessment-answers/">Pre and Post Assessment Answers</a></li>
</ul></div>
  </div>
  
</div> <!-- /.block -->
<div id="block-views-teaser-image-block" class="block block-views">

      
  <div class="content">
    <div class="view view-teaser-image view-id-teaser_image view-display-id-block view-dom-id-8a394e53c448eea4b120daa210a2a8b4">
        
  
  
      <div class="view-content">
        <div class="views-row views-row-1 views-row-odd views-row-first views-row-last">
      
  <div class="views-field views-field-field-teaser-image centered">        <div class="field-content"></div>  </div>  </div>
    </div>
  
  
  
  
  
  
</div>  </div>
  
</div> <!-- /.block -->
<div id="block-menu-block-2" class="block block-menu-block">

      
  <div class="content">
    <div class="menu-block-wrapper menu-block-2 menu-name-main-menu parent-mlid-0 menu-level-3">
  <ul class="menu"><li class="first leaf menu-mlid-560"><a href="../../pre-assesment/">Pre-Assesment</a></li>
<li class="collapsed menu-mlid-561"><a href="../../page-1-your-processor-and-you/">Page 1 - Your Processor and You</a></li>
<li class="collapsed menu-mlid-562"><a href="../../page-2-risc-vs-cisc-whats-big-deal/">Page 2 - RISC vs CISC, What&#039;s the Big Deal?</a></li>
<li class="collapsed menu-mlid-563"><a href="../../page-3-popular-risc-based-architectures-flops-and-successes/">Page 3 - Popular RISC Based Architectures, FLOPS and Successes</a></li>
<li class="expanded active-trail menu-mlid-564"><a href="../../page-4-what-arm-and-why-its-twisting-industrys-arm/" class="active-trail">Page 4 - What is ARM, and Why its Twisting the Industry&#039;s Arm</a><ul class="menu"><li class="first leaf menu-mlid-648"><a href="../../arm-architecture-detailed-overview/">Three Main Profiles</a></li>
<li class="leaf menu-mlid-649"><a href="../../arm-family-processors/">ARM Family of Processors</a></li>
<li class="leaf active-trail active menu-mlid-651"><a href="../../arm-isa-overview/" class="active-trail active">ARM ISA Overview</a></li>
<li class="leaf menu-mlid-653"><a href="../../history-arm-integer-pipeline/">History of ARM Integer Pipeline</a></li>
<li class="leaf menu-mlid-654"><a href="../../exceptions/">Exceptions</a></li>
<li class="leaf menu-mlid-655"><a href="../../arm-vs-competition/">ARM Vs The Competition</a></li>
<li class="last leaf menu-mlid-656"><a href="../../mini-quiz/">Mini-Quiz</a></li>
</ul></li>
<li class="leaf menu-mlid-565"><a href="../../post-assesment/">Post-Assesment</a></li>
<li class="leaf menu-mlid-607"><a href="../../sources/">Sources</a></li>
<li class="last leaf menu-mlid-650"><a href="../../pre-and-post-assessment-answers/">Pre and Post Assessment Answers</a></li>
</ul></div>
  </div>
  
</div> <!-- /.block -->
<div id="block-views-authors-block" class="block block-views">

        <h2 ><span>Authors</span></h2>
    
  <div class="content">
    <div class="view view-authors view-id-authors view-display-id-block view-dom-id-c03808bcc805bfb53b1b9c96dc60f044">
        
  
  
      <div class="view-content">
        <div class="views-row views-row-1 views-row-odd views-row-first views-row-last">
      
  <div class="views-field views-field-field-authors">        <div class="field-content">Aditya Malik</div>  </div>  </div>
    </div>
  
  
  
  
  
  
</div>  </div>
  
</div> <!-- /.block -->
<div id="block-views-content-topics-block" class="block block-views">

        <h2 ><span>Category</span></h2>
    
  <div class="content">
    <div class="view view-content-topics view-id-content_topics view-display-id-block view-dom-id-c661a63e36befad482226b07a478511f">
        
  
  
      <div class="view-content">
        <div class="views-row views-row-1 views-row-odd views-row-first views-row-last">
      
  <div class="views-field views-field-term-node-tid">        <span class="field-content"></span>  </div>  </div>
    </div>
  
  
  
  
  
  
</div>  </div>
  
</div> <!-- /.block -->
</div>
 <!-- /.region -->
        </aside> 
          </div>

    <div class="clear"></div>
  </div>

    <footer id="footer-bottom">
    <div id="footer-area" class="clearfix">
              <div id="footer-block-wrap" class="clearfix">
          <div class="footer-block">
            <div class="region region-footer-first">
  <div id="block-block-2" class="block block-block">

        <h2 ><span>Postscript</span></h2>
    
  <div class="content">
    <p>For several of the files available on this website you will need a postscript interpreter. <a href="http://pages.cs.wisc.edu/~ghost/gsview/">GSview</a><a></a> provides this capability for Windows machines, OS/2, DEC Alpha machines, and UNIX/X11 boxes.</p>
  </div>
  
</div> <!-- /.block -->
</div>
 <!-- /.region -->
          </div>                    <div class="footer-block remove-margin">
            <div class="region region-footer-third">
  <div id="block-menu-menu-academic-resources" class="block block-menu">

        <h2 ><span>Academic Resources</span></h2>
    
  <div class="content">
    <ul class="menu"><li class="first leaf"><a href="http://www.cs.umd.edu/users/meesh/cmsc411/website/" title="The ">Original CMSC411 Website</a></li>
<li class="leaf"><a href="http://www.cs.umd.edu/users/meesh/webpages/cmsc311/links/links.html" title="Need to review a 311 concept? Check here first!">311 Technical Links</a></li>
<li class="last leaf"><a href="https://piazza.com/" title="Class Discussion">Piazza</a></li>
</ul>  </div>
  
</div> <!-- /.block -->
</div>
 <!-- /.region -->
          </div>        </div>
        <div class="clear"></div>
            
      <div class="region region-footer">
  <div id="block-block-1" class="block block-block">

      
  <div class="content">
    <p>This page, all problem sets, and exams linked to it are copyrighted. Use of these pages for the CMSC411 class at the University of Maryland is permitted. Any other use requires the permission of the author (<a href="mailto:meesh@cs.umd.edu">Dr. Michelle Hugue</a>).</p>
  </div>
  
</div> <!-- /.block -->
</div>
 <!-- /.region -->
    </div>
  </footer>
  
  <div id="copyright">
    Copyright &copy; 2015, <a href="../../index/">CMSC411</a>. Drupal site developed by <a href="http://chrissnyder.org/" target="_blank">Christopher Snyder</a>. Base theme by  <a href="http://www.devsaran.com/" target="_blank">Devsaran</a>
  </div>
</div>
  </body>

<!-- Mirrored from cmsc411.com/node/122 by HTTrack Website Copier/3.x [XR&CO'2013], Wed, 23 Dec 2015 20:15:20 GMT -->
</html>