
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -213.28

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3467.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.71    1.40    1.84 ^ gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.84   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.33    2.33   library removal time
                                  2.33   data required time
-----------------------------------------------------------------------------
                                  2.33   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.08    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.00    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    2.98    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3467.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.71    1.40    1.84 ^ gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.84   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.84    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.16    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   54.76    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.55    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.97    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.22 ^ _16520_/A (BUF_X8)
    10   28.80    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.52    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   30.21    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   22.81    0.05    0.08    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.05    0.00    0.44 ^ _18261_/A (BUF_X2)
    10   30.75    0.04    0.06    0.50 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.50 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.56 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.56 v _18433_/A2 (NOR2_X1)
     1    1.75    0.02    0.03    0.59 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.59 ^ _18436_/A2 (NOR3_X1)
     1    1.73    0.02    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.90    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.63    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   35.64    0.17    0.20    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.89 ^ _20600_/A (MUX2_X1)
     7   15.64    0.04    0.09    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   22.40    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.07    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.58    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.18    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.05    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.05    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    2.61    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.26    0.02    0.05    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.69    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.03    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   10.45    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.64    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.84    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.73    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    3.90    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.55    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.67    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   12.52    0.08    0.10    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.42 ^ _24666_/A (BUF_X2)
    10   21.02    0.03    0.05    2.47 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.47 ^ _24830_/B2 (OAI21_X1)
     1    1.31    0.01    0.02    2.49 v _24830_/ZN (OAI21_X1)
                                         _01737_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3467.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.71    1.40    1.84 ^ gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.84   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[626]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.55    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.84    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   40.16    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   54.76    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.55    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.97    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.22 ^ _16520_/A (BUF_X8)
    10   28.80    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   49.52    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.00    0.30 ^ _18259_/A (BUF_X2)
    10   30.21    0.04    0.06    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   22.81    0.05    0.08    0.44 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.05    0.00    0.44 ^ _18261_/A (BUF_X2)
    10   30.75    0.04    0.06    0.50 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.50 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.56 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.56 v _18433_/A2 (NOR2_X1)
     1    1.75    0.02    0.03    0.59 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.59 ^ _18436_/A2 (NOR3_X1)
     1    1.73    0.02    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.90    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.63    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   35.64    0.17    0.20    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.89 ^ _20600_/A (MUX2_X1)
     7   15.64    0.04    0.09    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   22.40    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.59    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.07    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.58    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    4.18    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.05    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.05    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    2.61    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.26    0.02    0.05    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.69    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.03    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   10.45    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.64    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23966_/A1 (NOR2_X1)
     1    3.84    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.73    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    3.90    0.03    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    6.55    0.02    0.05    2.29 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.29 ^ _23972_/B2 (AOI221_X2)
     1    6.67    0.03    0.03    2.32 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.32 v _23981_/A1 (NOR4_X2)
     4   12.52    0.08    0.10    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.42 ^ _24666_/A (BUF_X2)
    10   21.02    0.03    0.05    2.47 ^ _24666_/Z (BUF_X2)
                                         _06841_ (net)
                  0.03    0.00    2.47 ^ _24830_/B2 (OAI21_X1)
     1    1.31    0.01    0.02    2.49 v _24830_/ZN (OAI21_X1)
                                         _01737_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.29   -0.10 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_17048_/Z                               0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   29.64  -19.17 (VIOLATED)
_17048_/Z                              25.33   41.84  -16.51 (VIOLATED)
_22176_/ZN                             23.23   35.98  -12.75 (VIOLATED)
_24776_/ZN                             16.02   28.66  -12.64 (VIOLATED)
_20328_/ZN                             16.02   27.87  -11.85 (VIOLATED)
_22284_/ZN                             23.23   34.18  -10.95 (VIOLATED)
_22344_/ZN                             23.23   34.03  -10.80 (VIOLATED)
_19183_/ZN                             26.70   37.34  -10.64 (VIOLATED)
_18358_/ZN                             25.33   35.96  -10.63 (VIOLATED)
_18471_/ZN                             25.33   35.64  -10.31 (VIOLATED)
_27512_/ZN                             23.23   33.12   -9.89 (VIOLATED)
_22217_/ZN                             23.23   32.70   -9.47 (VIOLATED)
_18303_/ZN                             25.33   34.49   -9.16 (VIOLATED)
_19370_/ZN                             26.02   34.83   -8.81 (VIOLATED)
_22089_/ZN                             23.23   31.95   -8.72 (VIOLATED)
_18977_/ZN                             26.02   34.68   -8.66 (VIOLATED)
_22073_/ZN                             23.23   31.51   -8.28 (VIOLATED)
_18429_/ZN                             26.02   34.05   -8.04 (VIOLATED)
_19553_/ZN                             26.02   33.87   -7.85 (VIOLATED)
_27504_/ZN                             23.23   30.97   -7.74 (VIOLATED)
_22911_/ZN                             10.47   18.17   -7.69 (VIOLATED)
_18215_/ZN                             26.02   33.60   -7.59 (VIOLATED)
_18615_/ZN                             28.99   36.42   -7.43 (VIOLATED)
_25831_/ZN                             10.47   17.89   -7.42 (VIOLATED)
_19731_/ZN                             26.02   33.16   -7.14 (VIOLATED)
_20147_/ZN                             10.47   17.25   -6.78 (VIOLATED)
_17534_/ZN                             13.81   20.47   -6.66 (VIOLATED)
_20319_/Z                              25.33   31.79   -6.46 (VIOLATED)
_18225_/ZN                             26.02   32.35   -6.33 (VIOLATED)
_19924_/ZN                             25.33   31.57   -6.24 (VIOLATED)
_22052_/ZN                             23.23   29.26   -6.03 (VIOLATED)
_18417_/ZN                             26.02   31.83   -5.82 (VIOLATED)
_18055_/ZN                             28.99   34.58   -5.59 (VIOLATED)
_20890_/ZN                             16.02   21.57   -5.55 (VIOLATED)
_20318_/Z                              25.33   30.44   -5.11 (VIOLATED)
_22868_/ZN                             10.47   15.45   -4.98 (VIOLATED)
_27522_/ZN                             23.23   28.15   -4.92 (VIOLATED)
_18028_/ZN                             26.02   30.68   -4.66 (VIOLATED)
_22301_/ZN                             10.47   14.95   -4.48 (VIOLATED)
_19384_/ZN                             26.70   31.06   -4.35 (VIOLATED)
_20352_/ZN                             16.02   20.35   -4.33 (VIOLATED)
_19863_/ZN                             25.33   29.57   -4.24 (VIOLATED)
_23322_/ZN                             10.47   14.22   -3.75 (VIOLATED)
_19781_/ZN                             25.33   28.94   -3.61 (VIOLATED)
_19965_/ZN                             25.33   28.62   -3.29 (VIOLATED)
_20148_/ZN                             10.47   13.61   -3.14 (VIOLATED)
_18603_/ZN                             26.02   29.07   -3.06 (VIOLATED)
_22133_/ZN                             23.23   25.47   -2.24 (VIOLATED)
_22831_/ZN                             10.47   12.68   -2.21 (VIOLATED)
_23513_/ZN                             13.81   15.67   -1.86 (VIOLATED)
_22195_/ZN                             16.02   17.65   -1.63 (VIOLATED)
_21844_/ZN                             10.47   11.80   -1.33 (VIOLATED)
_17872_/ZN                             25.33   26.59   -1.26 (VIOLATED)
_22360_/ZN                             10.47   11.70   -1.22 (VIOLATED)
_19421_/ZN                             25.33   26.53   -1.20 (VIOLATED)
_19681_/ZN                             25.33   26.15   -0.82 (VIOLATED)
_23367_/ZN                             16.02   16.74   -0.72 (VIOLATED)
_24996_/ZN                             26.70   27.32   -0.61 (VIOLATED)
_17600_/ZN                             16.02   16.53   -0.51 (VIOLATED)
_22363_/ZN                             26.05   26.54   -0.49 (VIOLATED)
_21836_/ZN                             10.47   10.78   -0.31 (VIOLATED)
_17229_/ZN                             16.02   16.32   -0.30 (VIOLATED)
_17917_/ZN                             25.33   25.43   -0.10 (VIOLATED)
_17619_/ZN                             16.02   16.09   -0.07 (VIOLATED)
_23147_/ZN                             25.33   25.37   -0.04 (VIOLATED)
_27740_/ZN                             10.47   10.51   -0.04 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.09629292041063309

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4850

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-19.165082931518555

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.8302

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 66

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1166

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1330

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.08    0.44 ^ _18260_/Z (BUF_X1)
   0.06    0.50 ^ _18261_/Z (BUF_X2)
   0.06    0.56 v _18432_/Z (MUX2_X1)
   0.03    0.59 ^ _18433_/ZN (NOR2_X1)
   0.01    0.61 v _18436_/ZN (NOR3_X1)
   0.05    0.66 ^ _18442_/ZN (NOR3_X1)
   0.01    0.67 v _18453_/ZN (NOR3_X1)
   0.20    0.87 ^ _18471_/ZN (AOI21_X1)
   0.11    0.98 ^ _20600_/Z (MUX2_X1)
   0.08    1.06 ^ _20998_/Z (BUF_X1)
   0.03    1.09 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.53 v _30207_/S (FA_X1)
   0.12    1.65 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.05    1.81 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.08 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.18 ^ _23969_/ZN (AOI221_X2)
   0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.29 ^ _23971_/Z (MUX2_X1)
   0.03    2.32 v _23972_/ZN (AOI221_X2)
   0.10    2.42 ^ _23981_/ZN (NOR4_X2)
   0.06    2.47 ^ _24666_/Z (BUF_X2)
   0.02    2.49 v _24830_/ZN (OAI21_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[511]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4929

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3346

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.422119

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.45e-03   1.56e-04   1.30e-02  16.7%
Combinational          2.98e-02   3.40e-02   4.29e-04   6.43e-02  82.8%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.58e-02   5.85e-04   7.76e-02 100.0%
                          53.1%      46.2%       0.8%
