
../repos/coreutils/gnulib-tests/bench-sha1:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	107ac <abort@plt+0x2cc>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <strtol@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <strtol@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r2, r1, r8, lsr #23

0001045c <strtol@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #73728	; 0x12000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <memcpy@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #73728	; 0x12000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <gettimeofday@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #73728	; 0x12000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <malloc@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #73728	; 0x12000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <__libc_start_main@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #73728	; 0x12000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <__gmon_start__@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #73728	; 0x12000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <exit@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #73728	; 0x12000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__errno_location@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #73728	; 0x12000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <__printf_chk@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #73728	; 0x12000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__fprintf_chk@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #73728	; 0x12000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <getrusage@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #73728	; 0x12000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #73728	; 0x12000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104f0 <.text>:
   104f0:	cmp	r0, #3
   104f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   104f8:	mov	r4, r1
   104fc:	strd	r6, [sp, #8]
   10500:	strd	r8, [sp, #16]
   10504:	strd	sl, [sp, #24]
   10508:	str	lr, [sp, #32]
   1050c:	vpush	{d8}
   10510:	sub	sp, sp, #124	; 0x7c
   10514:	bne	1073c <abort@plt+0x25c>
   10518:	mov	r2, #10
   1051c:	mov	r1, #0
   10520:	ldr	r0, [r4, #4]
   10524:	bl	1045c <strtol@plt>
   10528:	mov	r6, r0
   1052c:	mov	r2, #10
   10530:	ldr	r0, [r4, #8]
   10534:	mov	r1, #0
   10538:	bl	1045c <strtol@plt>
   1053c:	mov	r7, r0
   10540:	mov	r0, r6
   10544:	bl	12270 <abort@plt+0x1d90>
   10548:	subs	r8, r0, #0
   1054c:	beq	10714 <abort@plt+0x234>
   10550:	cmp	r6, #0
   10554:	beq	105c0 <abort@plt+0xe0>
   10558:	movw	ip, #27449	; 0x6b39
   1055c:	movt	ip, #8405	; 0x20d5
   10560:	movw	r0, #34391	; 0x8657
   10564:	movt	r0, #17519	; 0x446f
   10568:	sub	r1, r8, #1
   1056c:	mov	r3, #0
   10570:	movw	r4, #499	; 0x1f3
   10574:	mov	lr, #101	; 0x65
   10578:	umull	r2, r5, r0, r3
   1057c:	sub	sl, r3, #5
   10580:	sub	r9, r3, #1
   10584:	umull	fp, r2, ip, r3
   10588:	mul	r9, sl, r9
   1058c:	sub	sl, r3, r5
   10590:	add	r5, r5, sl, lsr #1
   10594:	lsr	r2, r2, #6
   10598:	lsr	r5, r5, #6
   1059c:	mul	r9, r3, r9
   105a0:	mls	r2, r4, r2, r3
   105a4:	mls	r5, lr, r5, r3
   105a8:	add	r3, r3, #1
   105ac:	cmp	r6, r3
   105b0:	add	r2, r2, r5
   105b4:	add	r2, r2, r9, lsr #6
   105b8:	strb	r2, [r1, #1]!
   105bc:	bne	10578 <abort@plt+0x98>
   105c0:	add	r1, sp, #48	; 0x30
   105c4:	mov	r0, #0
   105c8:	bl	104d4 <getrusage@plt>
   105cc:	ldrd	r4, [sp, #48]	; 0x30
   105d0:	mov	r1, #0
   105d4:	add	r0, sp, #12
   105d8:	ldrd	r2, [sp, #56]	; 0x38
   105dc:	strd	r4, [sp, #20]
   105e0:	strd	r2, [sp, #28]
   105e4:	bl	10474 <gettimeofday@plt>
   105e8:	cmp	r7, #0
   105ec:	ble	10610 <abort@plt+0x130>
   105f0:	mov	r4, #0
   105f4:	add	r4, r4, #1
   105f8:	add	r2, sp, #48	; 0x30
   105fc:	mov	r1, r6
   10600:	mov	r0, r8
   10604:	bl	12148 <abort@plt+0x1c68>
   10608:	cmp	r4, r7
   1060c:	bne	105f4 <abort@plt+0x114>
   10610:	mov	r1, #0
   10614:	add	r0, sp, #4
   10618:	vldr	d8, [pc, #328]	; 10768 <abort@plt+0x288>
   1061c:	bl	10474 <gettimeofday@plt>
   10620:	add	r1, sp, #48	; 0x30
   10624:	mov	r0, #0
   10628:	bl	104d4 <getrusage@plt>
   1062c:	ldmib	sp, {r3, lr}
   10630:	movw	r2, #16960	; 0x4240
   10634:	movt	r2, #15
   10638:	movw	r1, #9040	; 0x2350
   1063c:	movt	r1, #1
   10640:	ldr	ip, [sp, #12]
   10644:	mov	r0, #1
   10648:	ldr	r4, [sp, #20]
   1064c:	ldr	r6, [sp, #28]
   10650:	sub	r3, r3, ip
   10654:	ldr	ip, [sp, #16]
   10658:	mla	r3, r2, r3, lr
   1065c:	ldr	lr, [sp, #48]	; 0x30
   10660:	ldr	r5, [sp, #52]	; 0x34
   10664:	sub	r3, r3, ip
   10668:	ldr	ip, [sp, #56]	; 0x38
   1066c:	vmov	s15, r3
   10670:	sub	lr, lr, r4
   10674:	ldr	r4, [sp, #60]	; 0x3c
   10678:	str	r3, [sp, #36]	; 0x24
   1067c:	mla	lr, r2, lr, r5
   10680:	ldr	r3, [sp, #24]
   10684:	sub	ip, ip, r6
   10688:	mla	ip, r2, ip, r4
   1068c:	ldr	r4, [sp, #32]
   10690:	sub	lr, lr, r3
   10694:	vcvt.f64.s32	d7, s15
   10698:	str	lr, [sp, #40]	; 0x28
   1069c:	sub	ip, ip, r4
   106a0:	str	ip, [sp, #44]	; 0x2c
   106a4:	vdiv.f64	d7, d7, d8
   106a8:	vmov	r2, r3, d7
   106ac:	bl	104bc <__printf_chk@plt>
   106b0:	vldr	s15, [sp, #40]	; 0x28
   106b4:	movw	r1, #9056	; 0x2360
   106b8:	movt	r1, #1
   106bc:	mov	r0, #1
   106c0:	vcvt.f64.s32	d7, s15
   106c4:	vdiv.f64	d7, d7, d8
   106c8:	vmov	r2, r3, d7
   106cc:	bl	104bc <__printf_chk@plt>
   106d0:	vldr	s15, [sp, #44]	; 0x2c
   106d4:	movw	r1, #9068	; 0x236c
   106d8:	movt	r1, #1
   106dc:	mov	r0, #1
   106e0:	vcvt.f64.s32	d7, s15
   106e4:	vdiv.f64	d7, d7, d8
   106e8:	vmov	r2, r3, d7
   106ec:	bl	104bc <__printf_chk@plt>
   106f0:	mov	r0, #0
   106f4:	add	sp, sp, #124	; 0x7c
   106f8:	vpop	{d8}
   106fc:	ldrd	r4, [sp]
   10700:	ldrd	r6, [sp, #8]
   10704:	ldrd	r8, [sp, #16]
   10708:	ldrd	sl, [sp, #24]
   1070c:	add	sp, sp, #32
   10710:	pop	{pc}		; (ldr pc, [sp], #4)
   10714:	movw	r0, #12360	; 0x3048
   10718:	movt	r0, #2
   1071c:	ldr	r3, [r4]
   10720:	movw	r2, #9016	; 0x2338
   10724:	movt	r2, #1
   10728:	mov	r1, #1
   1072c:	ldr	r0, [r0]
   10730:	bl	104c8 <__fprintf_chk@plt>
   10734:	mov	r0, #1
   10738:	b	106f4 <abort@plt+0x214>
   1073c:	movw	r0, #12360	; 0x3048
   10740:	movt	r0, #2
   10744:	ldr	r3, [r4]
   10748:	movw	r2, #8988	; 0x231c
   1074c:	movt	r2, #1
   10750:	mov	r1, #1
   10754:	ldr	r0, [r0]
   10758:	bl	104c8 <__fprintf_chk@plt>
   1075c:	mov	r0, #1
   10760:	bl	104a4 <exit@plt>
   10764:	nop	{0}
   10768:	andeq	r0, r0, r0
   1076c:	smlawbmi	lr, r0, r4, r8
   10770:	mov	fp, #0
   10774:	mov	lr, #0
   10778:	pop	{r1}		; (ldr r1, [sp], #4)
   1077c:	mov	r2, sp
   10780:	push	{r2}		; (str r2, [sp, #-4]!)
   10784:	push	{r0}		; (str r0, [sp, #-4]!)
   10788:	ldr	ip, [pc, #16]	; 107a0 <abort@plt+0x2c0>
   1078c:	push	{ip}		; (str ip, [sp, #-4]!)
   10790:	ldr	r0, [pc, #12]	; 107a4 <abort@plt+0x2c4>
   10794:	ldr	r3, [pc, #12]	; 107a8 <abort@plt+0x2c8>
   10798:	bl	1048c <__libc_start_main@plt>
   1079c:	bl	104e0 <abort@plt>
   107a0:	andeq	r2, r1, ip, lsl #6
   107a4:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   107a8:	andeq	r2, r1, ip, lsr #5
   107ac:	ldr	r3, [pc, #20]	; 107c8 <abort@plt+0x2e8>
   107b0:	ldr	r2, [pc, #20]	; 107cc <abort@plt+0x2ec>
   107b4:	add	r3, pc, r3
   107b8:	ldr	r2, [r3, r2]
   107bc:	cmp	r2, #0
   107c0:	bxeq	lr
   107c4:	b	10498 <__gmon_start__@plt>
   107c8:	andeq	r2, r1, r4, asr #16
   107cc:	andeq	r0, r0, ip, lsr r0
   107d0:	ldr	r0, [pc, #24]	; 107f0 <abort@plt+0x310>
   107d4:	ldr	r3, [pc, #24]	; 107f4 <abort@plt+0x314>
   107d8:	cmp	r3, r0
   107dc:	bxeq	lr
   107e0:	ldr	r3, [pc, #16]	; 107f8 <abort@plt+0x318>
   107e4:	cmp	r3, #0
   107e8:	bxeq	lr
   107ec:	bx	r3
   107f0:	andeq	r3, r2, r8, asr #32
   107f4:	andeq	r3, r2, r8, asr #32
   107f8:	andeq	r0, r0, r0
   107fc:	ldr	r0, [pc, #36]	; 10828 <abort@plt+0x348>
   10800:	ldr	r1, [pc, #36]	; 1082c <abort@plt+0x34c>
   10804:	sub	r1, r1, r0
   10808:	asr	r1, r1, #2
   1080c:	add	r1, r1, r1, lsr #31
   10810:	asrs	r1, r1, #1
   10814:	bxeq	lr
   10818:	ldr	r3, [pc, #16]	; 10830 <abort@plt+0x350>
   1081c:	cmp	r3, #0
   10820:	bxeq	lr
   10824:	bx	r3
   10828:	andeq	r3, r2, r8, asr #32
   1082c:	andeq	r3, r2, r8, asr #32
   10830:	andeq	r0, r0, r0
   10834:	push	{r4, lr}
   10838:	ldr	r4, [pc, #24]	; 10858 <abort@plt+0x378>
   1083c:	ldrb	r3, [r4]
   10840:	cmp	r3, #0
   10844:	popne	{r4, pc}
   10848:	bl	107d0 <abort@plt+0x2f0>
   1084c:	mov	r3, #1
   10850:	strb	r3, [r4]
   10854:	pop	{r4, pc}
   10858:	andeq	r3, r2, ip, asr #32
   1085c:	b	107fc <abort@plt+0x31c>
   10860:	movw	r3, #8961	; 0x2301
   10864:	movt	r3, #26437	; 0x6745
   10868:	push	{lr}		; (str lr, [sp, #-4]!)
   1086c:	movw	lr, #43913	; 0xab89
   10870:	movt	lr, #61389	; 0xefcd
   10874:	movw	ip, #56574	; 0xdcfe
   10878:	movt	ip, #39098	; 0x98ba
   1087c:	movw	r1, #21622	; 0x5476
   10880:	movt	r1, #4146	; 0x1032
   10884:	stm	r0, {r3, lr}
   10888:	movw	r2, #57840	; 0xe1f0
   1088c:	movt	r2, #50130	; 0xc3d2
   10890:	str	ip, [r0, #8]
   10894:	mov	r3, #0
   10898:	str	r1, [r0, #12]
   1089c:	str	r2, [r0, #16]
   108a0:	str	r3, [r0, #20]
   108a4:	str	r3, [r0, #24]
   108a8:	str	r3, [r0, #28]
   108ac:	pop	{pc}		; (ldr pc, [sp], #4)
   108b0:	mov	r3, r0
   108b4:	mov	r0, r1
   108b8:	ldr	r2, [r3]
   108bc:	rev	r2, r2
   108c0:	str	r2, [r1]
   108c4:	ldr	r2, [r3, #4]
   108c8:	rev	r2, r2
   108cc:	str	r2, [r1, #4]
   108d0:	ldr	r2, [r3, #8]
   108d4:	rev	r2, r2
   108d8:	str	r2, [r1, #8]
   108dc:	ldr	r2, [r3, #12]
   108e0:	rev	r2, r2
   108e4:	str	r2, [r1, #12]
   108e8:	ldr	r3, [r3, #16]
   108ec:	rev	r3, r3
   108f0:	str	r3, [r1, #16]
   108f4:	bx	lr
   108f8:	ldr	r3, [r2, #20]
   108fc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   10900:	ldr	ip, [r2, #24]
   10904:	strd	r6, [sp, #8]
   10908:	mov	r6, r2
   1090c:	str	lr, [sp, #32]
   10910:	bic	lr, r1, #3
   10914:	adds	r3, r3, r1
   10918:	add	r5, r0, lr
   1091c:	strd	r8, [sp, #16]
   10920:	movcs	r4, #1
   10924:	movcc	r4, #0
   10928:	strd	sl, [sp, #24]
   1092c:	add	ip, ip, r4
   10930:	sub	sp, sp, #140	; 0x8c
   10934:	ldr	r1, [r2, #4]
   10938:	cmp	r0, r5
   1093c:	mov	r5, r2
   10940:	str	r2, [sp, #128]	; 0x80
   10944:	ldr	r2, [r2]
   10948:	str	r3, [r6, #20]
   1094c:	ldr	r3, [r6, #12]
   10950:	ldr	r6, [r6, #8]
   10954:	str	ip, [r5, #24]
   10958:	ldr	ip, [r5, #16]
   1095c:	bcs	11ea0 <abort@plt+0x19c0>
   10960:	add	r4, r0, #128	; 0x80
   10964:	sub	lr, lr, #1
   10968:	str	r2, [sp, #108]	; 0x6c
   1096c:	add	r0, r0, #64	; 0x40
   10970:	bic	lr, lr, #63	; 0x3f
   10974:	str	r0, [sp, #8]
   10978:	add	r0, lr, r4
   1097c:	mov	lr, r6
   10980:	str	r1, [sp, #112]	; 0x70
   10984:	str	r6, [sp, #116]	; 0x74
   10988:	str	r0, [sp, #132]	; 0x84
   1098c:	movw	r0, #31129	; 0x7999
   10990:	movt	r0, #23170	; 0x5a82
   10994:	str	r0, [sp, #4]
   10998:	movw	r0, #60321	; 0xeba1
   1099c:	movt	r0, #28377	; 0x6ed9
   109a0:	str	r3, [sp, #120]	; 0x78
   109a4:	str	r0, [sp, #16]
   109a8:	movw	r0, #48348	; 0xbcdc
   109ac:	movt	r0, #36635	; 0x8f1b
   109b0:	str	ip, [sp, #124]	; 0x7c
   109b4:	str	r0, [sp, #104]	; 0x68
   109b8:	movw	r0, #49622	; 0xc1d6
   109bc:	movt	r0, #51810	; 0xca62
   109c0:	str	r0, [sp, #12]
   109c4:	ldr	r9, [sp, #4]
   109c8:	ror	r5, r1, #2
   109cc:	eor	r0, lr, r3
   109d0:	and	r1, r1, r0
   109d4:	ror	r0, r2, #2
   109d8:	ldr	r7, [sp, #8]
   109dc:	eor	r4, r5, lr
   109e0:	eor	r1, r1, r3
   109e4:	and	r4, r4, r2
   109e8:	eor	r6, r5, r0
   109ec:	eor	r4, r4, lr
   109f0:	ldr	fp, [r7, #-64]	; 0xffffffc0
   109f4:	ldr	sl, [r7, #-60]	; 0xffffffc4
   109f8:	ldr	r8, [r7, #-56]	; 0xffffffc8
   109fc:	rev	r7, fp
   10a00:	ldr	fp, [sp, #8]
   10a04:	str	r7, [sp, #20]
   10a08:	add	r7, r7, r9
   10a0c:	add	r7, r7, r2, ror #27
   10a10:	rev	r2, sl
   10a14:	str	r2, [sp, #44]	; 0x2c
   10a18:	add	r2, r2, r3
   10a1c:	add	r7, r1, r7
   10a20:	ldr	r3, [sp, #8]
   10a24:	add	r2, r2, r9
   10a28:	add	ip, r7, ip
   10a2c:	add	r2, r4, r2
   10a30:	and	r6, r6, ip
   10a34:	ror	r4, ip, #2
   10a38:	ldr	fp, [fp, #-52]	; 0xffffffcc
   10a3c:	rev	r9, r8
   10a40:	eor	r6, r6, r5
   10a44:	eor	r1, r0, r4
   10a48:	ldr	sl, [r3, #-48]	; 0xffffffd0
   10a4c:	ldr	r7, [r3, #-44]	; 0xffffffd4
   10a50:	rev	fp, fp
   10a54:	str	sl, [sp, #8]
   10a58:	mov	sl, r3
   10a5c:	add	r3, r2, ip, ror #27
   10a60:	ldr	ip, [sp, #4]
   10a64:	add	r2, r9, lr
   10a68:	str	fp, [sp, #24]
   10a6c:	and	r1, r1, r3
   10a70:	ror	lr, r3, #2
   10a74:	ldr	r8, [sl, #-40]	; 0xffffffd8
   10a78:	eor	r1, r1, r0
   10a7c:	add	r2, r2, ip
   10a80:	add	ip, fp, ip
   10a84:	add	r2, r6, r2
   10a88:	mov	fp, sl
   10a8c:	ldr	r6, [sl, #-36]	; 0xffffffdc
   10a90:	add	r2, r2, r3, ror #27
   10a94:	add	r5, ip, r5
   10a98:	rev	r8, r8
   10a9c:	ldr	sl, [sp, #8]
   10aa0:	add	r1, r1, r5
   10aa4:	str	fp, [sp, #8]
   10aa8:	add	r1, r1, r2, ror #27
   10aac:	str	r8, [sp, #36]	; 0x24
   10ab0:	rev	r3, sl
   10ab4:	ldr	sl, [fp, #-32]	; 0xffffffe0
   10ab8:	mov	r5, r3
   10abc:	eor	r3, r4, lr
   10ac0:	mov	ip, r5
   10ac4:	and	r3, r3, r2
   10ac8:	ror	r2, r2, #2
   10acc:	str	r5, [sp, #28]
   10ad0:	eor	r3, r3, r4
   10ad4:	ldr	r5, [sp, #4]
   10ad8:	add	ip, ip, r5
   10adc:	add	ip, ip, r0
   10ae0:	rev	r0, r7
   10ae4:	mov	fp, r0
   10ae8:	add	r3, r3, ip
   10aec:	ror	r0, r1, #2
   10af0:	add	r5, fp, r5
   10af4:	eor	ip, lr, r2
   10af8:	add	r3, r3, r1, ror #27
   10afc:	str	fp, [sp, #32]
   10b00:	add	r5, r5, r4
   10b04:	and	ip, ip, r1
   10b08:	ldr	fp, [sp, #8]
   10b0c:	eor	ip, ip, lr
   10b10:	eor	r1, r2, r0
   10b14:	add	ip, ip, r5
   10b18:	and	r1, r1, r3
   10b1c:	ldmib	sp, {r5, r7}
   10b20:	add	ip, ip, r3, ror #27
   10b24:	eor	r1, r1, r2
   10b28:	ldr	r4, [fp, #-24]	; 0xffffffe8
   10b2c:	add	r5, r8, r5
   10b30:	ldr	r7, [r7, #-28]	; 0xffffffe4
   10b34:	add	lr, r5, lr
   10b38:	add	r1, r1, lr
   10b3c:	ror	lr, ip, #2
   10b40:	ldr	r8, [fp, #-20]	; 0xffffffec
   10b44:	str	r4, [sp, #52]	; 0x34
   10b48:	ror	r4, r3, #2
   10b4c:	rev	r3, r6
   10b50:	mov	r6, r3
   10b54:	ldr	r3, [fp, #-16]
   10b58:	add	r1, r1, ip, ror #27
   10b5c:	eor	r5, r0, r4
   10b60:	rev	r7, r7
   10b64:	and	ip, ip, r5
   10b68:	eor	ip, ip, r0
   10b6c:	str	r3, [sp, #60]	; 0x3c
   10b70:	mov	r3, r6
   10b74:	ldr	r5, [fp, #-12]
   10b78:	str	r7, [sp, #48]	; 0x30
   10b7c:	str	r6, [sp, #72]	; 0x48
   10b80:	ldr	r6, [sp, #4]
   10b84:	str	r5, [sp, #4]
   10b88:	rev	r5, sl
   10b8c:	ldr	sl, [fp, #-8]
   10b90:	str	r5, [sp, #40]	; 0x28
   10b94:	ldr	fp, [fp, #-4]
   10b98:	add	r3, r3, r6
   10b9c:	add	r5, r5, r6
   10ba0:	add	r2, r3, r2
   10ba4:	eor	r3, r4, lr
   10ba8:	add	r2, ip, r2
   10bac:	ror	ip, r1, #2
   10bb0:	and	r3, r3, r1
   10bb4:	add	r2, r2, r1, ror #27
   10bb8:	add	r5, r5, r0
   10bbc:	eor	r3, r3, r4
   10bc0:	eor	r1, lr, ip
   10bc4:	add	r3, r3, r5
   10bc8:	str	fp, [sp, #68]	; 0x44
   10bcc:	mov	fp, r7
   10bd0:	and	r1, r1, r2
   10bd4:	add	r5, fp, r6
   10bd8:	eor	r1, r1, lr
   10bdc:	ror	r0, r2, #2
   10be0:	add	r4, r5, r4
   10be4:	add	r3, r3, r2, ror #27
   10be8:	mov	r7, r6
   10bec:	add	r1, r1, r4
   10bf0:	ldr	fp, [sp, #20]
   10bf4:	ror	r6, r3, #2
   10bf8:	ldr	r4, [sp, #52]	; 0x34
   10bfc:	add	r1, r1, r3, ror #27
   10c00:	eor	fp, fp, r9
   10c04:	rev	r2, r4
   10c08:	eor	r4, ip, r0
   10c0c:	and	r3, r3, r4
   10c10:	rev	r4, r8
   10c14:	str	r2, [sp, #52]	; 0x34
   10c18:	add	r2, r2, r7
   10c1c:	eor	r3, r3, ip
   10c20:	add	r2, r2, lr
   10c24:	ror	lr, r1, #2
   10c28:	str	r4, [sp, #56]	; 0x38
   10c2c:	add	r3, r3, r2
   10c30:	eor	r2, r0, r6
   10c34:	add	r3, r3, r1, ror #27
   10c38:	and	r2, r2, r1
   10c3c:	ldr	r1, [sp, #60]	; 0x3c
   10c40:	add	r4, r4, r7
   10c44:	eor	r2, r2, r0
   10c48:	add	ip, r4, ip
   10c4c:	ror	r5, r3, #2
   10c50:	add	r2, r2, ip
   10c54:	add	r2, r2, r3, ror #27
   10c58:	eor	r4, lr, r5
   10c5c:	rev	r8, r1
   10c60:	eor	r1, r6, lr
   10c64:	and	r1, r1, r3
   10c68:	add	ip, r8, r7
   10c6c:	eor	r3, r1, r6
   10c70:	ldr	r1, [sp, #4]
   10c74:	add	r0, ip, r0
   10c78:	add	r3, r3, r0
   10c7c:	str	r8, [sp, #64]	; 0x40
   10c80:	ror	r8, r2, #2
   10c84:	add	r3, r3, r2, ror #27
   10c88:	and	r2, r2, r4
   10c8c:	eor	r2, r2, lr
   10c90:	eor	ip, r5, r8
   10c94:	ror	r4, r3, #2
   10c98:	and	ip, ip, r3
   10c9c:	rev	r1, r1
   10ca0:	eor	ip, ip, r5
   10ca4:	add	r0, r1, r7
   10ca8:	add	r0, r0, r6
   10cac:	add	r0, r2, r0
   10cb0:	rev	r2, sl
   10cb4:	add	r6, r2, r7
   10cb8:	add	r0, r0, r3, ror #27
   10cbc:	ldr	r3, [sp, #40]	; 0x28
   10cc0:	add	r6, r6, lr
   10cc4:	mov	sl, r7
   10cc8:	ldr	lr, [sp, #68]	; 0x44
   10ccc:	add	ip, ip, r6
   10cd0:	ror	r7, r0, #2
   10cd4:	str	r2, [sp, #60]	; 0x3c
   10cd8:	add	ip, ip, r0, ror #27
   10cdc:	str	sl, [sp, #4]
   10ce0:	eor	fp, fp, r3
   10ce4:	mov	r3, sl
   10ce8:	ldr	r6, [sp, #24]
   10cec:	eor	fp, fp, r1
   10cf0:	rev	r2, lr
   10cf4:	eor	lr, r8, r4
   10cf8:	ror	fp, fp, #31
   10cfc:	add	sl, r2, sl
   10d00:	and	lr, lr, r0
   10d04:	str	r2, [sp, #68]	; 0x44
   10d08:	eor	r0, lr, r8
   10d0c:	add	r5, sl, r5
   10d10:	ldr	lr, [sp, #28]
   10d14:	eor	sl, r4, r7
   10d18:	add	r0, r0, r5
   10d1c:	add	r0, r0, ip, ror #27
   10d20:	ldr	r2, [sp, #44]	; 0x2c
   10d24:	ror	r5, ip, #2
   10d28:	and	ip, ip, sl
   10d2c:	eor	ip, ip, r4
   10d30:	ldr	sl, [sp, #52]	; 0x34
   10d34:	eor	lr, r9, lr
   10d38:	ldr	r9, [sp, #60]	; 0x3c
   10d3c:	eor	r2, r2, r6
   10d40:	mov	r6, r2
   10d44:	ldr	r2, [sp, #48]	; 0x30
   10d48:	eor	sl, lr, sl
   10d4c:	eor	r6, r6, r2
   10d50:	ldr	r2, [sp, #68]	; 0x44
   10d54:	eor	r6, r6, r9
   10d58:	add	r9, fp, r3
   10d5c:	add	r9, r9, r8
   10d60:	ror	lr, r6, #31
   10d64:	add	r6, ip, r9
   10d68:	ldr	r9, [sp, #24]
   10d6c:	eor	ip, r7, r5
   10d70:	add	r6, r6, r0, ror #27
   10d74:	eor	r8, sl, r2
   10d78:	ldr	r2, [sp, #32]
   10d7c:	str	lr, [sp, #20]
   10d80:	ror	lr, r0, #2
   10d84:	and	r0, r0, ip
   10d88:	eor	sl, r9, r2
   10d8c:	ror	r2, r8, #31
   10d90:	ldr	r8, [sp, #20]
   10d94:	mov	r9, r3
   10d98:	ldr	ip, [sp, #56]	; 0x38
   10d9c:	ldr	r3, [sp, #36]	; 0x24
   10da0:	add	r9, r8, r9
   10da4:	ldr	r8, [sp, #28]
   10da8:	add	r9, r9, r4
   10dac:	ror	r4, r6, #2
   10db0:	eor	sl, sl, ip
   10db4:	eor	ip, r0, r7
   10db8:	eor	sl, sl, fp
   10dbc:	add	ip, ip, r9
   10dc0:	ldr	r9, [sp, #4]
   10dc4:	ror	sl, sl, #31
   10dc8:	eor	r0, r5, lr
   10dcc:	and	r0, r0, r6
   10dd0:	eor	r8, r8, r3
   10dd4:	ldr	r3, [sp, #72]	; 0x48
   10dd8:	eor	r0, r0, r5
   10ddc:	str	sl, [sp, #24]
   10de0:	ldr	sl, [sp, #64]	; 0x40
   10de4:	add	r9, r2, r9
   10de8:	add	r9, r9, r7
   10dec:	str	r2, [sp, #72]	; 0x48
   10df0:	add	r0, r0, r9
   10df4:	eor	r9, lr, r4
   10df8:	eor	r8, r8, sl
   10dfc:	add	sl, ip, r6, ror #27
   10e00:	ldr	ip, [sp, #20]
   10e04:	ldr	r6, [sp, #32]
   10e08:	eor	r8, r8, ip
   10e0c:	ror	ip, r8, #31
   10e10:	ldr	r8, [sp, #24]
   10e14:	eor	r7, r6, r3
   10e18:	ror	r6, sl, #2
   10e1c:	eor	r7, r7, r1
   10e20:	eor	r7, r7, r2
   10e24:	str	ip, [sp, #28]
   10e28:	add	ip, r0, sl, ror #27
   10e2c:	and	sl, sl, r9
   10e30:	ror	r9, r7, #31
   10e34:	ldr	r0, [sp, #4]
   10e38:	ldr	r7, [sp, #40]	; 0x28
   10e3c:	str	r9, [sp, #32]
   10e40:	ldr	r9, [sp, #36]	; 0x24
   10e44:	add	r0, r8, r0
   10e48:	add	r5, r0, r5
   10e4c:	eor	r0, sl, lr
   10e50:	ldr	r8, [sp, #16]
   10e54:	add	r0, r0, r5
   10e58:	eor	r5, r4, r6
   10e5c:	ldr	r2, [sp, #60]	; 0x3c
   10e60:	add	r0, r0, ip, ror #27
   10e64:	eor	sl, r9, r7
   10e68:	ror	r9, ip, #2
   10e6c:	eor	ip, ip, r5
   10e70:	ldr	r7, [sp, #28]
   10e74:	ldr	r5, [sp, #48]	; 0x30
   10e78:	eor	sl, sl, r2
   10e7c:	ldr	r2, [sp, #24]
   10e80:	add	r7, r7, r8
   10e84:	add	lr, r7, lr
   10e88:	add	lr, ip, lr
   10e8c:	eor	r7, r3, r5
   10e90:	ror	r5, r0, #2
   10e94:	eor	ip, r6, r9
   10e98:	add	lr, lr, r0, ror #27
   10e9c:	mov	r3, r8
   10ea0:	eor	sl, sl, r2
   10ea4:	eor	ip, ip, r0
   10ea8:	ldr	r2, [sp, #32]
   10eac:	ror	sl, sl, #31
   10eb0:	ldr	r0, [sp, #40]	; 0x28
   10eb4:	str	sl, [sp, #36]	; 0x24
   10eb8:	ldr	sl, [sp, #68]	; 0x44
   10ebc:	add	r8, r2, r8
   10ec0:	add	r4, r8, r4
   10ec4:	add	ip, ip, r4
   10ec8:	eor	r7, r7, sl
   10ecc:	ldr	sl, [sp, #52]	; 0x34
   10ed0:	eor	sl, r0, sl
   10ed4:	ldr	r0, [sp, #28]
   10ed8:	eor	sl, sl, fp
   10edc:	eor	sl, sl, r2
   10ee0:	eor	r8, r7, r0
   10ee4:	ror	r7, lr, #2
   10ee8:	ror	r4, r8, #31
   10eec:	str	r4, [sp, #40]	; 0x28
   10ef0:	ldr	r4, [sp, #36]	; 0x24
   10ef4:	add	r0, r4, r3
   10ef8:	add	r4, ip, lr, ror #27
   10efc:	eor	ip, r9, r5
   10f00:	add	r0, r0, r6
   10f04:	ror	r6, sl, #31
   10f08:	eor	lr, lr, ip
   10f0c:	ldr	ip, [sp, #48]	; 0x30
   10f10:	add	lr, lr, r0
   10f14:	ror	r8, r4, #2
   10f18:	add	lr, lr, r4, ror #27
   10f1c:	str	r6, [sp, #44]	; 0x2c
   10f20:	ldr	r6, [sp, #56]	; 0x38
   10f24:	ldr	r3, [sp, #40]	; 0x28
   10f28:	ldr	sl, [sp, #16]
   10f2c:	eor	r6, ip, r6
   10f30:	eor	ip, r5, r7
   10f34:	ldr	r2, [sp, #20]
   10f38:	eor	ip, ip, r4
   10f3c:	ldr	r4, [sp, #64]	; 0x40
   10f40:	add	r0, r3, sl
   10f44:	add	r0, r0, r9
   10f48:	ldr	r9, [sp, #52]	; 0x34
   10f4c:	eor	r6, r6, r2
   10f50:	add	ip, ip, r0
   10f54:	ldr	r2, [sp, #36]	; 0x24
   10f58:	eor	r0, r7, r8
   10f5c:	add	ip, ip, lr, ror #27
   10f60:	eor	r4, r9, r4
   10f64:	ror	r9, lr, #2
   10f68:	eor	lr, lr, r0
   10f6c:	ldr	r0, [sp, #56]	; 0x38
   10f70:	eor	r6, r6, r2
   10f74:	ror	r6, r6, #31
   10f78:	ldr	r2, [sp, #44]	; 0x2c
   10f7c:	str	r6, [sp, #48]	; 0x30
   10f80:	ldr	r6, [sp, #72]	; 0x48
   10f84:	add	sl, r2, sl
   10f88:	add	r5, sl, r5
   10f8c:	ldr	sl, [sp, #16]
   10f90:	add	lr, lr, r5
   10f94:	ror	r5, ip, #2
   10f98:	add	lr, lr, ip, ror #27
   10f9c:	eor	r4, r4, r6
   10fa0:	eor	r6, r0, r1
   10fa4:	ldr	r0, [sp, #24]
   10fa8:	eor	r4, r4, r3
   10fac:	ldr	r3, [sp, #48]	; 0x30
   10fb0:	ror	r4, r4, #31
   10fb4:	eor	r6, r6, r0
   10fb8:	str	r4, [sp, #52]	; 0x34
   10fbc:	eor	r4, r8, r9
   10fc0:	eor	ip, ip, r4
   10fc4:	ldr	r4, [sp, #64]	; 0x40
   10fc8:	eor	r6, r6, r2
   10fcc:	add	r0, r3, sl
   10fd0:	ror	r6, r6, #31
   10fd4:	add	r7, r0, r7
   10fd8:	ldr	r0, [sp, #60]	; 0x3c
   10fdc:	add	ip, ip, r7
   10fe0:	mov	r2, r6
   10fe4:	ror	r6, lr, #2
   10fe8:	ldr	r7, [sp, #52]	; 0x34
   10fec:	add	ip, ip, lr, ror #27
   10ff0:	eor	r4, r4, r0
   10ff4:	eor	r0, r9, r5
   10ff8:	eor	r0, r0, lr
   10ffc:	mov	lr, r3
   11000:	ldr	r3, [sp, #68]	; 0x44
   11004:	add	r7, r7, sl
   11008:	ldr	sl, [sp, #28]
   1100c:	add	r8, r7, r8
   11010:	add	r8, r0, r8
   11014:	ldr	r7, [sp, #16]
   11018:	add	r8, r8, ip, ror #27
   1101c:	eor	r1, r1, r3
   11020:	mov	r3, r2
   11024:	ldr	r0, [sp, #32]
   11028:	eor	r4, r4, sl
   1102c:	ror	sl, ip, #2
   11030:	str	r3, [sp, #80]	; 0x50
   11034:	eor	r4, r4, lr
   11038:	ldr	r2, [sp, #60]	; 0x3c
   1103c:	ror	lr, r4, #31
   11040:	eor	r4, r5, r6
   11044:	eor	ip, ip, r4
   11048:	eor	r1, r1, r0
   1104c:	ror	r0, r8, #2
   11050:	str	lr, [sp, #56]	; 0x38
   11054:	add	lr, r3, r7
   11058:	add	r9, lr, r9
   1105c:	ldr	lr, [sp, #52]	; 0x34
   11060:	eor	r2, r2, fp
   11064:	add	r9, ip, r9
   11068:	mov	ip, r3
   1106c:	ldr	r3, [sp, #68]	; 0x44
   11070:	add	r9, r9, r8, ror #27
   11074:	eor	r1, r1, lr
   11078:	ldr	lr, [sp, #36]	; 0x24
   1107c:	ror	r4, r1, #31
   11080:	ldr	r1, [sp, #56]	; 0x38
   11084:	str	r4, [sp, #60]	; 0x3c
   11088:	eor	r2, r2, lr
   1108c:	mov	lr, r7
   11090:	eor	r2, r2, ip
   11094:	ror	ip, r9, #2
   11098:	add	r7, r1, r7
   1109c:	eor	r1, r6, sl
   110a0:	add	r5, r7, r5
   110a4:	ror	r7, r2, #31
   110a8:	ldr	r2, [sp, #20]
   110ac:	eor	r8, r8, r1
   110b0:	add	r5, r8, r5
   110b4:	str	r7, [sp, #64]	; 0x40
   110b8:	mov	r7, lr
   110bc:	add	lr, r4, lr
   110c0:	ldr	r4, [sp, #40]	; 0x28
   110c4:	add	r1, r5, r9, ror #27
   110c8:	add	r6, lr, r6
   110cc:	eor	r3, r3, r2
   110d0:	eor	r2, sl, r0
   110d4:	ldr	r8, [sp, #56]	; 0x38
   110d8:	eor	r9, r9, r2
   110dc:	add	r9, r9, r6
   110e0:	add	r9, r9, r1, ror #27
   110e4:	ldr	r2, [sp, #24]
   110e8:	eor	r3, r3, r4
   110ec:	ror	r4, r1, #2
   110f0:	ldr	lr, [sp, #72]	; 0x48
   110f4:	eor	r3, r3, r8
   110f8:	ror	r6, r3, #31
   110fc:	eor	r3, r0, ip
   11100:	ldr	r8, [sp, #20]
   11104:	eor	r3, r3, r1
   11108:	ldr	r1, [sp, #60]	; 0x3c
   1110c:	str	r6, [sp, #68]	; 0x44
   11110:	eor	fp, fp, lr
   11114:	ror	lr, r9, #2
   11118:	ldr	r6, [sp, #64]	; 0x40
   1111c:	add	r5, r6, r7
   11120:	ldr	r6, [sp, #44]	; 0x2c
   11124:	add	sl, r5, sl
   11128:	add	sl, r3, sl
   1112c:	eor	fp, fp, r6
   11130:	eor	r6, r8, r2
   11134:	add	r2, sl, r9, ror #27
   11138:	eor	fp, fp, r1
   1113c:	ldr	sl, [sp, #28]
   11140:	ror	r3, fp, #31
   11144:	ldr	r8, [sp, #48]	; 0x30
   11148:	str	r3, [sp, #20]
   1114c:	ldr	fp, [sp, #64]	; 0x40
   11150:	ldr	r3, [sp, #68]	; 0x44
   11154:	eor	r1, r6, r8
   11158:	ror	r6, r2, #2
   1115c:	eor	r1, r1, fp
   11160:	add	r5, r3, r7
   11164:	eor	r3, ip, r4
   11168:	eor	r9, r9, r3
   1116c:	ldr	r3, [sp, #72]	; 0x48
   11170:	add	r0, r5, r0
   11174:	add	r0, r9, r0
   11178:	mov	r9, r7
   1117c:	ror	r5, r1, #31
   11180:	eor	r1, r4, lr
   11184:	str	r5, [sp, #72]	; 0x48
   11188:	eor	r8, r3, sl
   1118c:	ldr	r3, [sp, #20]
   11190:	add	r7, r3, r7
   11194:	add	r3, r0, r2, ror #27
   11198:	ldr	r0, [sp, #52]	; 0x34
   1119c:	add	ip, r7, ip
   111a0:	eor	r2, r2, r1
   111a4:	ldr	r1, [sp, #32]
   111a8:	add	ip, r2, ip
   111ac:	add	ip, ip, r3, ror #27
   111b0:	ldr	r7, [sp, #68]	; 0x44
   111b4:	eor	r8, r8, r0
   111b8:	ror	r0, r3, #2
   111bc:	ldr	r2, [sp, #20]
   111c0:	eor	r8, r8, r7
   111c4:	ldr	r7, [sp, #24]
   111c8:	eor	sl, r7, r1
   111cc:	ror	r7, r8, #31
   111d0:	add	r8, r5, r9
   111d4:	eor	r5, lr, r6
   111d8:	add	r4, r8, r4
   111dc:	ror	r1, ip, #2
   111e0:	eor	r3, r3, r5
   111e4:	str	r7, [sp, #24]
   111e8:	add	r3, r3, r4
   111ec:	ldr	r7, [sp, #80]	; 0x50
   111f0:	eor	sl, sl, r7
   111f4:	ldr	r7, [sp, #36]	; 0x24
   111f8:	eor	sl, sl, r2
   111fc:	ror	sl, sl, #31
   11200:	ldr	r2, [sp, #28]
   11204:	str	sl, [sp, #28]
   11208:	ldr	sl, [sp, #56]	; 0x38
   1120c:	eor	r8, r2, r7
   11210:	add	r2, r3, ip, ror #27
   11214:	eor	r3, r6, r0
   11218:	eor	r3, r3, ip
   1121c:	eor	r4, r8, sl
   11220:	ldr	sl, [sp, #24]
   11224:	ldr	r8, [sp, #72]	; 0x48
   11228:	add	r5, sl, r9
   1122c:	add	lr, r5, lr
   11230:	eor	r4, r4, r8
   11234:	add	r3, r3, lr
   11238:	ror	ip, r4, #31
   1123c:	ldr	r4, [sp, #40]	; 0x28
   11240:	eor	lr, r0, r1
   11244:	add	r3, r3, r2, ror #27
   11248:	mov	r5, ip
   1124c:	ldr	ip, [sp, #32]
   11250:	eor	r7, ip, r4
   11254:	ldr	ip, [sp, #28]
   11258:	ror	r4, r2, #2
   1125c:	eor	r2, r2, lr
   11260:	add	r8, ip, r9
   11264:	ldr	ip, [sp, #60]	; 0x3c
   11268:	add	r6, r8, r6
   1126c:	str	r5, [sp, #76]	; 0x4c
   11270:	ldr	lr, [sp, #36]	; 0x24
   11274:	add	r6, r2, r6
   11278:	add	r6, r6, r3, ror #27
   1127c:	ldr	r2, [sp, #40]	; 0x28
   11280:	eor	r7, r7, ip
   11284:	ror	ip, r3, #2
   11288:	ldr	r8, [sp, #44]	; 0x2c
   1128c:	eor	r7, r7, sl
   11290:	eor	sl, lr, r8
   11294:	ror	lr, r7, #31
   11298:	add	r7, r5, r9
   1129c:	add	r0, r7, r0
   112a0:	eor	r5, r1, r4
   112a4:	ldr	r7, [sp, #48]	; 0x30
   112a8:	eor	sl, sl, fp
   112ac:	eor	r3, r3, r5
   112b0:	str	lr, [sp, #32]
   112b4:	add	r3, r3, r0
   112b8:	ldr	lr, [sp, #28]
   112bc:	eor	r8, r2, r7
   112c0:	add	r2, r3, r6, ror #27
   112c4:	eor	r3, r4, ip
   112c8:	ldr	r7, [sp, #76]	; 0x4c
   112cc:	eor	sl, sl, lr
   112d0:	ror	lr, r6, #2
   112d4:	eor	r6, r6, r3
   112d8:	ror	r0, sl, #31
   112dc:	ldr	fp, [sp, #32]
   112e0:	mov	sl, r0
   112e4:	ldr	r0, [sp, #68]	; 0x44
   112e8:	str	sl, [sp, #40]	; 0x28
   112ec:	add	r5, fp, r9
   112f0:	add	r1, r5, r1
   112f4:	eor	r0, r8, r0
   112f8:	ldr	r8, [sp, #52]	; 0x34
   112fc:	add	r6, r6, r1
   11300:	eor	r0, r0, r7
   11304:	add	r7, sl, r9
   11308:	ror	r1, r2, #2
   1130c:	ror	r3, r0, #31
   11310:	eor	r0, ip, lr
   11314:	add	r4, r7, r4
   11318:	eor	r7, r0, r2
   1131c:	add	r7, r7, r4
   11320:	str	r3, [sp, #36]	; 0x24
   11324:	ldr	r4, [sp, #36]	; 0x24
   11328:	ldr	r3, [sp, #44]	; 0x2c
   1132c:	eor	sl, r3, r8
   11330:	add	r3, r6, r2, ror #27
   11334:	ldr	r2, [sp, #20]
   11338:	add	r8, r4, r9
   1133c:	eor	r4, lr, r1
   11340:	mov	r9, fp
   11344:	ldr	fp, [sp, #80]	; 0x50
   11348:	ror	r5, r3, #2
   1134c:	add	r7, r7, r3, ror #27
   11350:	eor	r3, r3, r4
   11354:	add	ip, r8, ip
   11358:	add	r3, r3, ip
   1135c:	ldr	r8, [sp, #24]
   11360:	eor	sl, sl, r2
   11364:	add	r0, r3, r7, ror #27
   11368:	ldr	r2, [sp, #48]	; 0x30
   1136c:	eor	sl, sl, r9
   11370:	ror	ip, r7, #2
   11374:	ror	r9, sl, #31
   11378:	ldr	r4, [sp, #72]	; 0x48
   1137c:	ldr	sl, [sp, #104]	; 0x68
   11380:	eor	r6, r2, fp
   11384:	str	r9, [sp, #44]	; 0x2c
   11388:	eor	r6, r6, r4
   1138c:	ldr	r4, [sp, #40]	; 0x28
   11390:	add	r3, r9, sl
   11394:	add	lr, r3, lr
   11398:	orr	r3, r0, ip
   1139c:	add	lr, lr, r0, ror #27
   113a0:	and	r3, r3, r5
   113a4:	eor	r2, r6, r4
   113a8:	ldr	r4, [sp, #56]	; 0x38
   113ac:	ror	r6, r2, #31
   113b0:	ldr	r2, [sp, #52]	; 0x34
   113b4:	add	r9, r6, sl
   113b8:	str	r6, [sp, #48]	; 0x30
   113bc:	ldr	r6, [sp, #36]	; 0x24
   113c0:	eor	r4, r2, r4
   113c4:	orr	r2, r7, r5
   113c8:	eor	r4, r4, r8
   113cc:	and	r2, r2, r1
   113d0:	ror	r8, r0, #2
   113d4:	and	r7, r7, r5
   113d8:	add	r1, r9, r1
   113dc:	ldr	r9, [sp, #28]
   113e0:	eor	r4, r4, r6
   113e4:	mov	r6, fp
   113e8:	ldr	fp, [sp, #60]	; 0x3c
   113ec:	orr	r7, r2, r7
   113f0:	ror	r2, r4, #31
   113f4:	add	r7, r7, lr
   113f8:	and	r0, r0, ip
   113fc:	ldr	lr, [sp, #44]	; 0x2c
   11400:	orr	r0, r3, r0
   11404:	add	r3, r2, sl
   11408:	str	r2, [sp, #52]	; 0x34
   1140c:	add	r1, r0, r1
   11410:	add	r5, r3, r5
   11414:	ldr	r2, [sp, #56]	; 0x38
   11418:	add	r1, r1, r7, ror #27
   1141c:	eor	r6, r6, fp
   11420:	eor	r6, r6, r9
   11424:	ldr	fp, [sp, #64]	; 0x40
   11428:	ror	r9, r7, #2
   1142c:	eor	r6, r6, lr
   11430:	add	r5, r5, r1, ror #27
   11434:	ldr	lr, [sp, #76]	; 0x4c
   11438:	orr	r3, r1, r9
   1143c:	ror	r0, r6, #31
   11440:	and	r3, r3, r8
   11444:	add	r6, r0, sl
   11448:	eor	r4, r2, fp
   1144c:	str	r9, [sp, #64]	; 0x40
   11450:	and	r9, r1, r9
   11454:	orr	r2, r7, r8
   11458:	and	r7, r7, r8
   1145c:	str	r0, [sp, #56]	; 0x38
   11460:	eor	r4, r4, lr
   11464:	ror	lr, r1, #2
   11468:	ldr	r1, [sp, #48]	; 0x30
   1146c:	and	r2, r2, ip
   11470:	orr	r3, r3, r9
   11474:	orr	r2, r2, r7
   11478:	add	ip, r6, ip
   1147c:	ldr	r9, [sp, #64]	; 0x40
   11480:	add	ip, r3, ip
   11484:	add	r5, r2, r5
   11488:	ldr	r0, [sp, #68]	; 0x44
   1148c:	add	ip, ip, r5, ror #27
   11490:	eor	r4, r4, r1
   11494:	ror	r7, r4, #31
   11498:	ldr	r4, [sp, #40]	; 0x28
   1149c:	ldr	r1, [sp, #60]	; 0x3c
   114a0:	add	r3, r7, sl
   114a4:	mov	r6, r7
   114a8:	add	r8, r3, r8
   114ac:	ldr	r7, [sp, #32]
   114b0:	add	r8, r8, ip, ror #27
   114b4:	str	r6, [sp, #80]	; 0x50
   114b8:	ror	r6, r5, #2
   114bc:	ldr	r2, [sp, #52]	; 0x34
   114c0:	eor	r1, r1, r0
   114c4:	orr	r3, ip, r6
   114c8:	eor	r1, r1, r7
   114cc:	eor	r1, r1, r2
   114d0:	ldr	r2, [sp, #20]
   114d4:	ror	r7, r1, #31
   114d8:	orr	r1, r5, lr
   114dc:	and	r5, r5, lr
   114e0:	and	r1, r1, r9
   114e4:	and	r9, r3, lr
   114e8:	mov	r3, r0
   114ec:	ldr	r0, [sp, #72]	; 0x48
   114f0:	orr	r1, r1, r5
   114f4:	add	r8, r1, r8
   114f8:	str	r7, [sp, #60]	; 0x3c
   114fc:	add	r7, r7, sl
   11500:	eor	r2, fp, r2
   11504:	ldr	fp, [sp, #56]	; 0x38
   11508:	eor	r4, r2, r4
   1150c:	ror	r2, ip, #2
   11510:	and	ip, ip, r6
   11514:	orr	ip, r9, ip
   11518:	ldr	r9, [sp, #36]	; 0x24
   1151c:	eor	r3, r3, r0
   11520:	ldr	r0, [sp, #64]	; 0x40
   11524:	eor	r4, r4, fp
   11528:	ror	r5, r4, #31
   1152c:	ldr	fp, [sp, #20]
   11530:	eor	r3, r3, r9
   11534:	mov	r9, sl
   11538:	ror	r4, r8, #2
   1153c:	ldr	r1, [sp, #80]	; 0x50
   11540:	add	r0, r7, r0
   11544:	str	r5, [sp, #84]	; 0x54
   11548:	ldr	r7, [sp, #24]
   1154c:	add	ip, ip, r0
   11550:	orr	r0, r8, r2
   11554:	add	ip, ip, r8, ror #27
   11558:	and	r0, r0, r6
   1155c:	and	r8, r8, r2
   11560:	orr	r0, r0, r8
   11564:	eor	r3, r3, r1
   11568:	add	r1, r5, sl
   1156c:	ror	r5, ip, #2
   11570:	ror	r3, r3, #31
   11574:	add	lr, r1, lr
   11578:	ldr	sl, [sp, #72]	; 0x48
   1157c:	eor	fp, fp, r7
   11580:	add	lr, lr, ip, ror #27
   11584:	mov	r1, r3
   11588:	ldr	r3, [sp, #44]	; 0x2c
   1158c:	add	r7, r1, r9
   11590:	add	r0, r0, lr
   11594:	str	r1, [sp, #88]	; 0x58
   11598:	add	r6, r7, r6
   1159c:	mov	lr, r9
   115a0:	ldr	r1, [sp, #60]	; 0x3c
   115a4:	ror	r9, r0, #2
   115a8:	eor	fp, fp, r3
   115ac:	orr	r3, ip, r4
   115b0:	and	r3, r3, r2
   115b4:	and	ip, ip, r4
   115b8:	orr	ip, r3, ip
   115bc:	eor	fp, fp, r1
   115c0:	ldr	r1, [sp, #28]
   115c4:	add	ip, ip, r6
   115c8:	ror	r8, fp, #31
   115cc:	ldr	r6, [sp, #84]	; 0x54
   115d0:	add	ip, ip, r0, ror #27
   115d4:	mov	fp, r8
   115d8:	ldr	r8, [sp, #48]	; 0x30
   115dc:	eor	r1, sl, r1
   115e0:	str	fp, [sp, #64]	; 0x40
   115e4:	ldr	sl, [sp, #24]
   115e8:	eor	r1, r1, r8
   115ec:	eor	r3, r1, r6
   115f0:	ldr	r6, [sp, #76]	; 0x4c
   115f4:	add	r1, fp, lr
   115f8:	add	r2, r1, r2
   115fc:	orr	r1, r0, r5
   11600:	and	r1, r1, r4
   11604:	and	r0, r0, r5
   11608:	ldr	fp, [sp, #32]
   1160c:	orr	r1, r1, r0
   11610:	add	r2, r2, ip, ror #27
   11614:	ldr	r0, [sp, #56]	; 0x38
   11618:	eor	r8, sl, r6
   1161c:	ror	sl, r3, #31
   11620:	orr	r3, ip, r9
   11624:	ldr	r6, [sp, #52]	; 0x34
   11628:	and	r3, r3, r5
   1162c:	add	r2, r1, r2
   11630:	add	r7, sl, lr
   11634:	str	sl, [sp, #92]	; 0x5c
   11638:	add	r4, r7, r4
   1163c:	ldr	r1, [sp, #80]	; 0x50
   11640:	ldr	sl, [sp, #88]	; 0x58
   11644:	eor	r6, r8, r6
   11648:	mov	r8, lr
   1164c:	ror	lr, ip, #2
   11650:	and	ip, ip, r9
   11654:	orr	ip, r3, ip
   11658:	ldr	r3, [sp, #64]	; 0x40
   1165c:	add	ip, ip, r4
   11660:	ldr	r4, [sp, #40]	; 0x28
   11664:	add	ip, ip, r2, ror #27
   11668:	eor	r6, r6, sl
   1166c:	ldr	sl, [sp, #28]
   11670:	ror	r7, r6, #31
   11674:	str	r7, [sp, #96]	; 0x60
   11678:	eor	sl, sl, fp
   1167c:	ror	fp, r2, #2
   11680:	eor	sl, sl, r0
   11684:	ldr	r0, [sp, #76]	; 0x4c
   11688:	eor	sl, sl, r3
   1168c:	add	r3, r7, r8
   11690:	add	r5, r3, r5
   11694:	orr	r3, ip, fp
   11698:	ldr	r7, [sp, #32]
   1169c:	add	r5, r5, ip, ror #27
   116a0:	and	r3, r3, lr
   116a4:	eor	r4, r0, r4
   116a8:	ror	r0, sl, #31
   116ac:	ldr	sl, [sp, #92]	; 0x5c
   116b0:	eor	r4, r4, r1
   116b4:	mov	r6, r0
   116b8:	orr	r0, r2, lr
   116bc:	add	r1, r6, r8
   116c0:	and	r0, r0, r9
   116c4:	str	r6, [sp, #68]	; 0x44
   116c8:	ror	r6, ip, #2
   116cc:	and	ip, ip, fp
   116d0:	eor	r4, r4, sl
   116d4:	ldr	sl, [sp, #36]	; 0x24
   116d8:	add	r9, r1, r9
   116dc:	orr	r3, r3, ip
   116e0:	and	r2, r2, lr
   116e4:	ldr	ip, [sp, #60]	; 0x3c
   116e8:	add	r3, r3, r9
   116ec:	orr	r2, r0, r2
   116f0:	ror	r0, r4, #31
   116f4:	add	r5, r2, r5
   116f8:	ldr	r4, [sp, #36]	; 0x24
   116fc:	add	r3, r3, r5, ror #27
   11700:	eor	r7, r7, sl
   11704:	ldr	r9, [sp, #96]	; 0x60
   11708:	eor	r7, r7, ip
   1170c:	add	ip, r0, r8
   11710:	str	r0, [sp, #76]	; 0x4c
   11714:	ldr	sl, [sp, #40]	; 0x28
   11718:	add	lr, ip, lr
   1171c:	orr	r0, r5, r6
   11720:	and	r0, r0, fp
   11724:	add	lr, lr, r3, ror #27
   11728:	ldr	r2, [sp, #44]	; 0x2c
   1172c:	eor	r7, r7, r9
   11730:	ror	r9, r5, #2
   11734:	and	r5, r5, r6
   11738:	ror	r7, r7, #31
   1173c:	orr	r1, r3, r9
   11740:	mov	ip, r7
   11744:	ldr	r7, [sp, #84]	; 0x54
   11748:	and	r1, r1, r6
   1174c:	eor	sl, sl, r2
   11750:	str	ip, [sp, #100]	; 0x64
   11754:	eor	sl, sl, r7
   11758:	add	r7, ip, r8
   1175c:	ldr	ip, [sp, #68]	; 0x44
   11760:	add	r7, r7, fp
   11764:	ror	r8, r3, #2
   11768:	and	r3, r3, r9
   1176c:	ldr	fp, [sp, #88]	; 0x58
   11770:	orr	r3, r1, r3
   11774:	add	r1, r3, r7
   11778:	ldr	r3, [sp, #44]	; 0x2c
   1177c:	eor	r2, sl, ip
   11780:	ldr	ip, [sp, #48]	; 0x30
   11784:	ror	r2, r2, #31
   11788:	str	r2, [sp, #72]	; 0x48
   1178c:	eor	r4, r4, ip
   11790:	orr	ip, r0, r5
   11794:	ldr	r0, [sp, #52]	; 0x34
   11798:	add	ip, ip, lr
   1179c:	eor	fp, r4, fp
   117a0:	ldr	r4, [sp, #76]	; 0x4c
   117a4:	add	r1, r1, ip, ror #27
   117a8:	ror	r7, ip, #2
   117ac:	ldr	lr, [sp, #104]	; 0x68
   117b0:	eor	r5, r3, r0
   117b4:	orr	r0, ip, r8
   117b8:	ldr	r3, [sp, #64]	; 0x40
   117bc:	and	ip, ip, r8
   117c0:	and	r0, r0, r9
   117c4:	eor	fp, fp, r4
   117c8:	orr	r0, r0, ip
   117cc:	add	r4, r2, lr
   117d0:	mov	r2, lr
   117d4:	add	r4, r4, r6
   117d8:	ror	r6, fp, #31
   117dc:	ldr	fp, [sp, #56]	; 0x38
   117e0:	eor	r5, r5, r3
   117e4:	add	r4, r4, r1, ror #27
   117e8:	orr	r3, r1, r7
   117ec:	add	sl, r6, lr
   117f0:	ldr	lr, [sp, #100]	; 0x64
   117f4:	and	r3, r3, r8
   117f8:	add	r9, sl, r9
   117fc:	str	r6, [sp, #44]	; 0x2c
   11800:	ror	r6, r1, #2
   11804:	and	r1, r1, r7
   11808:	ldr	sl, [sp, #92]	; 0x5c
   1180c:	add	r0, r0, r4
   11810:	orr	r3, r3, r1
   11814:	ldr	r4, [sp, #52]	; 0x34
   11818:	add	r3, r3, r9
   1181c:	eor	r5, r5, lr
   11820:	add	r3, r3, r0, ror #27
   11824:	ldr	lr, [sp, #48]	; 0x30
   11828:	ror	r5, r5, #31
   1182c:	ldr	r1, [sp, #72]	; 0x48
   11830:	mov	ip, r5
   11834:	ror	r5, r0, #2
   11838:	eor	lr, lr, fp
   1183c:	ldr	fp, [sp, #80]	; 0x50
   11840:	eor	lr, lr, sl
   11844:	str	ip, [sp, #80]	; 0x50
   11848:	eor	lr, lr, r1
   1184c:	mov	r1, ip
   11850:	add	r1, r1, r2
   11854:	mov	ip, r2
   11858:	ldr	r2, [sp, #44]	; 0x2c
   1185c:	ror	r9, lr, #31
   11860:	add	r8, r1, r8
   11864:	orr	lr, r3, r5
   11868:	eor	sl, r4, fp
   1186c:	ldr	r4, [sp, #96]	; 0x60
   11870:	orr	r1, r0, r6
   11874:	and	lr, lr, r6
   11878:	add	r8, r8, r3, ror #27
   1187c:	and	r1, r1, r7
   11880:	str	r9, [sp, #48]	; 0x30
   11884:	eor	sl, sl, r4
   11888:	and	r4, r0, r6
   1188c:	ror	r0, r3, #2
   11890:	eor	sl, sl, r2
   11894:	and	r3, r3, r5
   11898:	ror	r2, sl, #31
   1189c:	ldr	sl, [sp, #60]	; 0x3c
   118a0:	orr	r3, lr, r3
   118a4:	orr	r1, r1, r4
   118a8:	ldr	lr, [sp, #68]	; 0x44
   118ac:	add	r8, r1, r8
   118b0:	str	r2, [sp, #20]
   118b4:	mov	r2, ip
   118b8:	add	ip, r9, ip
   118bc:	ldr	r1, [sp, #20]
   118c0:	add	r7, ip, r7
   118c4:	add	r3, r3, r7
   118c8:	ror	r7, r8, #2
   118cc:	ldr	r9, [sp, #56]	; 0x38
   118d0:	add	ip, r3, r8, ror #27
   118d4:	add	r3, r1, r2
   118d8:	add	r6, r3, r6
   118dc:	orr	r3, ip, r7
   118e0:	eor	r9, r9, sl
   118e4:	ldr	sl, [sp, #84]	; 0x54
   118e8:	add	r6, r6, ip, ror #27
   118ec:	eor	r4, r9, lr
   118f0:	and	r3, r3, r0
   118f4:	ldr	r9, [sp, #80]	; 0x50
   118f8:	eor	lr, fp, sl
   118fc:	ldr	fp, [sp, #88]	; 0x58
   11900:	eor	r4, r4, r9
   11904:	ldr	r9, [sp, #76]	; 0x4c
   11908:	ror	r1, r4, #31
   1190c:	ldr	r4, [sp, #60]	; 0x3c
   11910:	str	r1, [sp, #24]
   11914:	orr	r1, r8, r0
   11918:	and	r8, r8, r0
   1191c:	eor	lr, lr, r9
   11920:	ldr	r9, [sp, #48]	; 0x30
   11924:	and	r1, r1, r5
   11928:	orr	r1, r1, r8
   1192c:	mov	r8, r2
   11930:	ldr	r2, [sp, #20]
   11934:	add	r1, r1, r6
   11938:	eor	lr, lr, r9
   1193c:	eor	r9, r4, fp
   11940:	ror	r4, lr, #31
   11944:	ldr	lr, [sp, #100]	; 0x64
   11948:	str	r4, [sp, #28]
   1194c:	ror	r4, ip, #2
   11950:	and	ip, ip, r7
   11954:	orr	ip, r3, ip
   11958:	eor	lr, r9, lr
   1195c:	ldr	r9, [sp, #24]
   11960:	eor	lr, lr, r2
   11964:	ror	r6, lr, #31
   11968:	ldr	r2, [sp, #28]
   1196c:	add	r9, r9, r8
   11970:	ldr	r8, [sp, #64]	; 0x40
   11974:	add	r5, r9, r5
   11978:	str	r6, [sp, #32]
   1197c:	eor	r6, r7, r4
   11980:	add	ip, ip, r5
   11984:	ldr	r9, [sp, #12]
   11988:	ror	r5, r1, #2
   1198c:	add	ip, ip, r1, ror #27
   11990:	eor	r1, r1, r6
   11994:	ldr	r6, [sp, #24]
   11998:	eor	r8, sl, r8
   1199c:	ldr	lr, [sp, #72]	; 0x48
   119a0:	add	r3, r2, r9
   119a4:	add	r0, r3, r0
   119a8:	ldr	sl, [sp, #92]	; 0x5c
   119ac:	add	r3, r1, r0
   119b0:	ldr	r0, [sp, #32]
   119b4:	add	r3, r3, ip, ror #27
   119b8:	eor	r8, r8, lr
   119bc:	eor	r8, r8, r6
   119c0:	ror	r6, ip, #2
   119c4:	ror	r1, r8, #31
   119c8:	eor	lr, fp, sl
   119cc:	ldr	fp, [sp, #96]	; 0x60
   119d0:	add	r8, r0, r9
   119d4:	eor	r0, r4, r5
   119d8:	str	r1, [sp, #36]	; 0x24
   119dc:	eor	ip, ip, r0
   119e0:	mov	r0, r2
   119e4:	add	r7, r8, r7
   119e8:	ldr	r2, [sp, #36]	; 0x24
   119ec:	add	r7, ip, r7
   119f0:	ldr	r1, [sp, #44]	; 0x2c
   119f4:	add	r7, r7, r3, ror #27
   119f8:	ldr	r8, [sp, #64]	; 0x40
   119fc:	eor	lr, lr, r1
   11a00:	eor	r1, lr, r0
   11a04:	ror	lr, r3, #2
   11a08:	ror	ip, r1, #31
   11a0c:	eor	r0, r8, fp
   11a10:	ldr	r8, [sp, #32]
   11a14:	eor	r1, r5, r6
   11a18:	eor	r1, r1, r3
   11a1c:	str	ip, [sp, #40]	; 0x28
   11a20:	ldr	ip, [sp, #80]	; 0x50
   11a24:	eor	r0, r0, ip
   11a28:	add	ip, r2, r9
   11a2c:	eor	r0, r0, r8
   11a30:	ldr	r8, [sp, #40]	; 0x28
   11a34:	add	r4, ip, r4
   11a38:	ror	r3, r0, #31
   11a3c:	add	r1, r1, r4
   11a40:	mov	r4, r9
   11a44:	ror	r0, r7, #2
   11a48:	eor	ip, r6, lr
   11a4c:	add	r1, r1, r7, ror #27
   11a50:	eor	ip, ip, r7
   11a54:	str	r3, [sp, #52]	; 0x34
   11a58:	ldr	r3, [sp, #68]	; 0x44
   11a5c:	add	r9, r8, r9
   11a60:	ror	r7, r1, #2
   11a64:	add	r9, r9, r5
   11a68:	ldr	r8, [sp, #48]	; 0x30
   11a6c:	add	ip, ip, r9
   11a70:	eor	r9, r0, r7
   11a74:	add	ip, ip, r1, ror #27
   11a78:	eor	r3, sl, r3
   11a7c:	ldr	sl, [sp, #76]	; 0x4c
   11a80:	eor	r9, r9, ip
   11a84:	eor	r3, r3, r8
   11a88:	eor	r3, r3, r2
   11a8c:	ror	r2, r3, #31
   11a90:	ldr	r3, [sp, #20]
   11a94:	eor	r5, fp, sl
   11a98:	ldr	fp, [sp, #52]	; 0x34
   11a9c:	str	r2, [sp, #56]	; 0x38
   11aa0:	eor	r5, r5, r3
   11aa4:	ldr	r3, [sp, #68]	; 0x44
   11aa8:	add	r8, fp, r4
   11aac:	ldr	fp, [sp, #40]	; 0x28
   11ab0:	eor	r4, lr, r0
   11ab4:	add	r6, r8, r6
   11ab8:	eor	r1, r1, r4
   11abc:	ldr	r8, [sp, #12]
   11ac0:	add	r1, r1, r6
   11ac4:	add	r1, r1, ip, ror #27
   11ac8:	ldr	r6, [sp, #24]
   11acc:	eor	r5, r5, fp
   11ad0:	ldr	fp, [sp, #100]	; 0x64
   11ad4:	ror	r5, r5, #31
   11ad8:	eor	r4, r3, fp
   11adc:	add	r3, r2, r8
   11ae0:	ldr	r2, [sp, #52]	; 0x34
   11ae4:	eor	r4, r4, r6
   11ae8:	add	r3, r3, lr
   11aec:	ror	r6, ip, #2
   11af0:	ldr	ip, [sp, #72]	; 0x48
   11af4:	add	r3, r9, r3
   11af8:	add	r3, r3, r1, ror #27
   11afc:	ldr	r9, [sp, #28]
   11b00:	eor	r4, r4, r2
   11b04:	ror	lr, r4, #31
   11b08:	add	r4, r5, r8
   11b0c:	eor	r8, r7, r6
   11b10:	add	r0, r4, r0
   11b14:	ldr	r4, [sp, #56]	; 0x38
   11b18:	eor	ip, sl, ip
   11b1c:	mov	r2, lr
   11b20:	ror	lr, r1, #2
   11b24:	eor	r1, r1, r8
   11b28:	eor	ip, ip, r9
   11b2c:	mov	sl, r2
   11b30:	ror	r8, r3, #2
   11b34:	str	r2, [sp, #64]	; 0x40
   11b38:	eor	ip, ip, r4
   11b3c:	ldr	r4, [sp, #44]	; 0x2c
   11b40:	ror	ip, ip, #31
   11b44:	eor	r9, fp, r4
   11b48:	ldr	r4, [sp, #12]
   11b4c:	ldr	fp, [sp, #32]
   11b50:	ldr	r2, [sp, #72]	; 0x48
   11b54:	add	sl, sl, r4
   11b58:	add	r4, r1, r0
   11b5c:	add	r1, r4, r3, ror #27
   11b60:	eor	r0, r6, lr
   11b64:	add	r7, sl, r7
   11b68:	eor	r9, r9, fp
   11b6c:	eor	r3, r3, r0
   11b70:	ldr	r0, [sp, #12]
   11b74:	eor	r9, r9, r5
   11b78:	add	r3, r3, r7
   11b7c:	ror	r7, r9, #31
   11b80:	ldr	sl, [sp, #80]	; 0x50
   11b84:	eor	r4, lr, r8
   11b88:	ror	r9, r1, #2
   11b8c:	eor	r4, r4, r1
   11b90:	mov	fp, r7
   11b94:	ldr	r7, [sp, #36]	; 0x24
   11b98:	add	r3, r3, r1, ror #27
   11b9c:	str	r9, [sp, #12]
   11ba0:	ldr	r9, [sp, #64]	; 0x40
   11ba4:	eor	r2, r2, sl
   11ba8:	str	fp, [sp, #68]	; 0x44
   11bac:	eor	r2, r2, r7
   11bb0:	add	r7, ip, r0
   11bb4:	add	r6, r7, r6
   11bb8:	add	r4, r6, r4
   11bbc:	ldr	r6, [sp, #12]
   11bc0:	eor	r2, r2, r9
   11bc4:	add	r4, r4, r3, ror #27
   11bc8:	ror	r1, r2, #31
   11bcc:	ldr	r9, [sp, #40]	; 0x28
   11bd0:	ldr	r2, [sp, #48]	; 0x30
   11bd4:	str	r1, [sp, #60]	; 0x3c
   11bd8:	eor	r7, r8, r6
   11bdc:	ldr	r1, [sp, #44]	; 0x2c
   11be0:	eor	r7, r7, r3
   11be4:	eor	r1, r1, r2
   11be8:	mov	r2, r1
   11bec:	mov	r1, fp
   11bf0:	eor	r2, r2, r9
   11bf4:	mov	fp, r0
   11bf8:	ror	r9, r4, #2
   11bfc:	eor	r2, r2, ip
   11c00:	add	r0, r1, r0
   11c04:	ror	r1, r3, #2
   11c08:	ror	r2, r2, #31
   11c0c:	add	r0, r0, lr
   11c10:	ldr	r3, [sp, #20]
   11c14:	add	r0, r0, r7
   11c18:	ldr	lr, [sp, #60]	; 0x3c
   11c1c:	add	r7, r0, r4, ror #27
   11c20:	str	r2, [sp, #44]	; 0x2c
   11c24:	mov	r2, r6
   11c28:	eor	r6, r6, r1
   11c2c:	eor	r4, r4, r6
   11c30:	ldr	r6, [sp, #24]
   11c34:	eor	r3, sl, r3
   11c38:	ldr	r0, [sp, #48]	; 0x30
   11c3c:	add	lr, lr, fp
   11c40:	add	lr, lr, r8
   11c44:	ldr	sl, [sp, #52]	; 0x34
   11c48:	ldr	r8, [sp, #68]	; 0x44
   11c4c:	eor	r6, r0, r6
   11c50:	add	r0, lr, r4
   11c54:	ldr	lr, [sp, #56]	; 0x38
   11c58:	add	r4, r0, r7, ror #27
   11c5c:	eor	r0, r1, r9
   11c60:	eor	r3, r3, sl
   11c64:	eor	r0, r0, r7
   11c68:	ldr	sl, [sp, #60]	; 0x3c
   11c6c:	eor	r3, r3, r8
   11c70:	ror	r8, r7, #2
   11c74:	ror	r3, r3, #31
   11c78:	ldr	r7, [sp, #28]
   11c7c:	eor	r6, r6, lr
   11c80:	ldr	lr, [sp, #44]	; 0x2c
   11c84:	eor	r6, r6, sl
   11c88:	ldr	sl, [sp, #20]
   11c8c:	ror	r6, r6, #31
   11c90:	add	lr, lr, fp
   11c94:	add	lr, lr, r2
   11c98:	mov	r2, fp
   11c9c:	add	fp, r3, fp
   11ca0:	eor	sl, sl, r7
   11ca4:	ror	r7, r4, #2
   11ca8:	add	fp, fp, r1
   11cac:	ldr	r1, [sp, #44]	; 0x2c
   11cb0:	add	lr, lr, r0
   11cb4:	eor	r5, r5, sl
   11cb8:	eor	r0, r9, r8
   11cbc:	add	lr, lr, r4, ror #27
   11cc0:	eor	r0, r0, r4
   11cc4:	ldr	r4, [sp, #24]
   11cc8:	add	sl, r6, r2
   11ccc:	str	r2, [sp, #12]
   11cd0:	add	r0, r0, fp
   11cd4:	ror	fp, lr, #2
   11cd8:	ldr	r2, [sp, #64]	; 0x40
   11cdc:	add	r0, r0, lr, ror #27
   11ce0:	add	r9, sl, r9
   11ce4:	eor	r5, r5, r1
   11ce8:	ldr	r1, [sp, #32]
   11cec:	ror	r5, r5, #31
   11cf0:	eor	r4, r4, r1
   11cf4:	eor	r1, r8, r7
   11cf8:	eor	r4, r4, r2
   11cfc:	eor	r1, r1, lr
   11d00:	eor	r4, r4, r3
   11d04:	ldr	r3, [sp, #28]
   11d08:	add	r9, r1, r9
   11d0c:	eor	r1, r7, fp
   11d10:	add	r9, r9, r0, ror #27
   11d14:	ldr	lr, [sp, #36]	; 0x24
   11d18:	ror	r4, r4, #31
   11d1c:	ldr	r2, [sp, #12]
   11d20:	eor	lr, r3, lr
   11d24:	ror	r3, r0, #2
   11d28:	eor	r0, r0, r1
   11d2c:	eor	lr, lr, ip
   11d30:	ldr	r1, [sp, #40]	; 0x28
   11d34:	add	ip, r5, r2
   11d38:	eor	r6, r6, lr
   11d3c:	ror	lr, r9, #2
   11d40:	add	r8, ip, r8
   11d44:	add	sl, r4, r2
   11d48:	ror	r6, r6, #31
   11d4c:	add	ip, r0, r8
   11d50:	eor	r8, fp, r3
   11d54:	ldr	r0, [sp, #32]
   11d58:	add	ip, ip, r9, ror #27
   11d5c:	eor	r9, r9, r8
   11d60:	add	r7, sl, r7
   11d64:	ldr	r8, [sp, #68]	; 0x44
   11d68:	add	sl, r6, r2
   11d6c:	add	r7, r9, r7
   11d70:	add	fp, sl, fp
   11d74:	mov	sl, r2
   11d78:	add	r7, r7, ip, ror #27
   11d7c:	ldr	r9, [sp, #36]	; 0x24
   11d80:	eor	r1, r0, r1
   11d84:	eor	r0, r3, lr
   11d88:	ldr	r2, [sp, #60]	; 0x3c
   11d8c:	eor	r0, r0, ip
   11d90:	eor	r1, r1, r8
   11d94:	add	fp, r0, fp
   11d98:	ror	r8, ip, #2
   11d9c:	eor	r5, r5, r1
   11da0:	ldr	r0, [sp, #40]	; 0x28
   11da4:	add	fp, fp, r7, ror #27
   11da8:	add	r5, sl, r5, ror #31
   11dac:	ldr	r1, [sp, #52]	; 0x34
   11db0:	add	r5, r5, r3
   11db4:	ldr	ip, [sp, #56]	; 0x38
   11db8:	eor	r1, r9, r1
   11dbc:	ror	r9, r7, #2
   11dc0:	eor	r1, r1, r2
   11dc4:	ldr	r2, [sp, #44]	; 0x2c
   11dc8:	eor	ip, r0, ip
   11dcc:	eor	r0, lr, r8
   11dd0:	eor	r1, r1, r4
   11dd4:	eor	r7, r7, r0
   11dd8:	mov	r4, sl
   11ddc:	add	r1, sl, r1, ror #31
   11de0:	add	r5, r5, r7
   11de4:	ror	sl, fp, #2
   11de8:	eor	r0, r8, r9
   11dec:	eor	r2, r2, ip
   11df0:	add	r5, r5, fp, ror #27
   11df4:	eor	fp, fp, r0
   11df8:	eor	r2, r2, r6
   11dfc:	eor	r3, r9, sl
   11e00:	ldr	r0, [sp, #116]	; 0x74
   11e04:	add	r2, r4, r2, ror #31
   11e08:	eor	r3, r3, r5
   11e0c:	add	r1, r1, lr
   11e10:	add	r1, r1, fp
   11e14:	add	r2, r2, r8
   11e18:	add	r1, r1, r5, ror #27
   11e1c:	add	r3, r2, r3
   11e20:	ldr	r2, [sp, #124]	; 0x7c
   11e24:	add	r0, r0, r5, ror #2
   11e28:	ldr	r5, [sp, #8]
   11e2c:	add	r3, r3, r1, ror #27
   11e30:	str	r0, [sp, #116]	; 0x74
   11e34:	add	ip, r2, r9
   11e38:	ldr	r2, [sp, #112]	; 0x70
   11e3c:	add	lr, r5, #64	; 0x40
   11e40:	str	lr, [sp, #8]
   11e44:	add	r4, r2, r1
   11e48:	ldr	r2, [sp, #120]	; 0x78
   11e4c:	mov	r1, r4
   11e50:	str	r4, [sp, #112]	; 0x70
   11e54:	str	ip, [sp, #124]	; 0x7c
   11e58:	add	r5, r2, sl
   11e5c:	ldr	r2, [sp, #132]	; 0x84
   11e60:	str	r5, [sp, #120]	; 0x78
   11e64:	cmp	lr, r2
   11e68:	ldr	lr, [sp, #108]	; 0x6c
   11e6c:	ldr	r2, [sp, #128]	; 0x80
   11e70:	add	r6, lr, r3
   11e74:	mov	lr, r0
   11e78:	mov	r3, r5
   11e7c:	str	r0, [r2, #8]
   11e80:	mov	r0, r2
   11e84:	mov	r2, r6
   11e88:	str	r6, [sp, #108]	; 0x6c
   11e8c:	str	r6, [r0]
   11e90:	str	r4, [r0, #4]
   11e94:	str	r5, [r0, #12]
   11e98:	str	ip, [r0, #16]
   11e9c:	bne	109c4 <abort@plt+0x4e4>
   11ea0:	add	sp, sp, #140	; 0x8c
   11ea4:	ldrd	r4, [sp]
   11ea8:	ldrd	r6, [sp, #8]
   11eac:	ldrd	r8, [sp, #16]
   11eb0:	ldrd	sl, [sp, #24]
   11eb4:	add	sp, sp, #32
   11eb8:	pop	{pc}		; (ldr pc, [sp], #4)
   11ebc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11ec0:	mov	r4, r0
   11ec4:	mov	r5, r1
   11ec8:	ldr	r0, [r0, #28]
   11ecc:	ldr	r3, [r4, #20]
   11ed0:	ldr	r1, [r4, #24]
   11ed4:	cmp	r0, #56	; 0x38
   11ed8:	strd	r6, [sp, #8]
   11edc:	add	r7, r4, #32
   11ee0:	movcc	r6, #64	; 0x40
   11ee4:	movcs	r6, #128	; 0x80
   11ee8:	str	r8, [sp, #16]
   11eec:	movcc	r2, #56	; 0x38
   11ef0:	movcs	r2, #120	; 0x78
   11ef4:	str	lr, [sp, #20]
   11ef8:	movcc	r8, #14
   11efc:	movcc	lr, #15
   11f00:	movcs	lr, #31
   11f04:	movcs	r8, #30
   11f08:	adds	r3, r3, r0
   11f0c:	add	lr, lr, #8
   11f10:	lsr	ip, r3, #29
   11f14:	addcs	r1, r1, #1
   11f18:	add	r8, r8, #8
   11f1c:	str	r3, [r4, #20]
   11f20:	lsl	r3, r3, #3
   11f24:	sub	r2, r2, r0
   11f28:	orr	ip, ip, r1, lsl #3
   11f2c:	strcs	r1, [r4, #24]
   11f30:	add	r0, r7, r0
   11f34:	rev	r3, r3
   11f38:	movw	r1, #9080	; 0x2378
   11f3c:	movt	r1, #1
   11f40:	rev	ip, ip
   11f44:	str	ip, [r4, r8, lsl #2]
   11f48:	str	r3, [r4, lr, lsl #2]
   11f4c:	bl	10468 <memcpy@plt>
   11f50:	mov	r1, r6
   11f54:	mov	r0, r7
   11f58:	mov	r2, r4
   11f5c:	bl	108f8 <abort@plt+0x418>
   11f60:	mov	r1, r5
   11f64:	mov	r0, r4
   11f68:	ldrd	r4, [sp]
   11f6c:	ldrd	r6, [sp, #8]
   11f70:	ldr	r8, [sp, #16]
   11f74:	ldr	lr, [sp, #20]
   11f78:	add	sp, sp, #24
   11f7c:	b	108b0 <abort@plt+0x3d0>
   11f80:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11f84:	mov	r5, r2
   11f88:	mov	r4, r0
   11f8c:	strd	r6, [sp, #8]
   11f90:	mov	r6, r1
   11f94:	strd	r8, [sp, #16]
   11f98:	ldr	r8, [r2, #28]
   11f9c:	str	sl, [sp, #24]
   11fa0:	str	lr, [sp, #28]
   11fa4:	cmp	r8, #0
   11fa8:	bne	120a0 <abort@plt+0x1bc0>
   11fac:	cmp	r6, #63	; 0x3f
   11fb0:	bls	12078 <abort@plt+0x1b98>
   11fb4:	tst	r4, #3
   11fb8:	beq	12060 <abort@plt+0x1b80>
   11fbc:	cmp	r6, #64	; 0x40
   11fc0:	add	r7, r5, #32
   11fc4:	beq	12140 <abort@plt+0x1c60>
   11fc8:	sub	r9, r6, #65	; 0x41
   11fcc:	lsr	r9, r9, #6
   11fd0:	add	r8, r9, #1
   11fd4:	add	r8, r4, r8, lsl #6
   11fd8:	mov	r3, r4
   11fdc:	mov	r2, r7
   11fe0:	add	r4, r4, #64	; 0x40
   11fe4:	ldr	lr, [r3]
   11fe8:	add	r3, r3, #16
   11fec:	add	r2, r2, #16
   11ff0:	ldr	ip, [r3, #-12]
   11ff4:	ldr	r0, [r3, #-8]
   11ff8:	ldr	r1, [r3, #-4]
   11ffc:	cmp	r3, r4
   12000:	str	lr, [r2, #-16]
   12004:	str	ip, [r2, #-12]
   12008:	str	r0, [r2, #-8]
   1200c:	str	r1, [r2, #-4]
   12010:	bne	11fe4 <abort@plt+0x1b04>
   12014:	mov	r4, r3
   12018:	mov	r2, r5
   1201c:	mov	r1, #64	; 0x40
   12020:	mov	r0, r7
   12024:	bl	108f8 <abort@plt+0x418>
   12028:	cmp	r8, r4
   1202c:	bne	11fd8 <abort@plt+0x1af8>
   12030:	sub	r6, r6, #64	; 0x40
   12034:	sub	r6, r6, r9, lsl #6
   12038:	ldr	r4, [r5, #28]
   1203c:	mov	r1, r8
   12040:	mov	r2, r6
   12044:	add	r0, r7, r4
   12048:	add	r4, r4, r6
   1204c:	bl	10468 <memcpy@plt>
   12050:	cmp	r4, #63	; 0x3f
   12054:	bhi	120e0 <abort@plt+0x1c00>
   12058:	str	r4, [r5, #28]
   1205c:	b	12088 <abort@plt+0x1ba8>
   12060:	bic	r1, r6, #63	; 0x3f
   12064:	mov	r0, r4
   12068:	mov	r2, r5
   1206c:	and	r6, r6, #63	; 0x3f
   12070:	add	r4, r4, r1
   12074:	bl	108f8 <abort@plt+0x418>
   12078:	cmp	r6, #0
   1207c:	movne	r8, r4
   12080:	addne	r7, r5, #32
   12084:	bne	12038 <abort@plt+0x1b58>
   12088:	ldrd	r4, [sp]
   1208c:	ldrd	r6, [sp, #8]
   12090:	ldrd	r8, [sp, #16]
   12094:	ldr	sl, [sp, #24]
   12098:	add	sp, sp, #28
   1209c:	pop	{pc}		; (ldr pc, [sp], #4)
   120a0:	rsb	r7, r8, #128	; 0x80
   120a4:	add	r9, r2, #32
   120a8:	cmp	r7, r1
   120ac:	add	r0, r9, r8
   120b0:	movcs	r7, r1
   120b4:	mov	r1, r4
   120b8:	mov	r2, r7
   120bc:	bl	10468 <memcpy@plt>
   120c0:	ldr	r1, [r5, #28]
   120c4:	add	r1, r7, r1
   120c8:	cmp	r1, #64	; 0x40
   120cc:	str	r1, [r5, #28]
   120d0:	bhi	12108 <abort@plt+0x1c28>
   120d4:	add	r4, r4, r7
   120d8:	sub	r6, r6, r7
   120dc:	b	11fac <abort@plt+0x1acc>
   120e0:	mov	r2, r5
   120e4:	mov	r0, r7
   120e8:	sub	r4, r4, #64	; 0x40
   120ec:	mov	r1, #64	; 0x40
   120f0:	bl	108f8 <abort@plt+0x418>
   120f4:	mov	r0, r7
   120f8:	mov	r2, r4
   120fc:	add	r1, r5, #96	; 0x60
   12100:	bl	10468 <memcpy@plt>
   12104:	b	12058 <abort@plt+0x1b78>
   12108:	mov	r2, r5
   1210c:	mov	r0, r9
   12110:	bic	r1, r1, #63	; 0x3f
   12114:	bl	108f8 <abort@plt+0x418>
   12118:	ldr	r3, [r5, #28]
   1211c:	add	r1, r8, r7
   12120:	mov	r0, r9
   12124:	bic	r1, r1, #63	; 0x3f
   12128:	add	r1, r9, r1
   1212c:	and	r3, r3, #63	; 0x3f
   12130:	mov	r2, r3
   12134:	str	r3, [r5, #28]
   12138:	bl	10468 <memcpy@plt>
   1213c:	b	120d4 <abort@plt+0x1bf4>
   12140:	mov	r8, r4
   12144:	b	12038 <abort@plt+0x1b58>
   12148:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1214c:	mov	r4, r2
   12150:	strd	r6, [sp, #8]
   12154:	mov	r6, #0
   12158:	mov	r7, #0
   1215c:	strd	r8, [sp, #16]
   12160:	strd	sl, [sp, #24]
   12164:	str	lr, [sp, #32]
   12168:	sub	sp, sp, #164	; 0xa4
   1216c:	add	fp, pc, #228	; 0xe4
   12170:	ldrd	sl, [fp]
   12174:	mov	r2, sp
   12178:	add	r9, pc, #224	; 0xe0
   1217c:	ldrd	r8, [r9]
   12180:	strd	r6, [sp, #24]
   12184:	add	r7, pc, #220	; 0xdc
   12188:	ldrd	r6, [r7]
   1218c:	strd	sl, [sp]
   12190:	strd	r8, [sp, #8]
   12194:	strd	r6, [sp, #16]
   12198:	add	r7, sp, #32
   1219c:	bl	11f80 <abort@plt+0x1aa0>
   121a0:	ldr	r3, [sp, #20]
   121a4:	ldr	r0, [sp, #28]
   121a8:	ldr	r1, [sp, #24]
   121ac:	cmp	r0, #56	; 0x38
   121b0:	movcc	r5, #64	; 0x40
   121b4:	movcs	r5, #128	; 0x80
   121b8:	movcc	r2, #56	; 0x38
   121bc:	movcs	r2, #120	; 0x78
   121c0:	movcc	lr, #15
   121c4:	movcs	lr, #31
   121c8:	movcc	r6, #14
   121cc:	movcs	r6, #30
   121d0:	adds	r3, r0, r3
   121d4:	sub	r2, r2, r0
   121d8:	lsr	ip, r3, #29
   121dc:	addcs	r1, r1, #1
   121e0:	add	r0, r7, r0
   121e4:	add	r7, sp, #160	; 0xa0
   121e8:	str	r3, [sp, #20]
   121ec:	lsl	r3, r3, #3
   121f0:	orr	ip, ip, r1, lsl #3
   121f4:	strcs	r1, [sp, #24]
   121f8:	movw	r1, #9080	; 0x2378
   121fc:	movt	r1, #1
   12200:	add	lr, r7, lr, lsl #2
   12204:	rev	r3, r3
   12208:	add	r6, r7, r6, lsl #2
   1220c:	rev	ip, ip
   12210:	str	ip, [r6, #-128]	; 0xffffff80
   12214:	str	r3, [lr, #-128]	; 0xffffff80
   12218:	bl	10468 <memcpy@plt>
   1221c:	mov	r2, sp
   12220:	mov	r1, r5
   12224:	add	r0, sp, #32
   12228:	bl	108f8 <abort@plt+0x418>
   1222c:	mov	r1, r4
   12230:	mov	r0, sp
   12234:	bl	108b0 <abort@plt+0x3d0>
   12238:	add	sp, sp, #164	; 0xa4
   1223c:	ldrd	r4, [sp]
   12240:	ldrd	r6, [sp, #8]
   12244:	ldrd	r8, [sp, #16]
   12248:	ldrd	sl, [sp, #24]
   1224c:	add	sp, sp, #32
   12250:	pop	{pc}		; (ldr pc, [sp], #4)
   12254:	nop	{0}
   12258:	strbvs	r2, [r5, -r1, lsl #6]
   1225c:	svc	0x00cdab89
   12260:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   12264:	eorsne	r5, r2, r6, ror r4
   12268:	bicsgt	lr, r2, #240, 2	; 0x3c
   1226c:	andeq	r0, r0, r0
   12270:	cmp	r0, #0
   12274:	beq	12280 <abort@plt+0x1da0>
   12278:	blt	12288 <abort@plt+0x1da8>
   1227c:	b	10480 <malloc@plt>
   12280:	mov	r0, #1
   12284:	b	10480 <malloc@plt>
   12288:	str	r4, [sp, #-8]!
   1228c:	str	lr, [sp, #4]
   12290:	bl	104b0 <__errno_location@plt>
   12294:	mov	r3, #12
   12298:	ldr	r4, [sp]
   1229c:	add	sp, sp, #4
   122a0:	str	r3, [r0]
   122a4:	mov	r0, #0
   122a8:	pop	{pc}		; (ldr pc, [sp], #4)
   122ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   122b0:	mov	r7, r0
   122b4:	ldr	r6, [pc, #72]	; 12304 <abort@plt+0x1e24>
   122b8:	ldr	r5, [pc, #72]	; 12308 <abort@plt+0x1e28>
   122bc:	add	r6, pc, r6
   122c0:	add	r5, pc, r5
   122c4:	sub	r6, r6, r5
   122c8:	mov	r8, r1
   122cc:	mov	r9, r2
   122d0:	bl	1043c <strtol@plt-0x20>
   122d4:	asrs	r6, r6, #2
   122d8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   122dc:	mov	r4, #0
   122e0:	add	r4, r4, #1
   122e4:	ldr	r3, [r5], #4
   122e8:	mov	r2, r9
   122ec:	mov	r1, r8
   122f0:	mov	r0, r7
   122f4:	blx	r3
   122f8:	cmp	r6, r4
   122fc:	bne	122e0 <abort@plt+0x1e00>
   12300:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12304:	andeq	r0, r1, r0, asr ip
   12308:	andeq	r0, r1, r8, asr #24
   1230c:	bx	lr

Disassembly of section .fini:

00012310 <.fini>:
   12310:	push	{r3, lr}
   12314:	pop	{r3, pc}
