// Seed: 208118328
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2
);
  assign id_2 = {-1};
  logic id_4 = -1;
  logic [1 : 1] id_5;
  assign id_0 = -1'b0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wor id_5,
    output tri1 id_6,
    input uwire id_7,
    output uwire id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13
    , id_29,
    input supply0 id_14,
    output wor id_15,
    output tri0 id_16,
    output supply1 id_17,
    output tri id_18,
    input tri id_19,
    output wor id_20,
    output tri0 id_21,
    input tri id_22,
    input tri1 id_23,
    output tri1 id_24,
    input wire id_25,
    input wor id_26,
    input wor id_27
);
  wire id_30;
  assign id_15 = id_19;
  module_0 modCall_1 (
      id_6,
      id_27,
      id_2
  );
endmodule
