{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1714890288665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1714890288665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 13:24:48 2024 " "Processing started: Sun May 05 13:24:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1714890288665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1714890288665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1714890288665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_i2sound.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de2_i2sound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_i2sound " "Found entity 1: DE2_i2sound" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/CLOCK_500.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_to_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_to_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_to_serial " "Found entity 1: parallel_to_serial" {  } { { "parallel_to_serial.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/parallel_to_serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_machine " "Found entity 1: echo_machine" {  } { { "echo_machine.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/echo_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/shiftregister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_to_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_to_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_parallel " "Found entity 1: serial_to_parallel" {  } { { "serial_to_parallel.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/serial_to_parallel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_fir_filter.v 4 4 " "Found 4 design units, including 4 entities, in source file serial_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "serial_fir_filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/serial_fir_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""} { "Info" "ISGN_ENTITY_NAME" "2 signed_multiply " "Found entity 2: signed_multiply" {  } { { "serial_fir_filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/serial_fir_filter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "serial_fir_filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/serial_fir_filter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""} { "Info" "ISGN_ENTITY_NAME" "4 serial_fir_filter " "Found entity 4: serial_fir_filter" {  } { { "serial_fir_filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/serial_fir_filter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/FIR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1714890289050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_i2sound " "Elaborating entity \"DE2_i2sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1714890289128 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "AUD_DACLRCK " "Pin \"AUD_DACLRCK\" not connected" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 200 1192 1368 216 "AUD_DACLRCK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1714890289128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:inst " "Elaborating entity \"i2c\" for hierarchy \"i2c:inst\"" {  } { { "DE2_i2sound.bdf" "inst" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 72 696 936 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714890289128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(78) " "Verilog HDL assignment warning at i2c.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/i2c.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289128 "|DE2_i2sound|i2c:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(77) " "Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289128 "|DE2_i2sound|i2c:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(90) " "Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/i2c.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289128 "|DE2_i2sound|i2c:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:inst4 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:inst4\"" {  } { { "DE2_i2sound.bdf" "inst4" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 72 400 552 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714890289144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.v(72) " "Verilog HDL assignment warning at CLOCK_500.v(72): truncated value with size 32 to match size of target (1)" {  } { { "CLOCK_500.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/CLOCK_500.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289144 "|DE2_i2sound|CLOCK_500:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.v(76) " "Verilog HDL assignment warning at CLOCK_500.v(76): truncated value with size 32 to match size of target (6)" {  } { { "CLOCK_500.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/CLOCK_500.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289144 "|DE2_i2sound|CLOCK_500:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CLOCK_500.v(82) " "Verilog HDL assignment warning at CLOCK_500.v(82): truncated value with size 32 to match size of target (8)" {  } { { "CLOCK_500.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/CLOCK_500.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289144 "|DE2_i2sound|CLOCK_500:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.v(104) " "Verilog HDL assignment warning at CLOCK_500.v(104): truncated value with size 32 to match size of target (11)" {  } { { "CLOCK_500.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/CLOCK_500.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289144 "|DE2_i2sound|CLOCK_500:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:inst1 " "Elaborating entity \"keytr\" for hierarchy \"keytr:inst1\"" {  } { { "DE2_i2sound.bdf" "inst1" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 208 408 552 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714890289144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keytr.v(65) " "Verilog HDL assignment warning at keytr.v(65): truncated value with size 32 to match size of target (1)" {  } { { "keytr.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/keytr.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289144 "|DE2_i2sound|keytr:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 keytr.v(71) " "Verilog HDL assignment warning at keytr.v(71): truncated value with size 32 to match size of target (10)" {  } { { "keytr.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/keytr.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1714890289144 "|DE2_i2sound|keytr:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_to_serial parallel_to_serial:inst10 " "Elaborating entity \"parallel_to_serial\" for hierarchy \"parallel_to_serial:inst10\"" {  } { { "DE2_i2sound.bdf" "inst10" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 272 1160 1328 384 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714890289144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrapper Wrapper:inst5 " "Elaborating entity \"Wrapper\" for hierarchy \"Wrapper:inst5\"" {  } { { "DE2_i2sound.bdf" "inst5" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 400 608 864 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714890289144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR Wrapper:inst5\|FIR:param " "Elaborating entity \"FIR\" for hierarchy \"Wrapper:inst5\|FIR:param\"" {  } { { "Wrapper.v" "param" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/Wrapper.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714890289159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_to_parallel serial_to_parallel:inst20 " "Elaborating entity \"serial_to_parallel\" for hierarchy \"serial_to_parallel:inst20\"" {  } { { "DE2_i2sound.bdf" "inst20" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 400 184 360 512 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1714890289238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 296 1376 1552 312 "AUD_DACDAT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1714890289644 "|DE2_i2sound|AUD_DACDAT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1714890289644 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1714890289941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1714890290081 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714890290081 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_BCLK " "No output dependent on input pin \"AUD_BCLK\"" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 384 -112 64 400 "AUD_BCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714890290128 "|DE2_i2sound|AUD_BCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 408 -112 64 424 "AUD_ADCLRCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714890290128 "|DE2_i2sound|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 472 -120 56 488 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714890290128 "|DE2_i2sound|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_DACLRCK " "No output dependent on input pin \"AUD_DACLRCK\"" {  } { { "DE2_i2sound.bdf" "" { Schematic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/FPGA_AudioCodec/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.bdf" { { 200 1192 1368 216 "AUD_DACLRCK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714890290128 "|DE2_i2sound|AUD_DACLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1714890290128 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1714890290128 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1714890290128 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1714890290128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1714890290128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1714890290128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714890290159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 13:24:50 2024 " "Processing ended: Sun May 05 13:24:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714890290159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714890290159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714890290159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1714890290159 ""}
