INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Tue Jul 23 14:04:58 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 oehb3/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.474ns (16.508%)  route 2.397ns (83.492%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 5.140 - 4.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=538, unset)          1.336     1.336    oehb3/fifo/clk
    SLICE_X2Y112         FDRE                                         r  oehb3/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.259     1.595 r  oehb3/fifo/Head_reg[0]/Q
                         net (fo=4, routed)           0.461     2.056    oehb3/fifo/Memory_reg_0_1_0_0/DPRA0
    SLICE_X2Y113         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     2.099 r  oehb3/fifo/Memory_reg_0_1_0_0/DP/O
                         net (fo=3, routed)           0.383     2.482    oehb3/tehb/fifo_dataOut
    SLICE_X6Y116         LUT3 (Prop_lut3_I2_O)        0.043     2.525 r  oehb3/tehb/full_reg_i_2__4/O
                         net (fo=4, routed)           0.204     2.729    oehb2/tehb/oehb3_dataOutArray_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I5_O)        0.043     2.772 f  oehb2/tehb/full_reg_i_2__2/O
                         net (fo=5, routed)           0.266     3.039    oehb3/fifo/branchReady
    SLICE_X6Y115         LUT6 (Prop_lut6_I0_O)        0.043     3.082 f  oehb3/fifo/q0_reg_i_1/O
                         net (fo=54, routed)          0.471     3.552    mc_load0/Buffer_2/oehb_ready
    SLICE_X10Y113        LUT5 (Prop_lut5_I2_O)        0.043     3.595 r  mc_load0/Buffer_2/data_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.612     4.207    mc_load0/Buffer_2/reg_en
    SLICE_X12Y123        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=538, unset)          1.140     5.140    mc_load0/Buffer_2/clk
    SLICE_X12Y123        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[29]/C
                         clock pessimism              0.085     5.225    
                         clock uncertainty           -0.035     5.190    
    SLICE_X12Y123        FDCE (Setup_fdce_C_CE)      -0.178     5.012    mc_load0/Buffer_2/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          5.012    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                  0.804    




