{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 15:15:30 2021 " "Info: Processing started: Mon Jun 28 15:15:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off STPCT4K -c STPC4K " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off STPCT4K -c STPC4K" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stpct4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file stpct4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stpct4-stpct4_arch " "Info: Found design unit 1: stpct4-stpct4_arch" {  } { { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stpct4 " "Info: Found entity 1: stpct4" {  } { { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt16-cnt16_arch " "Info: Found design unit 1: cnt16-cnt16_arch" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cnt16 " "Info: Found entity 1: cnt16" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounceg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounceg-debounceg_arch " "Info: Found design unit 1: debounceg-debounceg_arch" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounceg " "Info: Found entity 1: debounceg" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decod4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod4-decod4_arch " "Info: Found design unit 1: decod4-decod4_arch" {  } { { "decod4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/decod4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decod4 " "Info: Found entity 1: decod4" {  } { { "decod4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/decod4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-SYN " "Info: Found design unit 1: fir-SYN" {  } { { "fir.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/fir.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Info: Found entity 1: fir" {  } { { "fir.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/fir.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keybpg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keybpg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keybpg-keybpg_ARCH " "Info: Found design unit 1: keybpg-keybpg_ARCH" {  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keybpg " "Info: Found entity 1: keybpg" {  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyps4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyps4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyps4-keyps4_arch " "Info: Found design unit 1: keyps4-keyps4_arch" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyps4 " "Info: Found entity 1: keyps4" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scankdpp4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scankdpp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scankdpp4-scankdpp4_arch " "Info: Found design unit 1: scankdpp4-scankdpp4_arch" {  } { { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/scankdpp4.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scankdpp4 " "Info: Found entity 1: scankdpp4" {  } { { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/scankdpp4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segd7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file segd7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segd7-segd7_arch " "Info: Found design unit 1: segd7-segd7_arch" {  } { { "segd7.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/segd7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 segd7 " "Info: Found entity 1: segd7" {  } { { "segd7.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/segd7.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sel4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel4-sel4_arch " "Info: Found design unit 1: sel4-sel4_arch" {  } { { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sel4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sel4 " "Info: Found entity 1: sel4" {  } { { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sel4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sftd15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sftd15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sftd15-sftd15_arch " "Info: Found design unit 1: sftd15-sftd15_arch" {  } { { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sftd15.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sftd15 " "Info: Found entity 1: sftd15" {  } { { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sftd15.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4.bdf " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "STPCT4K.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file STPCT4K.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STPCT4K " "Info: Found entity 1: STPCT4K" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clcoker.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clcoker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clocker-clocker_arch " "Info: Found design unit 1: clocker-clocker_arch" {  } { { "clcoker.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcoker.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clocker " "Info: Found entity 1: clocker" {  } { { "clcoker.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcoker.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock2-clock2_arch " "Info: Found design unit 1: clock2-clock2_arch" {  } { { "clock2.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clock2.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Info: Found entity 1: clock2" {  } { { "clock2.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clock2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clcok.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clcok.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-clock_arch " "Info: Found design unit 1: clock-clock_arch" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "STPCT4K " "Info: Elaborating entity \"STPCT4K\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scankdpp4 scankdpp4:inst " "Info: Elaborating entity \"scankdpp4\" for hierarchy \"scankdpp4:inst\"" {  } { { "STPCT4K.bdf" "inst" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { -16 160 328 144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sfto scankdpp4.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at scankdpp4.vhd(21): object \"sfto\" assigned a value but never read" {  } { { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/scankdpp4.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keybpg scankdpp4:inst\|keybpg:key " "Info: Elaborating entity \"keybpg\" for hierarchy \"scankdpp4:inst\|keybpg:key\"" {  } { { "scankdpp4.vhd" "key" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/scankdpp4.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4\"" {  } { { "keybpg.vhd" "count4" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4 " "Info: Elaborated megafunction instantiation \"scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4\"" {  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 40 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4 " "Info: Instantiated megafunction \"scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 40 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_n8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n8i " "Info: Found entity 1: cntr_n8i" {  } { { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/db/cntr_n8i.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n8i scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4\|cntr_n8i:auto_generated " "Info: Elaborating entity \"cntr_n8i\" for hierarchy \"scankdpp4:inst\|keybpg:key\|LPM_COUNTER:count4\|cntr_n8i:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounceg scankdpp4:inst\|keybpg:key\|debounceg:u0 " "Info: Elaborating entity \"debounceg\" for hierarchy \"scankdpp4:inst\|keybpg:key\|debounceg:u0\"" {  } { { "keybpg.vhd" "u0" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4 scankdpp4:inst\|keybpg:key\|sel4:u1 " "Info: Elaborating entity \"sel4\" for hierarchy \"scankdpp4:inst\|keybpg:key\|sel4:u1\"" {  } { { "keybpg.vhd" "u1" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4 scankdpp4:inst\|keybpg:key\|decod4:u2 " "Info: Elaborating entity \"decod4\" for hierarchy \"scankdpp4:inst\|keybpg:key\|decod4:u2\"" {  } { { "keybpg.vhd" "u2" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyps4 scankdpp4:inst\|keybpg:key\|keyps4:u3 " "Info: Elaborating entity \"keyps4\" for hierarchy \"scankdpp4:inst\|keybpg:key\|keyps4:u3\"" {  } { { "keybpg.vhd" "u3" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keybpg.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sftd15 scankdpp4:inst\|sftd15:sft " "Info: Elaborating entity \"sftd15\" for hierarchy \"scankdpp4:inst\|sftd15:sft\"" {  } { { "scankdpp4.vhd" "sft" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/scankdpp4.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr sftd15.vhd(46) " "Warning (10492): VHDL Process Statement warning at sftd15.vhd(46): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sftd15.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stpct4 stpct4:inst1 " "Info: Elaborating entity \"stpct4\" for hierarchy \"stpct4:inst1\"" {  } { { "STPCT4K.bdf" "inst1" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 160 176 312 320 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr stpct4.vhd(41) " "Warning (10492): VHDL Process Statement warning at stpct4.vhd(41): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PRSD stpct4.vhd(43) " "Warning (10492): VHDL Process Statement warning at stpct4.vhd(43): signal \"PRSD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr stpct4.vhd(49) " "Warning (10492): VHDL Process Statement warning at stpct4.vhd(49): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENP stpct4.vhd(84) " "Warning (10492): VHDL Process Statement warning at stpct4.vhd(84): signal \"ENP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt16 stpct4:inst1\|cnt16:cntn " "Info: Elaborating entity \"cnt16\" for hierarchy \"stpct4:inst1\|cnt16:cntn\"" {  } { { "stpct4.vhd" "cntn" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segd7 stpct4:inst1\|segd7:dec1 " "Info: Elaborating entity \"segd7\" for hierarchy \"stpct4:inst1\|segd7:dec1\"" {  } { { "stpct4.vhd" "dec1" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst2 " "Info: Elaborating entity \"clock\" for hierarchy \"clock:inst2\"" {  } { { "STPCT4K.bdf" "inst2" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 80 -24 104 176 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scount clcok.vhd(21) " "Warning (10492): VHDL Process Statement warning at clcok.vhd(21): signal \"scount\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exclk clcok.vhd(30) " "Warning (10492): VHDL Process Statement warning at clcok.vhd(30): signal \"exclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock:inst2\|Mux0 " "Warning: Found clock multiplexer clock:inst2\|Mux0" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Info: Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info: Implemented 36 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Info: Implemented 203 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 15:16:01 2021 " "Info: Processing ended: Mon Jun 28 15:16:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
