i clk
m 0 0
u 2 2
p {p:clk}{t:regs_1[15:0].CLK}
e ckid0_0 {t:regs_1[15:0].CLK} ram1
c ckid0_0 {p:clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
