TimeQuest Timing Analyzer report for M3
Sat Jun 20 18:01:41 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Minimum Pulse Width: 'FPGA_CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Setup Transfers
 22. Hold Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Sat Jun 20 18:01:41 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 44.31 MHz ; 44.31 MHz       ; FPGA_CLK   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -12.567 ; -517.177      ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.231 ; 0.000         ;
+----------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.567 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.910     ;
; -12.409 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.752     ;
; -12.367 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.710     ;
; -12.300 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.643     ;
; -12.272 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.615     ;
; -12.253 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.596     ;
; -12.171 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.514     ;
; -12.142 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.485     ;
; -12.124 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.467     ;
; -12.100 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.443     ;
; -12.025 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.368     ;
; -12.005 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.348     ;
; -12.001 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.344     ;
; -11.986 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.329     ;
; -11.966 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.309     ;
; -11.955 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.298     ;
; -11.924 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.267     ;
; -11.904 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.247     ;
; -11.867 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.210     ;
; -11.829 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.172     ;
; -11.825 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.168     ;
; -11.810 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.153     ;
; -11.797 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.140     ;
; -11.755 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.098     ;
; -11.734 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.077     ;
; -11.730 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.073     ;
; -11.728 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.071     ;
; -11.711 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.054     ;
; -11.660 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 22.003     ;
; -11.641 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.984     ;
; -11.629 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.972     ;
; -11.559 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.902     ;
; -11.558 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.901     ;
; -11.523 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.866     ;
; -11.459 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.802     ;
; -11.389 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.732     ;
; -11.272 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[23] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.615     ;
; -11.256 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.599     ;
; -11.080 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.423     ;
; -11.048 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[22] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.391     ;
; -11.005 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[23] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.348     ;
; -10.981 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.324     ;
; -10.911 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[31] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.254     ;
; -10.829 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[23] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.172     ;
; -10.781 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[22] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.124     ;
; -10.730 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[23] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.073     ;
; -10.685 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[24] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.028     ;
; -10.660 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[23] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 21.003     ;
; -10.605 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[22] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 20.948     ;
; -10.506 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[22] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 20.849     ;
; -10.436 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[22] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 20.779     ;
; -10.418 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[24] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 20.761     ;
; -10.242 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[24] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 20.585     ;
; -10.143 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[24] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 20.486     ;
; -10.073 ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[24] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.405      ; 20.416     ;
; -9.989  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 20.032     ;
; -9.903  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.946     ;
; -9.831  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.874     ;
; -9.817  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.860     ;
; -9.789  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.832     ;
; -9.745  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.788     ;
; -9.731  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.774     ;
; -9.703  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.746     ;
; -9.694  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.737     ;
; -9.675  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.718     ;
; -9.659  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.702     ;
; -9.645  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.688     ;
; -9.617  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.660     ;
; -9.608  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.651     ;
; -9.593  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.636     ;
; -9.589  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.632     ;
; -9.573  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.616     ;
; -9.559  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.602     ;
; -9.531  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.574     ;
; -9.522  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.565     ;
; -9.507  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.550     ;
; -9.503  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.546     ;
; -9.487  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.530     ;
; -9.473  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[33] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.516     ;
; -9.445  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.488     ;
; -9.436  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.479     ;
; -9.423  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[39] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.466     ;
; -9.421  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.464     ;
; -9.417  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.460     ;
; -9.401  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.444     ;
; -9.387  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[26] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[32] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.430     ;
; -9.359  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.402     ;
; -9.350  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.393     ;
; -9.337  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[38] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.380     ;
; -9.335  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[36] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.378     ;
; -9.331  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.374     ;
; -9.315  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[33] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.358     ;
; -9.280  ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[17] ; processor:inst3|mult_45_35:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_c1r2:auto_generated|ded_mult_7d81:ded_mult1|external_mult_registers[55] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 19.346     ;
; -9.273  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[28] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[33] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.316     ;
; -9.264  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[32] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.307     ;
; -9.251  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[25] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[37] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.294     ;
; -9.249  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[27] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[35] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.292     ;
; -9.245  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[30] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[34] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.288     ;
; -9.229  ; processor:inst3|mult_20_15:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_7qq2:auto_generated|ded_mult_e281:ded_mult1|external_mult_registers[29] ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[32] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 19.272     ;
; -9.205  ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[13] ; processor:inst3|mult_45_35:const1_mult|altmult_add:ALTMULT_ADD_component|mult_add_c1r2:auto_generated|ded_mult_7d81:ded_mult1|external_mult_registers[55] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.026      ; 19.271     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                         ;
+-------+--------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; processor:inst3|state.IDLE     ; processor:inst3|state.IDLE                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.COMPLETE ; processor:inst3|state.COMPLETE            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|state.RUNNING  ; processor:inst3|state.RUNNING             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[9]     ; processor:inst3|cnt_clk[9]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[8]     ; processor:inst3|cnt_clk[8]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[6]     ; processor:inst3|cnt_clk[6]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[7]     ; processor:inst3|cnt_clk[7]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[5]     ; processor:inst3|cnt_clk[5]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[4]     ; processor:inst3|cnt_clk[4]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[1]     ; processor:inst3|cnt_clk[1]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[2]     ; processor:inst3|cnt_clk[2]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[3]     ; processor:inst3|cnt_clk[3]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[0]     ; processor:inst3|cnt_clk[0]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[11]    ; processor:inst3|cnt_clk[11]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[10]    ; processor:inst3|cnt_clk[10]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[15]    ; processor:inst3|cnt_clk[15]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[14]    ; processor:inst3|cnt_clk[14]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[12]    ; processor:inst3|cnt_clk[12]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[13]    ; processor:inst3|cnt_clk[13]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[20]    ; processor:inst3|cnt_clk[20]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[22]    ; processor:inst3|cnt_clk[22]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[21]    ; processor:inst3|cnt_clk[21]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[23]    ; processor:inst3|cnt_clk[23]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[19]    ; processor:inst3|cnt_clk[19]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[18]    ; processor:inst3|cnt_clk[18]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[16]    ; processor:inst3|cnt_clk[16]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[17]    ; processor:inst3|cnt_clk[17]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[28]    ; processor:inst3|cnt_clk[28]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[29]    ; processor:inst3|cnt_clk[29]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[30]    ; processor:inst3|cnt_clk[30]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[31]    ; processor:inst3|cnt_clk[31]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[25]    ; processor:inst3|cnt_clk[25]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[26]    ; processor:inst3|cnt_clk[26]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[27]    ; processor:inst3|cnt_clk[27]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|cnt_clk[24]    ; processor:inst3|cnt_clk[24]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst3|pseudo_grn[19] ; processor:inst3|pseudo_grn[19]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; host_itf:inst2|seg_clk         ; host_itf:inst2|seg_clk                    ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; host_itf:inst2|x8800_0000[8]   ; processor:inst3|s_constK[8]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.734 ; host_itf:inst2|x8800_0000[5]   ; processor:inst3|s_constK[5]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.040      ;
; 0.735 ; host_itf:inst2|x8800_0002[0]   ; processor:inst3|s_constK[16]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; host_itf:inst2|x8800_0000[13]  ; processor:inst3|s_constK[13]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; host_itf:inst2|x8800_0002[1]   ; processor:inst3|s_constK[17]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.739 ; host_itf:inst2|x8800_0000[11]  ; processor:inst3|s_constK[11]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.742 ; host_itf:inst2|x8800_0000[4]   ; processor:inst3|s_constK[4]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; host_itf:inst2|x8800_0002[2]   ; processor:inst3|s_constK[18]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; host_itf:inst2|x8800_0000[7]   ; processor:inst3|s_constK[7]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; host_itf:inst2|x8800_0000[3]   ; processor:inst3|s_constK[3]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; host_itf:inst2|x8800_0000[1]   ; processor:inst3|s_constK[1]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; host_itf:inst2|x8800_0008[9]   ; processor:inst3|s_const1[9]~_Duplicate_3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.743 ; host_itf:inst2|x8800_0008[14]  ; processor:inst3|s_const1[14]~_Duplicate_3 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.745 ; host_itf:inst2|x8800_0008[0]   ; processor:inst3|s_const1[0]~_Duplicate_3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.051      ;
; 0.747 ; host_itf:inst2|x8800_0000[9]   ; processor:inst3|s_constK[9]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.053      ;
; 0.749 ; host_itf:inst2|x8800_0000[15]  ; processor:inst3|s_constK[15]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; host_itf:inst2|x8800_0000[14]  ; processor:inst3|s_constK[14]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; host_itf:inst2|my_clk_cnt2[31] ; host_itf:inst2|my_clk_cnt2[31]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.059      ;
; 0.853 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[3]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.159      ;
; 0.855 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[11]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.161      ;
; 0.856 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[2]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.162      ;
; 0.858 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[8]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.164      ;
; 0.858 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[1]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.164      ;
; 0.858 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[0]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.164      ;
; 0.859 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[9]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.165      ;
; 0.859 ; processor:inst3|state.RUNNING  ; processor:inst3|cnt_clk[10]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.165      ;
; 0.891 ; host_itf:inst2|x8800_0000[10]  ; processor:inst3|s_constK[10]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.197      ;
; 0.892 ; host_io:inst|re_dly            ; host_io:inst|re_dly1                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.198      ;
; 0.897 ; host_itf:inst2|x8800_0000[6]   ; processor:inst3|s_constK[6]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; host_itf:inst2|x8800_0000[0]   ; processor:inst3|s_constK[0]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.203      ;
; 0.898 ; host_itf:inst2|x8800_0000[12]  ; processor:inst3|s_constK[12]              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.204      ;
; 0.899 ; host_itf:inst2|x8800_0008[15]  ; processor:inst3|s_const1[15]~_Duplicate_3 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.205      ;
; 0.900 ; host_itf:inst2|x8800_0008[5]   ; processor:inst3|s_const1[5]~_Duplicate_3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.206      ;
; 0.901 ; host_itf:inst2|x8800_0000[2]   ; processor:inst3|s_constK[2]               ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.207      ;
; 0.901 ; host_itf:inst2|x8800_0008[11]  ; processor:inst3|s_const1[11]~_Duplicate_3 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.207      ;
; 1.164 ; host_itf:inst2|my_clk_cnt2[15] ; host_itf:inst2|my_clk_cnt2[15]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.470      ;
; 1.166 ; host_itf:inst2|my_clk_cnt2[16] ; host_itf:inst2|my_clk_cnt2[16]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; host_itf:inst2|my_clk_cnt2[0]  ; host_itf:inst2|my_clk_cnt2[0]             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.473      ;
; 1.172 ; host_itf:inst2|my_clk_cnt2[2]  ; host_itf:inst2|my_clk_cnt2[2]             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; host_itf:inst2|my_clk_cnt2[4]  ; host_itf:inst2|my_clk_cnt2[4]             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.478      ;
; 1.175 ; host_itf:inst2|my_clk_cnt2[1]  ; host_itf:inst2|my_clk_cnt2[1]             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; host_itf:inst2|my_clk_cnt2[17] ; host_itf:inst2|my_clk_cnt2[17]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; host_itf:inst2|my_clk_cnt2[9]  ; host_itf:inst2|my_clk_cnt2[9]             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; host_itf:inst2|my_clk_cnt2[18] ; host_itf:inst2|my_clk_cnt2[18]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; host_itf:inst2|my_clk_cnt2[25] ; host_itf:inst2|my_clk_cnt2[25]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[11] ; host_itf:inst2|my_clk_cnt2[11]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[30] ; host_itf:inst2|my_clk_cnt2[30]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[29] ; host_itf:inst2|my_clk_cnt2[29]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[20] ; host_itf:inst2|my_clk_cnt2[20]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[23] ; host_itf:inst2|my_clk_cnt2[23]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; host_itf:inst2|my_clk_cnt2[27] ; host_itf:inst2|my_clk_cnt2[27]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.483      ;
; 1.213 ; host_itf:inst2|my_clk_cnt2[6]  ; host_itf:inst2|my_clk_cnt2[6]             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.519      ;
; 1.221 ; host_itf:inst2|my_clk_cnt2[10] ; host_itf:inst2|my_clk_cnt2[10]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; host_itf:inst2|my_clk_cnt2[12] ; host_itf:inst2|my_clk_cnt2[12]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; host_itf:inst2|my_clk_cnt2[19] ; host_itf:inst2|my_clk_cnt2[19]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; host_itf:inst2|my_clk_cnt2[26] ; host_itf:inst2|my_clk_cnt2[26]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; host_itf:inst2|my_clk_cnt2[24] ; host_itf:inst2|my_clk_cnt2[24]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; host_itf:inst2|my_clk_cnt2[28] ; host_itf:inst2|my_clk_cnt2[28]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; host_itf:inst2|my_clk_cnt2[22] ; host_itf:inst2|my_clk_cnt2[22]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; host_itf:inst2|my_clk_cnt2[21] ; host_itf:inst2|my_clk_cnt2[21]            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.532      ;
; 1.232 ; processor:inst3|state.IDLE     ; processor:inst3|state.RUNNING             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.538      ;
; 1.324 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[8]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.630      ;
; 1.324 ; processor:inst3|state.COMPLETE ; processor:inst3|cnt_clk[1]                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.630      ;
+-------+--------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[40] ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[41] ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[42] ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[43] ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|mult_40_8:mult_for_exp|altmult_add:ALTMULT_ADD_component|mult_add_20r2:auto_generated|ded_mult_5881:ded_mult1|external_mult_registers[44] ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]                                                                                                                               ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]                                                                                                                               ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_1                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_1                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_2                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[0]~_Duplicate_2                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[10]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[11]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[12]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[13]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[14]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[15]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[16]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[17]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[18]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[19]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]                                                                                                                               ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]                                                                                                                               ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_1                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_1                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_2                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[1]~_Duplicate_2                                                                                                                  ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[20]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[21]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[21]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[21]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[21]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[21]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[21]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[22]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[22]                                                                                                                              ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[22]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[22]~_Duplicate_1                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[22]~_Duplicate_2                                                                                                                 ;
; 2.231 ; 5.000        ; 2.769          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst3|s_const1[22]~_Duplicate_2                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 14.001 ; 14.001 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 9.100  ; 9.100  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 8.944  ; 8.944  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 13.372 ; 13.372 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 10.458 ; 10.458 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 8.577  ; 8.577  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 8.387  ; 8.387  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 8.308  ; 8.308  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 8.058  ; 8.058  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 10.392 ; 10.392 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 13.164 ; 13.164 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 13.372 ; 13.372 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 13.200 ; 13.200 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 13.111 ; 13.111 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 12.432 ; 12.432 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 12.372 ; 12.372 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 8.274  ; 8.274  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 12.547 ; 12.547 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 12.740 ; 12.740 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 12.205 ; 12.205 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 12.559 ; 12.559 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 12.786 ; 12.786 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 12.947 ; 12.947 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 12.730 ; 12.730 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -11.996 ; -11.996 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 0.539   ; 0.539   ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -6.939  ; -6.939  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -5.490  ; -5.490  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -8.453  ; -8.453  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -5.876  ; -5.876  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -6.339  ; -6.339  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -5.490  ; -5.490  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -6.227  ; -6.227  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -8.387  ; -8.387  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -11.159 ; -11.159 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -11.367 ; -11.367 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -11.195 ; -11.195 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -11.106 ; -11.106 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -10.427 ; -10.427 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -10.367 ; -10.367 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -6.443  ; -6.443  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -10.542 ; -10.542 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -10.735 ; -10.735 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -10.200 ; -10.200 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -10.554 ; -10.554 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -10.781 ; -10.781 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -10.942 ; -10.942 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -10.725 ; -10.725 ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.887 ; 8.887 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.480 ; 8.480 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.887 ; 8.887 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.055 ; 8.055 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.055 ; 8.055 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.515 ; 8.515 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.887 ; 8.887 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.071 ; 8.071 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.071 ; 8.071 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.094 ; 8.094 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.887 ; 8.887 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.053 ; 8.053 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.053 ; 8.053 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.480 ; 8.480 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.626 ; 7.626 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.615 ; 7.615 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.173 ; 7.173 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.173 ; 7.173 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.480 ; 8.480 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.887 ; 8.887 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.055 ; 8.055 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.055 ; 8.055 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.515 ; 8.515 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.887 ; 8.887 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.071 ; 8.071 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.071 ; 8.071 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.094 ; 8.094 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.887 ; 8.887 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.053 ; 8.053 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.053 ; 8.053 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.480 ; 8.480 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.626 ; 7.626 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.615 ; 7.615 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.173 ; 7.173 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.447 ;    ;    ; 12.447 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.854 ;    ;    ; 12.854 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.022 ;    ;    ; 12.022 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.022 ;    ;    ; 12.022 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.482 ;    ;    ; 12.482 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.854 ;    ;    ; 12.854 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.038 ;    ;    ; 12.038 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.038 ;    ;    ; 12.038 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.061 ;    ;    ; 12.061 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.854 ;    ;    ; 12.854 ;
; CPLD_0     ; XM0_DATA[10] ; 12.020 ;    ;    ; 12.020 ;
; CPLD_0     ; XM0_DATA[11] ; 12.020 ;    ;    ; 12.020 ;
; CPLD_0     ; XM0_DATA[12] ; 12.447 ;    ;    ; 12.447 ;
; CPLD_0     ; XM0_DATA[13] ; 11.593 ;    ;    ; 11.593 ;
; CPLD_0     ; XM0_DATA[14] ; 11.582 ;    ;    ; 11.582 ;
; CPLD_0     ; XM0_DATA[15] ; 11.140 ;    ;    ; 11.140 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.766  ;    ;    ; 7.766  ;
; XM0OEN     ; XM0_DATA[1]  ; 8.173  ;    ;    ; 8.173  ;
; XM0OEN     ; XM0_DATA[2]  ; 7.341  ;    ;    ; 7.341  ;
; XM0OEN     ; XM0_DATA[3]  ; 7.341  ;    ;    ; 7.341  ;
; XM0OEN     ; XM0_DATA[4]  ; 7.801  ;    ;    ; 7.801  ;
; XM0OEN     ; XM0_DATA[5]  ; 8.173  ;    ;    ; 8.173  ;
; XM0OEN     ; XM0_DATA[6]  ; 7.357  ;    ;    ; 7.357  ;
; XM0OEN     ; XM0_DATA[7]  ; 7.357  ;    ;    ; 7.357  ;
; XM0OEN     ; XM0_DATA[8]  ; 7.380  ;    ;    ; 7.380  ;
; XM0OEN     ; XM0_DATA[9]  ; 8.173  ;    ;    ; 8.173  ;
; XM0OEN     ; XM0_DATA[10] ; 7.339  ;    ;    ; 7.339  ;
; XM0OEN     ; XM0_DATA[11] ; 7.339  ;    ;    ; 7.339  ;
; XM0OEN     ; XM0_DATA[12] ; 7.766  ;    ;    ; 7.766  ;
; XM0OEN     ; XM0_DATA[13] ; 6.912  ;    ;    ; 6.912  ;
; XM0OEN     ; XM0_DATA[14] ; 6.901  ;    ;    ; 6.901  ;
; XM0OEN     ; XM0_DATA[15] ; 6.459  ;    ;    ; 6.459  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.447 ;    ;    ; 12.447 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.854 ;    ;    ; 12.854 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.022 ;    ;    ; 12.022 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.022 ;    ;    ; 12.022 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.482 ;    ;    ; 12.482 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.854 ;    ;    ; 12.854 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.038 ;    ;    ; 12.038 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.038 ;    ;    ; 12.038 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.061 ;    ;    ; 12.061 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.854 ;    ;    ; 12.854 ;
; CPLD_0     ; XM0_DATA[10] ; 12.020 ;    ;    ; 12.020 ;
; CPLD_0     ; XM0_DATA[11] ; 12.020 ;    ;    ; 12.020 ;
; CPLD_0     ; XM0_DATA[12] ; 12.447 ;    ;    ; 12.447 ;
; CPLD_0     ; XM0_DATA[13] ; 11.593 ;    ;    ; 11.593 ;
; CPLD_0     ; XM0_DATA[14] ; 11.582 ;    ;    ; 11.582 ;
; CPLD_0     ; XM0_DATA[15] ; 11.140 ;    ;    ; 11.140 ;
; XM0OEN     ; XM0_DATA[0]  ; 7.766  ;    ;    ; 7.766  ;
; XM0OEN     ; XM0_DATA[1]  ; 8.173  ;    ;    ; 8.173  ;
; XM0OEN     ; XM0_DATA[2]  ; 7.341  ;    ;    ; 7.341  ;
; XM0OEN     ; XM0_DATA[3]  ; 7.341  ;    ;    ; 7.341  ;
; XM0OEN     ; XM0_DATA[4]  ; 7.801  ;    ;    ; 7.801  ;
; XM0OEN     ; XM0_DATA[5]  ; 8.173  ;    ;    ; 8.173  ;
; XM0OEN     ; XM0_DATA[6]  ; 7.357  ;    ;    ; 7.357  ;
; XM0OEN     ; XM0_DATA[7]  ; 7.357  ;    ;    ; 7.357  ;
; XM0OEN     ; XM0_DATA[8]  ; 7.380  ;    ;    ; 7.380  ;
; XM0OEN     ; XM0_DATA[9]  ; 8.173  ;    ;    ; 8.173  ;
; XM0OEN     ; XM0_DATA[10] ; 7.339  ;    ;    ; 7.339  ;
; XM0OEN     ; XM0_DATA[11] ; 7.339  ;    ;    ; 7.339  ;
; XM0OEN     ; XM0_DATA[12] ; 7.766  ;    ;    ; 7.766  ;
; XM0OEN     ; XM0_DATA[13] ; 6.912  ;    ;    ; 6.912  ;
; XM0OEN     ; XM0_DATA[14] ; 6.901  ;    ;    ; 6.901  ;
; XM0OEN     ; XM0_DATA[15] ; 6.459  ;    ;    ; 6.459  ;
+------------+--------------+--------+----+----+--------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 138928880 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 138928880 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 2138  ; 2138 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sat Jun 20 18:01:40 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: host_itf:inst2|seg_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -12.567
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -12.567      -517.177 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 2.231
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.231         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Sat Jun 20 18:01:41 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


