Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 29 10:19:57 2021
| Host         : 614-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.872        0.000                      0                  375        0.195        0.000                      0                  375        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.872        0.000                      0                  361        0.195        0.000                      0                  361        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.999        0.000                      0                   14        0.594        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.090ns (22.423%)  route 3.771ns (77.577%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.793    10.414    now_time2
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[10]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X3Y196         FDRE (Setup_fdre_C_CE)      -0.205    15.287    now_time2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.090ns (22.423%)  route 3.771ns (77.577%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.793    10.414    now_time2
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[22]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X3Y196         FDRE (Setup_fdre_C_CE)      -0.205    15.287    now_time2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.090ns (22.423%)  route 3.771ns (77.577%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.793    10.414    now_time2
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[24]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X3Y196         FDRE (Setup_fdre_C_CE)      -0.205    15.287    now_time2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.090ns (22.423%)  route 3.771ns (77.577%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.793    10.414    now_time2
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[27]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X3Y196         FDRE (Setup_fdre_C_CE)      -0.205    15.287    now_time2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.090ns (22.423%)  route 3.771ns (77.577%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.793    10.414    now_time2
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[5]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X3Y196         FDRE (Setup_fdre_C_CE)      -0.205    15.287    now_time2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.090ns (22.423%)  route 3.771ns (77.577%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.793    10.414    now_time2
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[7]/C
                         clock pessimism              0.284    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X3Y196         FDRE (Setup_fdre_C_CE)      -0.205    15.287    now_time2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.090ns (22.607%)  route 3.731ns (77.393%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.753    10.374    now_time2
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[21]/C
                         clock pessimism              0.309    15.553    
                         clock uncertainty           -0.035    15.518    
    SLICE_X3Y198         FDRE (Setup_fdre_C_CE)      -0.205    15.313    now_time2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.090ns (22.607%)  route 3.731ns (77.393%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.753    10.374    now_time2
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[23]/C
                         clock pessimism              0.309    15.553    
                         clock uncertainty           -0.035    15.518    
    SLICE_X3Y198         FDRE (Setup_fdre_C_CE)      -0.205    15.313    now_time2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.090ns (22.607%)  route 3.731ns (77.393%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.753    10.374    now_time2
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
                         clock pessimism              0.309    15.553    
                         clock uncertainty           -0.035    15.518    
    SLICE_X3Y198         FDRE (Setup_fdre_C_CE)      -0.205    15.313    now_time2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 now_time2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            now_time2_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.090ns (22.607%)  route 3.731ns (77.393%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.553ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.896     5.553    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.419     5.972 f  now_time2_reg[28]/Q
                         net (fo=4, routed)           1.273     7.245    now_time2_reg_n_0_[28]
    SLICE_X4Y197         LUT4 (Prop_lut4_I0_O)        0.299     7.544 r  now_time2[31]_i_16/O
                         net (fo=1, routed)           0.575     8.119    now_time2[31]_i_16_n_0
    SLICE_X3Y195         LUT4 (Prop_lut4_I3_O)        0.124     8.243 r  now_time2[31]_i_7/O
                         net (fo=1, routed)           0.783     9.027    now_time2[31]_i_7_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I3_O)        0.124     9.151 f  now_time2[31]_i_4/O
                         net (fo=34, routed)          0.346     9.497    now_time2[31]_i_4_n_0
    SLICE_X7Y192         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  now_time2[31]_i_2/O
                         net (fo=32, routed)          0.753    10.374    now_time2
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X3Y198         FDRE                                         r  now_time2_reg[30]/C
                         clock pessimism              0.309    15.553    
                         clock uncertainty           -0.035    15.518    
    SLICE_X3Y198         FDRE (Setup_fdre_C_CE)      -0.205    15.313    now_time2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 now_time2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X3Y194         FDRE                                         r  now_time2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  now_time2_reg[16]/Q
                         net (fo=4, routed)           0.136     1.938    now_time2_reg_n_0_[16]
    SLICE_X0Y194         FDRE                                         r  switch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[16]/C
                         clock pessimism             -0.507     1.676    
    SLICE_X0Y194         FDRE (Hold_fdre_C_D)         0.066     1.742    switch_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 led_ca_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ca_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.683     1.661    clk_IBUF_BUFG
    SLICE_X1Y199         FDPE                                         r  led_ca_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y199         FDPE (Prop_fdpe_C_Q)         0.141     1.802 r  led_ca_reg_P/Q
                         net (fo=1, routed)           0.105     1.908    led_ca_reg_P_n_0
    SLICE_X1Y199         LUT3 (Prop_lut3_I0_O)        0.045     1.953 r  led_ca_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000     1.953    led_ca_OBUF
    SLICE_X1Y199         FDPE                                         r  led_ca_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.960     2.184    clk_IBUF_BUFG
    SLICE_X1Y199         FDPE                                         r  led_ca_reg_P/C
                         clock pessimism             -0.523     1.661    
    SLICE_X1Y199         FDPE (Hold_fdpe_C_D)         0.091     1.752    led_ca_reg_P
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 led_cg_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X1Y193         FDPE                                         r  led_cg_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y193         FDPE (Prop_fdpe_C_Q)         0.141     1.801 r  led_cg_reg_P/Q
                         net (fo=1, routed)           0.105     1.907    led_cg_reg_P_n_0
    SLICE_X1Y193         LUT3 (Prop_lut3_I0_O)        0.045     1.952 r  led_cg_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000     1.952    led_cg_OBUF
    SLICE_X1Y193         FDPE                                         r  led_cg_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X1Y193         FDPE                                         r  led_cg_reg_P/C
                         clock pessimism             -0.523     1.660    
    SLICE_X1Y193         FDPE (Hold_fdpe_C_D)         0.091     1.751    led_cg_reg_P
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 now_time2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.192%)  route 0.152ns (51.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X3Y193         FDRE                                         r  now_time2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y193         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  now_time2_reg[14]/Q
                         net (fo=4, routed)           0.152     1.953    now_time2_reg_n_0_[14]
    SLICE_X3Y195         FDRE                                         r  switch_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[14]/C
                         clock pessimism             -0.507     1.676    
    SLICE_X3Y195         FDRE (Hold_fdre_C_D)         0.075     1.751    switch_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 led_cf_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.869%)  route 0.104ns (33.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.681     1.659    clk_IBUF_BUFG
    SLICE_X2Y192         FDCE                                         r  led_cf_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y192         FDCE (Prop_fdce_C_Q)         0.164     1.823 r  led_cf_reg_C/Q
                         net (fo=1, routed)           0.104     1.927    led_cf_reg_C_n_0
    SLICE_X0Y192         LUT3 (Prop_lut3_I2_O)        0.045     1.972 r  led_cf_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000     1.972    led_cf_OBUF
    SLICE_X0Y192         FDPE                                         r  led_cf_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.958     2.182    clk_IBUF_BUFG
    SLICE_X0Y192         FDPE                                         r  led_cf_reg_P/C
                         clock pessimism             -0.507     1.675    
    SLICE_X0Y192         FDPE (Hold_fdpe_C_D)         0.091     1.766    led_cf_reg_P
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 now_time2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.480%)  route 0.121ns (48.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X3Y194         FDRE                                         r  now_time2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.128     1.788 r  now_time2_reg[6]/Q
                         net (fo=4, routed)           0.121     1.909    now_time2_reg_n_0_[6]
    SLICE_X1Y194         FDRE                                         r  switch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X1Y194         FDRE                                         r  switch_reg[6]/C
                         clock pessimism             -0.507     1.676    
    SLICE_X1Y194         FDRE (Hold_fdre_C_D)         0.019     1.695    switch_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 led_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.825%)  route 0.160ns (46.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.681     1.659    clk_IBUF_BUFG
    SLICE_X3Y191         FDPE                                         r  led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191         FDPE (Prop_fdpe_C_Q)         0.141     1.800 r  led_en_reg[1]/Q
                         net (fo=4, routed)           0.160     1.960    led_en_OBUF[1]
    SLICE_X5Y191         LUT2 (Prop_lut2_I1_O)        0.045     2.005 r  led_en[2]_i_1/O
                         net (fo=2, routed)           0.000     2.005    p_1_in[2]
    SLICE_X5Y191         FDPE                                         r  led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.957     2.181    clk_IBUF_BUFG
    SLICE_X5Y191         FDPE                                         r  led_en_reg[2]/C
                         clock pessimism             -0.484     1.697    
    SLICE_X5Y191         FDPE (Hold_fdpe_C_D)         0.091     1.788    led_en_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 now_time2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.736%)  route 0.158ns (55.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.683     1.661    clk_IBUF_BUFG
    SLICE_X3Y197         FDRE                                         r  now_time2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.128     1.789 r  now_time2_reg[25]/Q
                         net (fo=4, routed)           0.158     1.947    now_time2_reg_n_0_[25]
    SLICE_X4Y198         FDRE                                         r  switch_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X4Y198         FDRE                                         r  switch_reg[25]/C
                         clock pessimism             -0.484     1.699    
    SLICE_X4Y198         FDRE (Hold_fdre_C_D)         0.017     1.716    switch_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 now_time2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.095%)  route 0.202ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X3Y196         FDRE                                         r  now_time2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y196         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  now_time2_reg[24]/Q
                         net (fo=4, routed)           0.202     2.003    now_time2_reg_n_0_[24]
    SLICE_X4Y197         FDRE                                         r  switch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X4Y197         FDRE                                         r  switch_reg[24]/C
                         clock pessimism             -0.484     1.699    
    SLICE_X4Y197         FDRE (Hold_fdre_C_D)         0.070     1.769    switch_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 now_time2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switch_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.122%)  route 0.202ns (58.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.683     1.661    clk_IBUF_BUFG
    SLICE_X3Y197         FDRE                                         r  now_time2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  now_time2_reg[13]/Q
                         net (fo=4, routed)           0.202     2.004    now_time2_reg_n_0_[13]
    SLICE_X3Y195         FDRE                                         r  switch_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[13]/C
                         clock pessimism             -0.507     1.676    
    SLICE_X3Y195         FDRE (Hold_fdre_C_D)         0.072     1.748    switch_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y196   cnt_num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y192   cnt_num_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y193   cnt_num_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y194   cnt_num_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y192   cnt_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y193   cnt_num_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y196   cnt_num_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y196   cnt_num_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y196   cnt_num_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y192   now_time1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y196   cnt_num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y192   cnt_num_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y193   cnt_num_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y194   cnt_num_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y192   cnt_num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y193   cnt_num_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y196   cnt_num_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y196   cnt_num_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y196   cnt_num_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y198   cnt_time_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y197   cnt_time_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y198   cnt_time_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y197   cnt_time_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y197   cnt_time_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y197   cnt_time_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y199   cnt_time_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y198   cnt_time_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y199   cnt_time_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y199   cnt_time_reg[30]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 switch_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ca_reg_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.828ns (18.070%)  route 3.754ns (81.930%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[11]/Q
                         net (fo=1, routed)           1.097     7.104    switch[11]
    SLICE_X3Y195         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  led_ca_reg_LDC_i_7/O
                         net (fo=1, routed)           0.800     8.029    led_ca_reg_LDC_i_7_n_0
    SLICE_X1Y195         LUT5 (Prop_lut5_I4_O)        0.124     8.153 r  led_ca_reg_LDC_i_3/O
                         net (fo=14, routed)          1.177     9.330    led_ca_reg_LDC_i_3_n_0
    SLICE_X1Y198         LUT6 (Prop_lut6_I0_O)        0.124     9.454 f  led_ca_reg_LDC_i_1/O
                         net (fo=2, routed)           0.681    10.134    led_ca_reg_LDC_i_1_n_0
    SLICE_X1Y199         FDPE                                         f  led_ca_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X1Y199         FDPE                                         r  led_ca_reg_P/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X1Y199         FDPE (Recov_fdpe_C_PRE)     -0.359    15.134    led_ca_reg_P
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 switch_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cc_reg_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.828ns (18.618%)  route 3.619ns (81.382%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[11]/Q
                         net (fo=1, routed)           1.097     7.104    switch[11]
    SLICE_X3Y195         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  led_ca_reg_LDC_i_7/O
                         net (fo=1, routed)           0.800     8.029    led_ca_reg_LDC_i_7_n_0
    SLICE_X1Y195         LUT5 (Prop_lut5_I4_O)        0.124     8.153 r  led_ca_reg_LDC_i_3/O
                         net (fo=14, routed)          0.937     9.090    led_ca_reg_LDC_i_3_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I0_O)        0.124     9.214 f  led_cc_reg_LDC_i_1/O
                         net (fo=2, routed)           0.786     9.999    led_cc_reg_LDC_i_1_n_0
    SLICE_X1Y197         FDPE                                         f  led_cc_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X1Y197         FDPE                                         r  led_cc_reg_P/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X1Y197         FDPE (Recov_fdpe_C_PRE)     -0.359    15.134    led_cc_reg_P
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 switch_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cb_reg_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.828ns (19.206%)  route 3.483ns (80.794%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[11]/Q
                         net (fo=1, routed)           1.097     7.104    switch[11]
    SLICE_X3Y195         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  led_ca_reg_LDC_i_7/O
                         net (fo=1, routed)           0.800     8.029    led_ca_reg_LDC_i_7_n_0
    SLICE_X1Y195         LUT5 (Prop_lut5_I4_O)        0.124     8.153 r  led_ca_reg_LDC_i_3/O
                         net (fo=14, routed)          0.869     9.021    led_ca_reg_LDC_i_3_n_0
    SLICE_X0Y198         LUT6 (Prop_lut6_I0_O)        0.124     9.145 f  led_cb_reg_LDC_i_1/O
                         net (fo=2, routed)           0.718     9.863    led_cb_reg_LDC_i_1_n_0
    SLICE_X0Y198         FDPE                                         f  led_cb_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X0Y198         FDPE                                         r  led_cb_reg_P/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X0Y198         FDPE (Recov_fdpe_C_PRE)     -0.359    15.134    led_cb_reg_P
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 switch_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ce_reg_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.828ns (19.532%)  route 3.411ns (80.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X4Y197         FDRE                                         r  switch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[30]/Q
                         net (fo=1, routed)           1.109     7.117    switch[30]
    SLICE_X4Y197         LUT6 (Prop_lut6_I4_O)        0.124     7.241 r  led_ca_reg_LDC_i_9/O
                         net (fo=1, routed)           0.647     7.888    led_ca_reg_LDC_i_9_n_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  led_ca_reg_LDC_i_4/O
                         net (fo=14, routed)          0.855     8.867    led_ca_reg_LDC_i_4_n_0
    SLICE_X0Y196         LUT6 (Prop_lut6_I3_O)        0.124     8.991 f  led_ce_reg_LDC_i_2/O
                         net (fo=2, routed)           0.800     9.791    led_ce_reg_LDC_i_2_n_0
    SLICE_X0Y195         FDCE                                         f  led_ce_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X0Y195         FDCE                                         r  led_ce_reg_C/C
                         clock pessimism              0.268    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X0Y195         FDCE (Recov_fdce_C_CLR)     -0.405    15.071    led_ce_reg_C
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 switch_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf_reg_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.895%)  route 3.334ns (80.105%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X4Y197         FDRE                                         r  switch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[30]/Q
                         net (fo=1, routed)           1.109     7.117    switch[30]
    SLICE_X4Y197         LUT6 (Prop_lut6_I4_O)        0.124     7.241 r  led_ca_reg_LDC_i_9/O
                         net (fo=1, routed)           0.647     7.888    led_ca_reg_LDC_i_9_n_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  led_ca_reg_LDC_i_4/O
                         net (fo=14, routed)          1.066     9.078    led_ca_reg_LDC_i_4_n_0
    SLICE_X0Y194         LUT6 (Prop_lut6_I1_O)        0.124     9.202 f  led_cf_reg_LDC_i_1/O
                         net (fo=2, routed)           0.512     9.714    led_cf_reg_LDC_i_1_n_0
    SLICE_X0Y192         FDPE                                         f  led_cf_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.766    15.242    clk_IBUF_BUFG
    SLICE_X0Y192         FDPE                                         r  led_cf_reg_P/C
                         clock pessimism              0.268    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X0Y192         FDPE (Recov_fdpe_C_PRE)     -0.359    15.116    led_cf_reg_P
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 switch_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ce_reg_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.828ns (19.904%)  route 3.332ns (80.096%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X4Y197         FDRE                                         r  switch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[30]/Q
                         net (fo=1, routed)           1.109     7.117    switch[30]
    SLICE_X4Y197         LUT6 (Prop_lut6_I4_O)        0.124     7.241 r  led_ca_reg_LDC_i_9/O
                         net (fo=1, routed)           0.647     7.888    led_ca_reg_LDC_i_9_n_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  led_ca_reg_LDC_i_4/O
                         net (fo=14, routed)          1.015     9.027    led_ca_reg_LDC_i_4_n_0
    SLICE_X1Y196         LUT6 (Prop_lut6_I1_O)        0.124     9.151 f  led_ce_reg_LDC_i_1/O
                         net (fo=2, routed)           0.561     9.712    led_ce_reg_LDC_i_1_n_0
    SLICE_X1Y196         FDPE                                         f  led_ce_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.767    15.243    clk_IBUF_BUFG
    SLICE_X1Y196         FDPE                                         r  led_ce_reg_P/C
                         clock pessimism              0.268    15.511    
                         clock uncertainty           -0.035    15.476    
    SLICE_X1Y196         FDPE (Recov_fdpe_C_PRE)     -0.359    15.117    led_ce_reg_P
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 switch_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf_reg_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.828ns (20.051%)  route 3.301ns (79.949%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 15.242 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X4Y197         FDRE                                         r  switch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[30]/Q
                         net (fo=1, routed)           1.109     7.117    switch[30]
    SLICE_X4Y197         LUT6 (Prop_lut6_I4_O)        0.124     7.241 r  led_ca_reg_LDC_i_9/O
                         net (fo=1, routed)           0.647     7.888    led_ca_reg_LDC_i_9_n_0
    SLICE_X4Y198         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  led_ca_reg_LDC_i_4/O
                         net (fo=14, routed)          1.059     9.071    led_ca_reg_LDC_i_4_n_0
    SLICE_X0Y194         LUT6 (Prop_lut6_I1_O)        0.124     9.195 f  led_cf_reg_LDC_i_2/O
                         net (fo=2, routed)           0.486     9.681    led_cf_reg_LDC_i_2_n_0
    SLICE_X2Y192         FDCE                                         f  led_cf_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.766    15.242    clk_IBUF_BUFG
    SLICE_X2Y192         FDCE                                         r  led_cf_reg_C/C
                         clock pessimism              0.268    15.510    
                         clock uncertainty           -0.035    15.475    
    SLICE_X2Y192         FDCE (Recov_fdce_C_CLR)     -0.319    15.156    led_cf_reg_C
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 switch_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cd_reg_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.828ns (20.407%)  route 3.229ns (79.593%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[11]/Q
                         net (fo=1, routed)           1.097     7.104    switch[11]
    SLICE_X3Y195         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  led_ca_reg_LDC_i_7/O
                         net (fo=1, routed)           0.800     8.029    led_ca_reg_LDC_i_7_n_0
    SLICE_X1Y195         LUT5 (Prop_lut5_I4_O)        0.124     8.153 r  led_ca_reg_LDC_i_3/O
                         net (fo=14, routed)          0.676     8.829    led_ca_reg_LDC_i_3_n_0
    SLICE_X1Y196         LUT6 (Prop_lut6_I0_O)        0.124     8.953 f  led_cd_reg_LDC_i_1/O
                         net (fo=2, routed)           0.657     9.609    led_cd_reg_LDC_i_1_n_0
    SLICE_X2Y197         FDPE                                         f  led_cd_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X2Y197         FDPE                                         r  led_cd_reg_P/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X2Y197         FDPE (Recov_fdpe_C_PRE)     -0.361    15.132    led_cd_reg_P
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 switch_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ca_reg_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.828ns (20.373%)  route 3.236ns (79.627%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[11]/Q
                         net (fo=1, routed)           1.097     7.104    switch[11]
    SLICE_X3Y195         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  led_ca_reg_LDC_i_7/O
                         net (fo=1, routed)           0.800     8.029    led_ca_reg_LDC_i_7_n_0
    SLICE_X1Y195         LUT5 (Prop_lut5_I4_O)        0.124     8.153 r  led_ca_reg_LDC_i_3/O
                         net (fo=14, routed)          0.861     9.013    led_ca_reg_LDC_i_3_n_0
    SLICE_X1Y198         LUT6 (Prop_lut6_I0_O)        0.124     9.137 f  led_ca_reg_LDC_i_2/O
                         net (fo=2, routed)           0.479     9.616    led_ca_reg_LDC_i_2_n_0
    SLICE_X2Y199         FDCE                                         f  led_ca_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X2Y199         FDCE                                         r  led_ca_reg_C/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X2Y199         FDCE (Recov_fdce_C_CLR)     -0.319    15.174    led_ca_reg_C
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 switch_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cb_reg_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.828ns (20.700%)  route 3.172ns (79.300%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 15.244 - 10.000 ) 
    Source Clock Delay      (SCD):    5.552ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.895     5.552    clk_IBUF_BUFG
    SLICE_X3Y195         FDRE                                         r  switch_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.456     6.008 r  switch_reg[11]/Q
                         net (fo=1, routed)           1.097     7.104    switch[11]
    SLICE_X3Y195         LUT5 (Prop_lut5_I0_O)        0.124     7.228 r  led_ca_reg_LDC_i_7/O
                         net (fo=1, routed)           0.800     8.029    led_ca_reg_LDC_i_7_n_0
    SLICE_X1Y195         LUT5 (Prop_lut5_I4_O)        0.124     8.153 r  led_ca_reg_LDC_i_3/O
                         net (fo=14, routed)          0.775     8.928    led_ca_reg_LDC_i_3_n_0
    SLICE_X1Y198         LUT6 (Prop_lut6_I2_O)        0.124     9.052 f  led_cb_reg_LDC_i_2/O
                         net (fo=2, routed)           0.500     9.552    led_cb_reg_LDC_i_2_n_0
    SLICE_X2Y198         FDCE                                         f  led_cb_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.768    15.244    clk_IBUF_BUFG
    SLICE_X2Y198         FDCE                                         r  led_cb_reg_C/C
                         clock pessimism              0.284    15.528    
                         clock uncertainty           -0.035    15.493    
    SLICE_X2Y198         FDCE (Recov_fdce_C_CLR)     -0.319    15.174    led_cb_reg_C
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf_reg_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.316%)  route 0.356ns (65.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.179     1.980    switch[3]
    SLICE_X0Y194         LUT6 (Prop_lut6_I5_O)        0.045     2.025 f  led_cf_reg_LDC_i_2/O
                         net (fo=2, routed)           0.177     2.202    led_cf_reg_LDC_i_2_n_0
    SLICE_X2Y192         FDCE                                         f  led_cf_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.958     2.182    clk_IBUF_BUFG
    SLICE_X2Y192         FDCE                                         r  led_cf_reg_C/C
                         clock pessimism             -0.507     1.675    
    SLICE_X2Y192         FDCE (Remov_fdce_C_CLR)     -0.067     1.608    led_cf_reg_C
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf_reg_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.261%)  route 0.373ns (66.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.180     1.981    switch[3]
    SLICE_X0Y194         LUT6 (Prop_lut6_I2_O)        0.045     2.026 f  led_cf_reg_LDC_i_1/O
                         net (fo=2, routed)           0.194     2.220    led_cf_reg_LDC_i_1_n_0
    SLICE_X0Y192         FDPE                                         f  led_cf_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.958     2.182    clk_IBUF_BUFG
    SLICE_X0Y192         FDPE                                         r  led_cf_reg_P/C
                         clock pessimism             -0.507     1.675    
    SLICE_X0Y192         FDPE (Remov_fdpe_C_PRE)     -0.095     1.580    led_cf_reg_P
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cd_reg_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.594%)  route 0.422ns (69.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.251     2.052    switch[3]
    SLICE_X1Y196         LUT6 (Prop_lut6_I2_O)        0.045     2.097 f  led_cd_reg_LDC_i_2/O
                         net (fo=2, routed)           0.171     2.268    led_cd_reg_LDC_i_2_n_0
    SLICE_X2Y195         FDCE                                         f  led_cd_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X2Y195         FDCE                                         r  led_cd_reg_C/C
                         clock pessimism             -0.507     1.676    
    SLICE_X2Y195         FDCE (Remov_fdce_C_CLR)     -0.067     1.609    led_cd_reg_C
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg_reg_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.881%)  route 0.397ns (68.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.210     2.011    switch[3]
    SLICE_X0Y194         LUT6 (Prop_lut6_I2_O)        0.045     2.056 f  led_cg_reg_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.244    led_cg_reg_LDC_i_1_n_0
    SLICE_X1Y193         FDPE                                         f  led_cg_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X1Y193         FDPE                                         r  led_cg_reg_P/C
                         clock pessimism             -0.507     1.676    
    SLICE_X1Y193         FDPE (Remov_fdpe_C_PRE)     -0.095     1.581    led_cg_reg_P
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 switch_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cb_reg_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.231ns (34.365%)  route 0.441ns (65.635%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X5Y198         FDRE                                         r  switch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[19]/Q
                         net (fo=1, routed)           0.097     1.898    switch[19]
    SLICE_X4Y198         LUT6 (Prop_lut6_I3_O)        0.045     1.943 r  led_ca_reg_LDC_i_4/O
                         net (fo=14, routed)          0.172     2.115    led_ca_reg_LDC_i_4_n_0
    SLICE_X1Y198         LUT6 (Prop_lut6_I3_O)        0.045     2.160 f  led_cb_reg_LDC_i_2/O
                         net (fo=2, routed)           0.172     2.333    led_cb_reg_LDC_i_2_n_0
    SLICE_X2Y198         FDCE                                         f  led_cb_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y198         FDCE                                         r  led_cb_reg_C/C
                         clock pessimism             -0.484     1.700    
    SLICE_X2Y198         FDCE (Remov_fdce_C_CLR)     -0.067     1.633    led_cb_reg_C
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg_reg_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.652%)  route 0.463ns (71.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.207     2.009    switch[3]
    SLICE_X0Y194         LUT6 (Prop_lut6_I2_O)        0.045     2.054 f  led_cg_reg_LDC_i_2/O
                         net (fo=2, routed)           0.256     2.310    led_cg_reg_LDC_i_2_n_0
    SLICE_X2Y193         FDCE                                         f  led_cg_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X2Y193         FDCE                                         r  led_cg_reg_C/C
                         clock pessimism             -0.507     1.676    
    SLICE_X2Y193         FDCE (Remov_fdce_C_CLR)     -0.067     1.609    led_cg_reg_C
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cc_reg_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.074%)  route 0.454ns (70.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.321     2.122    switch[3]
    SLICE_X0Y198         LUT6 (Prop_lut6_I5_O)        0.045     2.167 f  led_cc_reg_LDC_i_2/O
                         net (fo=2, routed)           0.133     2.300    led_cc_reg_LDC_i_2_n_0
    SLICE_X0Y197         FDCE                                         f  led_cc_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.960     2.184    clk_IBUF_BUFG
    SLICE_X0Y197         FDCE                                         r  led_cc_reg_C/C
                         clock pessimism             -0.507     1.677    
    SLICE_X0Y197         FDCE (Remov_fdce_C_CLR)     -0.092     1.585    led_cc_reg_C
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ca_reg_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.832%)  route 0.482ns (72.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.314     2.115    switch[3]
    SLICE_X1Y198         LUT6 (Prop_lut6_I3_O)        0.045     2.160 f  led_ca_reg_LDC_i_2/O
                         net (fo=2, routed)           0.169     2.329    led_ca_reg_LDC_i_2_n_0
    SLICE_X2Y199         FDCE                                         f  led_ca_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y199         FDCE                                         r  led_ca_reg_C/C
                         clock pessimism             -0.507     1.677    
    SLICE_X2Y199         FDCE (Remov_fdce_C_CLR)     -0.067     1.610    led_ca_reg_C
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 switch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cd_reg_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.416%)  route 0.492ns (72.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X0Y194         FDRE                                         r  switch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  switch_reg[3]/Q
                         net (fo=14, routed)          0.252     2.053    switch[3]
    SLICE_X1Y196         LUT6 (Prop_lut6_I2_O)        0.045     2.098 f  led_cd_reg_LDC_i_1/O
                         net (fo=2, routed)           0.241     2.339    led_cd_reg_LDC_i_1_n_0
    SLICE_X2Y197         FDPE                                         f  led_cd_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.960     2.184    clk_IBUF_BUFG
    SLICE_X2Y197         FDPE                                         r  led_cd_reg_P/C
                         clock pessimism             -0.507     1.677    
    SLICE_X2Y197         FDPE (Remov_fdpe_C_PRE)     -0.071     1.606    led_cd_reg_P
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 switch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ce_reg_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.272ns (37.145%)  route 0.460ns (62.855%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.682     1.660    clk_IBUF_BUFG
    SLICE_X1Y194         FDRE                                         r  switch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDRE (Prop_fdre_C_Q)         0.128     1.788 r  switch_reg[7]/Q
                         net (fo=1, routed)           0.110     1.898    switch[7]
    SLICE_X1Y195         LUT5 (Prop_lut5_I3_O)        0.099     1.997 r  led_ca_reg_LDC_i_3/O
                         net (fo=14, routed)          0.138     2.135    led_ca_reg_LDC_i_3_n_0
    SLICE_X1Y196         LUT6 (Prop_lut6_I0_O)        0.045     2.180 f  led_ce_reg_LDC_i_1/O
                         net (fo=2, routed)           0.213     2.393    led_ce_reg_LDC_i_1_n_0
    SLICE_X1Y196         FDPE                                         f  led_ce_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.959     2.183    clk_IBUF_BUFG
    SLICE_X1Y196         FDPE                                         r  led_ce_reg_P/C
                         clock pessimism             -0.507     1.676    
    SLICE_X1Y196         FDPE (Remov_fdpe_C_PRE)     -0.095     1.581    led_ce_reg_P
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.811    





