<session jtag_chain="Cyclone 10 LP Evaluation Kit [1-11.2]" jtag_device="@1: 10CL025(Y|Z)/EP3C25/EP4CE22 (0x020F30DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="2697,1523"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="337,141"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,220,74,68,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,160"/>
  </global_info>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="data horizontal scroll position" value="0"/>
      <single attribute="zoom level numerator" value="1"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="130048"/>
      <single attribute="zoom offset denominator" value="1"/>
      <multi attribute="timebars" size="1" value="154"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2021/01/28 23:09:40  #0">
      <clock name="clk50" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]" tap_mode="classic"/>
          <wire name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <node data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
          <node data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <node data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
            <node data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <node data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
            <node data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <node data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <node data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <node data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <node data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="register">
            <node data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <node data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <node data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <node data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <node data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <node data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <node data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <node data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <node data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="register">
            <node data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <node data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <node data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <node data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          </node>
          <node data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8..1]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" radix="ascii" storage-0="alt_or" type="unknown">
              <node data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
              <node data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
              <node data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
              <node data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
              <node data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
              <node data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
              <node data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
              <node data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            </node>
            <node data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
          </node>
          <node data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
          <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
          <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <node data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <node data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <node data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <node data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <node data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <node data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <node data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <node data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <node data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <node data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <node data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <node data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
          </node>
          <node data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
          <node data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
          <node data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
          <node data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
          <node is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <node data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <node data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <node data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <node data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <node data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <node data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <node data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <node data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
          <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="register">
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="register">
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          </bus>
          <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
          </bus>
          <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
          </bus>
          <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
          <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
          <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
          <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req" storage_index="108" tap_mode="classic" trigger_index="108" type="unknown"/>
          <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready" storage_index="107" tap_mode="classic" trigger_index="107" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]" storage_index="106" tap_mode="classic" trigger_index="106" type="unknown"/>
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]" storage_index="105" tap_mode="classic" trigger_index="105" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]" storage_index="104" tap_mode="classic" trigger_index="104" type="unknown"/>
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]" storage_index="103" tap_mode="classic" trigger_index="103" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]" storage_index="102" tap_mode="classic" trigger_index="102" type="unknown"/>
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]" storage_index="101" tap_mode="classic" trigger_index="101" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]" storage_index="100" tap_mode="classic" trigger_index="100" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]" storage_index="99" tap_mode="classic" trigger_index="99" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="register">
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]" storage_index="93" tap_mode="classic" trigger_index="93" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]" storage_index="92" tap_mode="classic" trigger_index="92" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]" storage_index="91" tap_mode="classic" trigger_index="91" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]" storage_index="90" tap_mode="classic" trigger_index="90" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]" storage_index="89" tap_mode="classic" trigger_index="89" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]" storage_index="88" tap_mode="classic" trigger_index="88" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]" storage_index="87" tap_mode="classic" trigger_index="87" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]" storage_index="86" tap_mode="classic" trigger_index="86" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]" storage_index="85" tap_mode="classic" trigger_index="85" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="register">
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]" storage_index="98" tap_mode="classic" trigger_index="98" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]" storage_index="97" tap_mode="classic" trigger_index="97" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]" storage_index="96" tap_mode="classic" trigger_index="96" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]" storage_index="95" tap_mode="classic" trigger_index="95" type="unknown"/>
          </bus>
          <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick" storage_index="94" tap_mode="classic" trigger_index="94" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]" storage_index="118" tap_mode="classic" trigger_index="118" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]" storage_index="117" tap_mode="classic" trigger_index="117" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]" storage_index="116" tap_mode="classic" trigger_index="116" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]" storage_index="115" tap_mode="classic" trigger_index="115" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]" storage_index="114" tap_mode="classic" trigger_index="114" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]" storage_index="113" tap_mode="classic" trigger_index="113" type="unknown"/>
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]" storage_index="112" tap_mode="classic" trigger_index="112" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]" storage_index="111" tap_mode="classic" trigger_index="111" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]" storage_index="110" tap_mode="classic" trigger_index="110" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]" storage_index="109" tap_mode="classic" trigger_index="109" type="unknown"/>
          </bus>
          <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx" storage_index="119" tap_mode="classic" trigger_index="119" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
          <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]" storage_index="65" tap_mode="classic" trigger_index="65" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]" storage_index="64" tap_mode="classic" trigger_index="64" type="unknown"/>
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]" storage_index="62" tap_mode="classic" trigger_index="62" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]" storage_index="61" tap_mode="classic" trigger_index="61" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]" storage_index="60" tap_mode="classic" trigger_index="60" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]" storage_index="59" tap_mode="classic" trigger_index="59" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]" storage_index="58" tap_mode="classic" trigger_index="58" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]" storage_index="57" tap_mode="classic" trigger_index="57" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]" storage_index="56" tap_mode="classic" trigger_index="56" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]" storage_index="55" tap_mode="classic" trigger_index="55" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]" storage_index="54" tap_mode="classic" trigger_index="54" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]" storage_index="53" tap_mode="classic" trigger_index="53" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]" storage_index="51" tap_mode="classic" trigger_index="51" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]" storage_index="50" tap_mode="classic" trigger_index="50" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]" storage_index="72" tap_mode="classic" trigger_index="72" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]" storage_index="71" tap_mode="classic" trigger_index="71" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]" storage_index="70" tap_mode="classic" trigger_index="70" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]" storage_index="69" tap_mode="classic" trigger_index="69" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]" storage_index="68" tap_mode="classic" trigger_index="68" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]" storage_index="67" tap_mode="classic" trigger_index="67" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]" storage_index="66" tap_mode="classic" trigger_index="66" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]" storage_index="63" tap_mode="classic" trigger_index="63" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]" storage_index="52" tap_mode="classic" trigger_index="52" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
          </bus>
          <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="true" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx" storage_index="84" tap_mode="classic" trigger_index="84" type="unknown"/>
          <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req" storage_index="83" tap_mode="classic" trigger_index="83" type="unknown"/>
          <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready" storage_index="82" tap_mode="classic" trigger_index="82" type="unknown"/>
          <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active" storage_index="73" tap_mode="classic" trigger_index="73" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" level-1="alt_or" level-2="alt_or" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7..0]" order="msb_to_lsb" pwr_level-1="alt_or" pwr_storage-0="alt_or" storage-0="alt_or" type="combinatorial">
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]" storage_index="81" tap_mode="classic" trigger_index="81" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]" storage_index="80" tap_mode="classic" trigger_index="80" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]" storage_index="79" tap_mode="classic" trigger_index="79" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]" storage_index="78" tap_mode="classic" trigger_index="78" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]" storage_index="77" tap_mode="classic" trigger_index="77" type="unknown"/>
            <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]" storage_index="76" tap_mode="classic" trigger_index="76" type="unknown"/>
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]" storage_index="75" tap_mode="classic" trigger_index="75" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]" storage_index="74" tap_mode="classic" trigger_index="74" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="false" global_temp="1" name="trigger: 2021/01/28 23:17:30  #0" position="center" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="conditional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level editor="basic_or" enabled="yes" name="condition2" type="advanced">
            <power_up enabled="yes">
              <power_up_expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]') && variable(1)), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]') && variable(1))})), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]') && variable(1))}))})]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]') && variable(1)), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]') && variable(1))})), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]') && variable(1))}))})]]>
            </expression>
            <op_node/>
          </level>
          <level enabled="yes" name="condition3" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level editor="basic_or" type="advanced">
            <power_up>
              <power_up_expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]') && variable(1)), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]') && variable(1))})), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]') && variable(1))}))})]]>
              </power_up_expression>
            </power_up>
            <expression><![CDATA[alt_reduction(alt_true, {((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_FROM_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_CHECK_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_IDLE') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|cur_state.FSM_WRITE_DATA_TO_JTAG') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_address') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_chipselect') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_read_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_waitrequest') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_write_n') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_active') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|uart_rx') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_tick') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_ready') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_req') && variable(1))), ((mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|uart_tx') && variable(1))), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_readdata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[10]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[11]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[12]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[13]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[14]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[15]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[16]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[17]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[18]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[19]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[20]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[21]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[22]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[23]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[24]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[25]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[26]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[27]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[28]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[29]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[30]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[31]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[8]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|jtag_uart:u_jtag_uart|avbus_writedata[9]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_rx:u_uart_rx|rx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|baud_cntr[8]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_bit_cntr[3]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[0]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_data[7]') && variable(1))})), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[0]') && variable(1)), (alt_reduction(alt_false, {(mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[1]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[2]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[3]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[4]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[5]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[6]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[7]') && variable(1)), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[8]') && variable(1))})), (mbpm('X', 'uart2intel_jtag_uart:u_uart2intel_jtag_uart|uart_tx:u_uart_tx|tx_shift_reg[9]') && variable(1))}))})]]>
            </expression>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
