
Loading design for application trce from file shiftlr00_shiftlr00.ncd.
Design name: topshiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Fri Sep 06 04:29:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o shiftLR00_shiftLR00.twr -gui -msgset C:/Users/martin/Desktop/Arquitectura-de-Computadoras-master/Arquitectura-de-Computadoras-master/I/Practicas/barrel/barrelLR01/promote.xml shiftLR00_shiftLR00.ncd shiftLR00_shiftLR00.prf 
Design file:     shiftlr00_shiftlr00.ncd
Preference file: shiftlr00_shiftlr00.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[5]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              16.418ns  (42.9% logic, 57.1% route), 19 logic levels.

 Constraint Details:

     16.418ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.185ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.306     R17C15D.Q0 to     R16C16D.A0 SRL00/OS01/sdiv[5]
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C17B.FCI to    R17C17B.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R17C17C.FCI to     R17C17C.F1 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 SRL00/OS01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   16.418   (42.9% logic, 57.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[5]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              16.360ns  (42.7% logic, 57.3% route), 19 logic levels.

 Constraint Details:

     16.360ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.243ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.306     R17C15D.Q0 to     R16C16D.A0 SRL00/OS01/sdiv[5]
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C17B.FCI to    R17C17B.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.585    R17C17C.FCI to     R17C17C.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F0 to    R17C17C.DI0 SRL00/OS01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   16.360   (42.7% logic, 57.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[5]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[18]  (to SRL00/sclk +)

   Delay:              16.256ns  (42.3% logic, 57.7% route), 18 logic levels.

 Constraint Details:

     16.256ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.347ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.306     R17C15D.Q0 to     R16C16D.A0 SRL00/OS01/sdiv[5]
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.643    R17C17B.FCI to     R17C17B.F1 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R17C17B.F1 to    R17C17B.DI1 SRL00/OS01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                   16.256   (42.3% logic, 57.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17B.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.405ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              16.198ns  (43.5% logic, 56.5% route), 19 logic levels.

 Constraint Details:

     16.198ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.405ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15C.CLK to     R17C15C.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     1.086     R17C15C.Q1 to     R16C16D.C0 SRL00/OS01/sdiv[4]
CTOF_DEL    ---     0.495     R16C16D.C0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C17B.FCI to    R17C17B.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R17C17C.FCI to     R17C17C.F1 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 SRL00/OS01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   16.198   (43.5% logic, 56.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.405ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[5]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[17]  (to SRL00/sclk +)

   Delay:              16.198ns  (42.1% logic, 57.9% route), 18 logic levels.

 Constraint Details:

     16.198ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.405ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.306     R17C15D.Q0 to     R16C16D.A0 SRL00/OS01/sdiv[5]
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.585    R17C17B.FCI to     R17C17B.F0 SRL00/OS01/SLICE_4
ROUTE         1     0.000     R17C17B.F0 to    R17C17B.DI0 SRL00/OS01/un1_sdiv[18] (to SRL00/sclk)
                  --------
                   16.198   (42.1% logic, 57.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17B.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              16.191ns  (43.5% logic, 56.5% route), 19 logic levels.

 Constraint Details:

     16.191ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.412ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.079     R17C15D.Q1 to     R16C16D.D0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495     R16C16D.D0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C17B.FCI to    R17C17B.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R17C17C.FCI to     R17C17C.F1 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 SRL00/OS01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   16.191   (43.5% logic, 56.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.463ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              16.140ns  (43.3% logic, 56.7% route), 19 logic levels.

 Constraint Details:

     16.140ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.463ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15C.CLK to     R17C15C.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     1.086     R17C15C.Q1 to     R16C16D.C0 SRL00/OS01/sdiv[4]
CTOF_DEL    ---     0.495     R16C16D.C0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C17B.FCI to    R17C17B.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.585    R17C17C.FCI to     R17C17C.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F0 to    R17C17C.DI0 SRL00/OS01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   16.140   (43.3% logic, 56.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.470ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:              16.133ns  (43.3% logic, 56.7% route), 19 logic levels.

 Constraint Details:

     16.133ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.470ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.079     R17C15D.Q1 to     R16C16D.D0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495     R16C16D.D0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C17B.FCI to    R17C17B.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.585    R17C17C.FCI to     R17C17C.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F0 to    R17C17C.DI0 SRL00/OS01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   16.133   (43.3% logic, 56.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.483ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[7]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:              16.120ns  (43.7% logic, 56.3% route), 19 logic levels.

 Constraint Details:

     16.120ns physical path delay SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.483ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C16A.CLK to     R17C16A.Q0 SRL00/OS01/SLICE_9 (from SRL00/sclk)
ROUTE         2     1.008     R17C16A.Q0 to     R16C16D.B0 SRL00/OS01/sdiv[7]
CTOF_DEL    ---     0.495     R16C16D.B0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R17C17A.FCI to    R17C17A.FCO SRL00/OS01/SLICE_5
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI SRL00/OS01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R17C17B.FCI to    R17C17B.FCO SRL00/OS01/SLICE_4
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI SRL00/OS01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R17C17C.FCI to     R17C17C.F1 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 SRL00/OS01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   16.120   (43.7% logic, 56.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[5]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[16]  (to SRL00/sclk +)

   Delay:              16.094ns  (41.7% logic, 58.3% route), 17 logic levels.

 Constraint Details:

     16.094ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 464.509ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C15D.CLK to     R17C15D.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.306     R17C15D.Q0 to     R16C16D.A0 SRL00/OS01/sdiv[5]
CTOF_DEL    ---     0.495     R16C16D.A0 to     R16C16D.F0 SRL00/OS01/SLICE_45
ROUTE         1     0.958     R16C16D.F0 to     R18C15A.D0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495     R18C15A.D0 to     R18C15A.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.363     R18C15A.F0 to     R16C16C.B1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 SRL00/OS01/SLICE_24
ROUTE         5     1.791     R16C16C.F1 to     R15C16C.B0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495     R15C16C.B0 to     R15C16C.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.001     R15C16C.F0 to     R14C16B.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495     R14C16B.B1 to     R14C16B.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.445     R14C16B.F1 to     R14C16B.C0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495     R14C16B.C0 to     R14C16B.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978     R14C16B.F0 to     R14C17B.A1 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495     R14C17B.A1 to     R14C17B.F1 SRL00/OS01/SLICE_29
ROUTE         1     1.535     R14C17B.F1 to     R17C15A.B0 SRL00/OS01/un1_sdiv69_i
C0TOFCO_DE  ---     1.023     R17C15A.B0 to    R17C15A.FCO SRL00/OS01/SLICE_13
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI SRL00/OS01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R17C15B.FCI to    R17C15B.FCO SRL00/OS01/SLICE_12
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI SRL00/OS01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R17C15C.FCI to    R17C15C.FCO SRL00/OS01/SLICE_11
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI SRL00/OS01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R17C15D.FCI to    R17C15D.FCO SRL00/OS01/SLICE_10
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI SRL00/OS01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R17C16A.FCI to    R17C16A.FCO SRL00/OS01/SLICE_9
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI SRL00/OS01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R17C16B.FCI to    R17C16B.FCO SRL00/OS01/SLICE_8
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI SRL00/OS01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R17C16C.FCI to    R17C16C.FCO SRL00/OS01/SLICE_7
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI SRL00/OS01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R17C16D.FCI to    R17C16D.FCO SRL00/OS01/SLICE_6
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI SRL00/OS01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.643    R17C17A.FCI to     R17C17A.F1 SRL00/OS01/SLICE_5
ROUTE         1     0.000     R17C17A.F1 to    R17C17A.DI1 SRL00/OS01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                   16.094   (41.7% logic, 58.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to    R17C17A.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

Report:   60.299MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   60.299 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/OS01/SLICE_20.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 255 connections (70.05% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Fri Sep 06 04:29:50 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o shiftLR00_shiftLR00.twr -gui -msgset C:/Users/martin/Desktop/Arquitectura-de-Computadoras-master/Arquitectura-de-Computadoras-master/I/Practicas/barrel/barrelLR01/promote.xml shiftLR00_shiftLR00.ncd shiftLR00_shiftLR00.prf 
Design file:     shiftlr00_shiftlr00.ncd
Preference file: shiftlr00_shiftlr00.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[5]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[5]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15D.CLK to     R17C15D.Q0 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R17C15D.Q0 to     R17C15D.A0 SRL00/OS01/sdiv[5]
CTOF_DEL    ---     0.101     R17C15D.A0 to     R17C15D.F0 SRL00/OS01/SLICE_10
ROUTE         1     0.000     R17C15D.F0 to    R17C15D.DI0 SRL00/OS01/un1_sdiv[6] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[2]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15B.CLK to     R17C15B.Q1 SRL00/OS01/SLICE_12 (from SRL00/sclk)
ROUTE         2     0.132     R17C15B.Q1 to     R17C15B.A1 SRL00/OS01/sdiv[2]
CTOF_DEL    ---     0.101     R17C15B.A1 to     R17C15B.F1 SRL00/OS01/SLICE_12
ROUTE         1     0.000     R17C15B.F1 to    R17C15B.DI1 SRL00/OS01/un1_sdiv[3] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[4]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15C.CLK to     R17C15C.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132     R17C15C.Q1 to     R17C15C.A1 SRL00/OS01/sdiv[4]
CTOF_DEL    ---     0.101     R17C15C.A1 to     R17C15C.F1 SRL00/OS01/SLICE_11
ROUTE         1     0.000     R17C15C.F1 to    R17C15C.DI1 SRL00/OS01/un1_sdiv[5] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[16]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[16]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_5 to SRL00/OS01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_5 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17A.CLK to     R17C17A.Q1 SRL00/OS01/SLICE_5 (from SRL00/sclk)
ROUTE         8     0.132     R17C17A.Q1 to     R17C17A.A1 SRL00/OS01/sdiv[16]
CTOF_DEL    ---     0.101     R17C17A.A1 to     R17C17A.F1 SRL00/OS01/SLICE_5
ROUTE         1     0.000     R17C17A.F1 to    R17C17A.DI1 SRL00/OS01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C17A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C17A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[14]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[14]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16D.CLK to     R17C16D.Q1 SRL00/OS01/SLICE_6 (from SRL00/sclk)
ROUTE         5     0.132     R17C16D.Q1 to     R17C16D.A1 SRL00/OS01/sdiv[14]
CTOF_DEL    ---     0.101     R17C16D.A1 to     R17C16D.F1 SRL00/OS01/SLICE_6
ROUTE         1     0.000     R17C16D.F1 to    R17C16D.DI1 SRL00/OS01/un1_sdiv[15] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C16D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C16D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[11]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[11]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16C.CLK to     R17C16C.Q0 SRL00/OS01/SLICE_7 (from SRL00/sclk)
ROUTE         3     0.132     R17C16C.Q0 to     R17C16C.A0 SRL00/OS01/sdiv[11]
CTOF_DEL    ---     0.101     R17C16C.A0 to     R17C16C.F0 SRL00/OS01/SLICE_7
ROUTE         1     0.000     R17C16C.F0 to    R17C16C.DI0 SRL00/OS01/un1_sdiv[12] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C16C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C16C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[8]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_9 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16A.CLK to     R17C16A.Q1 SRL00/OS01/SLICE_9 (from SRL00/sclk)
ROUTE         3     0.132     R17C16A.Q1 to     R17C16A.A1 SRL00/OS01/sdiv[8]
CTOF_DEL    ---     0.101     R17C16A.A1 to     R17C16A.F1 SRL00/OS01/SLICE_9
ROUTE         1     0.000     R17C16A.F1 to    R17C16A.DI1 SRL00/OS01/un1_sdiv[9] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C16A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[6]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15D.CLK to     R17C15D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R17C15D.Q1 to     R17C15D.A1 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.101     R17C15D.A1 to     R17C15D.F1 SRL00/OS01/SLICE_10
ROUTE         1     0.000     R17C15D.F1 to    R17C15D.DI1 SRL00/OS01/un1_sdiv[7] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C15D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/outdiv  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/outdiv  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_20 to SRL00/OS01/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_20 to SRL00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19B.CLK to      R2C19B.Q0 SRL00/OS01/SLICE_20 (from SRL00/sclk)
ROUTE        16     0.132      R2C19B.Q0 to      R2C19B.A0 clk00_c
CTOF_DEL    ---     0.101      R2C19B.A0 to      R2C19B.F0 SRL00/OS01/SLICE_20
ROUTE         1     0.000      R2C19B.F0 to     R2C19B.DI0 SRL00/OS01/outdiv_0 (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[20]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_3 to SRL00/OS01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_3 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17C.CLK to     R17C17C.Q1 SRL00/OS01/SLICE_3 (from SRL00/sclk)
ROUTE         5     0.132     R17C17C.Q1 to     R17C17C.A1 SRL00/OS01/sdiv[20]
CTOF_DEL    ---     0.101     R17C17C.A1 to     R17C17C.F1 SRL00/OS01/SLICE_3
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 SRL00/OS01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R17C17C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/OS01/SLICE_20.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 255 connections (70.05% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

