INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/caledate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caledate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/comanda.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comanda
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/mux2la1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2la1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/mux4la1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4la1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/registri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registri
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taner/Desktop/VLSI/VLSI_proiect/VLSI_proiect.srcs/sources_1/imports/surse/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
