<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › cavium-octeon › executive › cvmx-spi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cvmx-spi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * Support library for the SPI</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;asm/octeon/octeon.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/cvmx-config.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/cvmx-pko.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-spi.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/cvmx-spxx-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-stxx-defs.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-srxx-defs.h&gt;</span>

<span class="cp">#define INVOKE_CB(function_p, args...)		\</span>
<span class="cp">	do {					\</span>
<span class="cp">		if (function_p) {		\</span>
<span class="cp">			res = function_p(args); \</span>
<span class="cp">			if (res)		\</span>
<span class="cp">				return res;	\</span>
<span class="cp">		}				\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#if CVMX_ENABLE_DEBUG_PRINTS</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">modes</span><span class="p">[]</span> <span class="o">=</span>
    <span class="p">{</span> <span class="s">&quot;UNKNOWN&quot;</span><span class="p">,</span> <span class="s">&quot;TX Halfplex&quot;</span><span class="p">,</span> <span class="s">&quot;Rx Halfplex&quot;</span><span class="p">,</span> <span class="s">&quot;Duplex&quot;</span> <span class="p">};</span>
<span class="cp">#endif</span>

<span class="cm">/* Default callbacks, can be overridden</span>
<span class="cm"> *  using cvmx_spi_get_callbacks/cvmx_spi_set_callbacks</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">cvmx_spi_callbacks_t</span> <span class="n">cvmx_spi_callbacks</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">reset_cb</span> <span class="o">=</span> <span class="n">cvmx_spi_reset_cb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">calendar_setup_cb</span> <span class="o">=</span> <span class="n">cvmx_spi_calendar_setup_cb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clock_detect_cb</span> <span class="o">=</span> <span class="n">cvmx_spi_clock_detect_cb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">training_cb</span> <span class="o">=</span> <span class="n">cvmx_spi_training_cb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">calendar_sync_cb</span> <span class="o">=</span> <span class="n">cvmx_spi_calendar_sync_cb</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interface_up_cb</span> <span class="o">=</span> <span class="n">cvmx_spi_interface_up_cb</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * Get current SPI4 initialization callbacks</span>
<span class="cm"> *</span>
<span class="cm"> * @callbacks:  Pointer to the callbacks structure.to fill</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Pointer to cvmx_spi_callbacks_t structure.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cvmx_spi_get_callbacks</span><span class="p">(</span><span class="n">cvmx_spi_callbacks_t</span> <span class="o">*</span><span class="n">callbacks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">callbacks</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cvmx_spi_callbacks</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Set new SPI4 initialization callbacks</span>
<span class="cm"> *</span>
<span class="cm"> * @new_callbacks:  Pointer to an updated callbacks structure.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cvmx_spi_set_callbacks</span><span class="p">(</span><span class="n">cvmx_spi_callbacks_t</span> <span class="o">*</span><span class="n">new_callbacks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cvmx_spi_callbacks</span><span class="p">,</span> <span class="n">new_callbacks</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Initialize and start the SPI interface.</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> * @timeout:   Timeout to wait for clock synchronization in seconds</span>
<span class="cm"> * @num_ports: Number of SPI ports to configure</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, negative of failure.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_start_interface</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">num_ports</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">res</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">)))</span>
		<span class="k">return</span> <span class="n">res</span><span class="p">;</span>

	<span class="cm">/* Callback to perform SPI4 reset */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">reset_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="cm">/* Callback to perform calendar setup */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">calendar_setup_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span>
		  <span class="n">num_ports</span><span class="p">);</span>

	<span class="cm">/* Callback to perform clock detection */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">clock_detect_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="cm">/* Callback to perform SPI4 link training */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">training_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="cm">/* Callback to perform calendar sync */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">calendar_sync_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span>
		  <span class="n">timeout</span><span class="p">);</span>

	<span class="cm">/* Callback to handle interface coming up */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">interface_up_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">res</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * This routine restarts the SPI interface after it has lost synchronization</span>
<span class="cm"> * with its correspondent system.</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> * @timeout:   Timeout to wait for clock synchronization in seconds</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, negative of failure.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_restart_interface</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">res</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">)))</span>
		<span class="k">return</span> <span class="n">res</span><span class="p">;</span>

	<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Restart %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">modes</span><span class="p">[</span><span class="n">mode</span><span class="p">]);</span>

	<span class="cm">/* Callback to perform SPI4 reset */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">reset_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="cm">/* NOTE: Calendar setup is not performed during restart */</span>
	<span class="cm">/*       Refer to cvmx_spi_start_interface() for the full sequence */</span>

	<span class="cm">/* Callback to perform clock detection */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">clock_detect_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="cm">/* Callback to perform SPI4 link training */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">training_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="cm">/* Callback to perform calendar sync */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">calendar_sync_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span>
		  <span class="n">timeout</span><span class="p">);</span>

	<span class="cm">/* Callback to handle interface coming up */</span>
	<span class="n">INVOKE_CB</span><span class="p">(</span><span class="n">cvmx_spi_callbacks</span><span class="p">.</span><span class="n">interface_up_cb</span><span class="p">,</span> <span class="n">interface</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">res</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Callback to perform SPI4 reset</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, non-zero error code on failure (will cause</span>
<span class="cm"> * SPI initialization to abort)</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_reset_cb</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_dbg_deskew_ctl</span> <span class="n">spxx_dbg_deskew_ctl</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_clk_ctl</span> <span class="n">spxx_clk_ctl</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_bist_stat</span> <span class="n">spxx_bist_stat</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_int_msk</span> <span class="n">spxx_int_msk</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_stxx_int_msk</span> <span class="n">stxx_int_msk</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_trn4_ctl</span> <span class="n">spxx_trn4_ctl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">MS</span> <span class="o">=</span> <span class="n">cvmx_sysinfo_get</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">cpu_clock_hz</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="cm">/* Disable SPI error events while we run BIST */</span>
	<span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Run BIST in the SPI interface */</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">runbist</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="n">cvmx_wait</span><span class="p">(</span><span class="mi">10</span> <span class="o">*</span> <span class="n">MS</span><span class="p">);</span>
	<span class="n">spxx_bist_stat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_BIST_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spxx_bist_stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">stat0</span><span class="p">)</span>
		<span class="n">cvmx_dprintf</span>
		    <span class="p">(</span><span class="s">&quot;ERROR SPI%d: BIST failed on receive datapath FIFO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">interface</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spxx_bist_stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">stat1</span><span class="p">)</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;ERROR SPI%d: BIST failed on RX calendar table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">interface</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spxx_bist_stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">stat2</span><span class="p">)</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;ERROR SPI%d: BIST failed on TX calendar table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">interface</span><span class="p">);</span>

	<span class="cm">/* Clear the calendar table after BIST to fix parity errors */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_srxx_spi4_calx</span> <span class="n">srxx_spi4_calx</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_spi4_calx</span> <span class="n">stxx_spi4_calx</span><span class="p">;</span>

		<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">oddpar</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_SPI4_CALX</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">interface</span><span class="p">),</span>
			       <span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">oddpar</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_SPI4_CALX</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">interface</span><span class="p">),</span>
			       <span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Re enable reporting of error interrupts */</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
		       <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_REG</span><span class="p">(</span><span class="n">interface</span><span class="p">)));</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_int_msk</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
		       <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_REG</span><span class="p">(</span><span class="n">interface</span><span class="p">)));</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_INT_MSK</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stxx_int_msk</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Setup the CLKDLY right in the middle */</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">seetrn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clkdly</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">runbist</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">statdrv</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* This should always be on the opposite edge as statdrv */</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">statrcv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">sndtrn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">drptrn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcvtrn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">srxdlck</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="n">cvmx_wait</span><span class="p">(</span><span class="mi">100</span> <span class="o">*</span> <span class="n">MS</span><span class="p">);</span>

	<span class="cm">/* Reset SRX0 DLL */</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">srxdlck</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Waiting for Inf0 Spi4 RX DLL to lock */</span>
	<span class="n">cvmx_wait</span><span class="p">(</span><span class="mi">100</span> <span class="o">*</span> <span class="n">MS</span><span class="p">);</span>

	<span class="cm">/* Enable dynamic alignment */</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">trntest</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">jitter</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clr_boot</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">set_boot</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">))</span>
		<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">maxdist</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">maxdist</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">macro_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">mux_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_TRN4_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">spxx_dbg_deskew_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_DBG_DESKEW_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
		       <span class="n">spxx_dbg_deskew_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Callback to setup calendar and miscellaneous settings before clock detection</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> * @num_ports: Number of ports to configure on SPI</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, non-zero error code on failure (will cause</span>
<span class="cm"> * SPI initialization to abort)</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_calendar_setup_cb</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">num_ports</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">port</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">CVMX_SPI_MODE_RX_HALFPLEX</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_srxx_com_ctl</span> <span class="n">srxx_com_ctl</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_srxx_spi4_stat</span> <span class="n">srxx_spi4_stat</span><span class="p">;</span>

		<span class="cm">/* SRX0 number of Ports */</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prts</span> <span class="o">=</span> <span class="n">num_ports</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">st_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">inf_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="cm">/* SRX0 Calendar Table. This round robbins through all ports */</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;</span> <span class="n">num_ports</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">union</span> <span class="n">cvmx_srxx_spi4_calx</span> <span class="n">srxx_spi4_calx</span><span class="p">;</span>
			<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt0</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt1</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt2</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt3</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">oddpar</span> <span class="o">=</span>
			    <span class="o">~</span><span class="p">(</span><span class="n">cvmx_dpop</span><span class="p">(</span><span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_SPI4_CALX</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">interface</span><span class="p">),</span>
				       <span class="n">srxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
			<span class="n">index</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">srxx_spi4_stat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">srxx_spi4_stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">num_ports</span><span class="p">;</span>
		<span class="n">srxx_spi4_stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">m</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_SPI4_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
			       <span class="n">srxx_spi4_stat</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">CVMX_SPI_MODE_TX_HALFPLEX</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_arb_ctl</span> <span class="n">stxx_arb_ctl</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_max</span> <span class="n">gmxx_tx_spi_max</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_thresh</span> <span class="n">gmxx_tx_spi_thresh</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_gmxx_tx_spi_ctl</span> <span class="n">gmxx_tx_spi_ctl</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_spi4_stat</span> <span class="n">stxx_spi4_stat</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_spi4_dat</span> <span class="n">stxx_spi4_dat</span><span class="p">;</span>

		<span class="cm">/* STX0 Config */</span>
		<span class="n">stxx_arb_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">stxx_arb_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">igntpa</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">stxx_arb_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">mintrn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_ARB_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stxx_arb_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="n">gmxx_tx_spi_max</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">gmxx_tx_spi_max</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max1</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">gmxx_tx_spi_max</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max2</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">gmxx_tx_spi_max</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">slice</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_TX_SPI_MAX</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
			       <span class="n">gmxx_tx_spi_max</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="n">gmxx_tx_spi_thresh</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">gmxx_tx_spi_thresh</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">thresh</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_TX_SPI_THRESH</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
			       <span class="n">gmxx_tx_spi_thresh</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="n">gmxx_tx_spi_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">gmxx_tx_spi_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tpa_clr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">gmxx_tx_spi_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cont_pkt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_TX_SPI_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
			       <span class="n">gmxx_tx_spi_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="cm">/* STX0 Training Control */</span>
		<span class="n">stxx_spi4_dat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/*Minimum needed by dynamic alignment */</span>
		<span class="n">stxx_spi4_dat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">alpha</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">stxx_spi4_dat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max_t</span> <span class="o">=</span> <span class="mh">0xFFFF</span><span class="p">;</span>	<span class="cm">/*Minimum interval is 0x20 */</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_SPI4_DAT</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
			       <span class="n">stxx_spi4_dat</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="cm">/* STX0 Calendar Table. This round robbins through all ports */</span>
		<span class="n">port</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">port</span> <span class="o">&lt;</span> <span class="n">num_ports</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">union</span> <span class="n">cvmx_stxx_spi4_calx</span> <span class="n">stxx_spi4_calx</span><span class="p">;</span>
			<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt0</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt1</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt2</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">prt3</span> <span class="o">=</span> <span class="n">port</span><span class="o">++</span><span class="p">;</span>
			<span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">oddpar</span> <span class="o">=</span>
			    <span class="o">~</span><span class="p">(</span><span class="n">cvmx_dpop</span><span class="p">(</span><span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_SPI4_CALX</span><span class="p">(</span><span class="n">index</span><span class="p">,</span> <span class="n">interface</span><span class="p">),</span>
				       <span class="n">stxx_spi4_calx</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
			<span class="n">index</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">stxx_spi4_stat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">stxx_spi4_stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">num_ports</span><span class="p">;</span>
		<span class="n">stxx_spi4_stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">m</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_SPI4_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span>
			       <span class="n">stxx_spi4_stat</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Callback to perform clock detection</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> * @timeout:   Timeout to wait for clock synchronization in seconds</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, non-zero error code on failure (will cause</span>
<span class="cm"> * SPI initialization to abort)</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_clock_detect_cb</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">clock_transitions</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_clk_stat</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">timeout_time</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">MS</span> <span class="o">=</span> <span class="n">cvmx_sysinfo_get</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">cpu_clock_hz</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Regardless of operating mode, both Tx and Rx clocks must be</span>
<span class="cm">	 * present for the SPI interface to operate.</span>
<span class="cm">	 */</span>
	<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Waiting to see TsClk...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
	<span class="n">timeout_time</span> <span class="o">=</span> <span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">+</span> <span class="mi">1000ull</span> <span class="o">*</span> <span class="n">MS</span> <span class="o">*</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Require 100 clock transitions in order to avoid any noise</span>
<span class="cm">	 * in the beginning.</span>
<span class="cm">	 */</span>
	<span class="n">clock_transitions</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">stat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">s4clk0</span> <span class="o">&amp;&amp;</span> <span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">s4clk1</span> <span class="o">&amp;&amp;</span> <span class="n">clock_transitions</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * We&#39;ve seen a clock transition, so decrement</span>
<span class="cm">			 * the number we still need.</span>
<span class="cm">			 */</span>
			<span class="n">clock_transitions</span><span class="o">--</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stat</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
			<span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">s4clk0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">s4clk1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">&gt;</span> <span class="n">timeout_time</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">s4clk0</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">s4clk1</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Waiting to see RsClk...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
	<span class="n">timeout_time</span> <span class="o">=</span> <span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">+</span> <span class="mi">1000ull</span> <span class="o">*</span> <span class="n">MS</span> <span class="o">*</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Require 100 clock transitions in order to avoid any noise in the</span>
<span class="cm">	 * beginning.</span>
<span class="cm">	 */</span>
	<span class="n">clock_transitions</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">stat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">d4clk0</span> <span class="o">&amp;&amp;</span> <span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">d4clk1</span> <span class="o">&amp;&amp;</span> <span class="n">clock_transitions</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * We&#39;ve seen a clock transition, so decrement</span>
<span class="cm">			 * the number we still need</span>
<span class="cm">			 */</span>
			<span class="n">clock_transitions</span><span class="o">--</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stat</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
			<span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">d4clk0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">d4clk1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">&gt;</span> <span class="n">timeout_time</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">d4clk0</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">d4clk1</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Callback to perform link training</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> * @timeout:   Timeout to wait for link to be trained (in seconds)</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, non-zero error code on failure (will cause</span>
<span class="cm"> * SPI initialization to abort)</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_training_cb</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_trn4_ctl</span> <span class="n">spxx_trn4_ctl</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_clk_stat</span> <span class="n">stat</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">MS</span> <span class="o">=</span> <span class="n">cvmx_sysinfo_get</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">cpu_clock_hz</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">timeout_time</span> <span class="o">=</span> <span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">+</span> <span class="mi">1000ull</span> <span class="o">*</span> <span class="n">MS</span> <span class="o">*</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rx_training_needed</span><span class="p">;</span>

	<span class="cm">/* SRX0 &amp; STX0 Inf0 Links are configured - begin training */</span>
	<span class="k">union</span> <span class="n">cvmx_spxx_clk_ctl</span> <span class="n">spxx_clk_ctl</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">seetrn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clkdly</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">runbist</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">statdrv</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* This should always be on the opposite edge as statdrv */</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">statrcv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">sndtrn</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">drptrn</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rcvtrn</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">srxdlck</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_clk_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="n">cvmx_wait</span><span class="p">(</span><span class="mi">1000</span> <span class="o">*</span> <span class="n">MS</span><span class="p">);</span>

	<span class="cm">/* SRX0 clear the boot bit */</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_TRN4_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
	<span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">clr_boot</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_TRN4_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">spxx_trn4_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Wait for the training sequence to complete */</span>
	<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Waiting for training</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
	<span class="n">cvmx_wait</span><span class="p">(</span><span class="mi">1000</span> <span class="o">*</span> <span class="n">MS</span><span class="p">);</span>
	<span class="cm">/* Wait a really long time here */</span>
	<span class="n">timeout_time</span> <span class="o">=</span> <span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">+</span> <span class="mi">1000ull</span> <span class="o">*</span> <span class="n">MS</span> <span class="o">*</span> <span class="mi">600</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * The HRM says we must wait for 34 + 16 * MAXDIST training sequences.</span>
<span class="cm">	 * We&#39;ll be pessimistic and wait for a lot more.</span>
<span class="cm">	 */</span>
	<span class="n">rx_training_needed</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">stat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">srxtrn</span> <span class="o">&amp;&amp;</span> <span class="n">rx_training_needed</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rx_training_needed</span><span class="o">--</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stat</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
			<span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">srxtrn</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">&gt;</span> <span class="n">timeout_time</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">srxtrn</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Callback to perform calendar data synchronization</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> * @timeout:   Timeout to wait for calendar data in seconds</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, non-zero error code on failure (will cause</span>
<span class="cm"> * SPI initialization to abort)</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_calendar_sync_cb</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">MS</span> <span class="o">=</span> <span class="n">cvmx_sysinfo_get</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">cpu_clock_hz</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">CVMX_SPI_MODE_RX_HALFPLEX</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SRX0 interface should be good, send calendar data */</span>
		<span class="k">union</span> <span class="n">cvmx_srxx_com_ctl</span> <span class="n">srxx_com_ctl</span><span class="p">;</span>
		<span class="n">cvmx_dprintf</span>
		    <span class="p">(</span><span class="s">&quot;SPI%d: Rx is synchronized, start sending calendar data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		     <span class="n">interface</span><span class="p">);</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">inf_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">st_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">CVMX_SPI_MODE_TX_HALFPLEX</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* STX0 has achieved sync */</span>
		<span class="cm">/* The corespondant board should be sending calendar data */</span>
		<span class="cm">/* Enable the STX0 STAT receiver. */</span>
		<span class="k">union</span> <span class="n">cvmx_spxx_clk_stat</span> <span class="n">stat</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">timeout_time</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_com_ctl</span> <span class="n">stxx_com_ctl</span><span class="p">;</span>
		<span class="n">stxx_com_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">stxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">st_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stxx_com_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="cm">/* Waiting for calendar sync on STX0 STAT */</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Waiting to sync on STX[%d] STAT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="n">interface</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
		<span class="n">timeout_time</span> <span class="o">=</span> <span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">+</span> <span class="mi">1000ull</span> <span class="o">*</span> <span class="n">MS</span> <span class="o">*</span> <span class="n">timeout</span><span class="p">;</span>
		<span class="cm">/* SPX0_CLK_STAT - SPX0_CLK_STAT[STXCAL] should be 1 (bit10) */</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">stat</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SPXX_CLK_STAT</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cvmx_get_cycle</span><span class="p">()</span> <span class="o">&gt;</span> <span class="n">timeout_time</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">stat</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">stxcal</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Callback to handle interface up</span>
<span class="cm"> *</span>
<span class="cm"> * @interface: The identifier of the packet interface to configure and</span>
<span class="cm"> *                  use as a SPI interface.</span>
<span class="cm"> * @mode:      The operating mode for the SPI interface. The interface</span>
<span class="cm"> *                  can operate as a full duplex (both Tx and Rx data paths</span>
<span class="cm"> *                  active) or as a halfplex (either the Tx data path is</span>
<span class="cm"> *                  active or the Rx data path is active, but not both).</span>
<span class="cm"> *</span>
<span class="cm"> * Returns Zero on success, non-zero error code on failure (will cause</span>
<span class="cm"> * SPI initialization to abort)</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_spi_interface_up_cb</span><span class="p">(</span><span class="kt">int</span> <span class="n">interface</span><span class="p">,</span> <span class="n">cvmx_spi_mode_t</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_frm_min</span> <span class="n">gmxx_rxx_frm_min</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_frm_max</span> <span class="n">gmxx_rxx_frm_max</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_gmxx_rxx_jabber</span> <span class="n">gmxx_rxx_jabber</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">CVMX_SPI_MODE_RX_HALFPLEX</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_srxx_com_ctl</span> <span class="n">srxx_com_ctl</span><span class="p">;</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
		<span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">inf_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_SRXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">srxx_com_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Rx is now up</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">CVMX_SPI_MODE_TX_HALFPLEX</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_stxx_com_ctl</span> <span class="n">stxx_com_ctl</span><span class="p">;</span>
		<span class="n">stxx_com_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_STXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">));</span>
		<span class="n">stxx_com_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">inf_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_STXX_COM_CTL</span><span class="p">(</span><span class="n">interface</span><span class="p">),</span> <span class="n">stxx_com_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;SPI%d: Tx is now up</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">interface</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">gmxx_rxx_frm_min</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">gmxx_rxx_frm_min</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_RXX_FRM_MIN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">interface</span><span class="p">),</span>
		       <span class="n">gmxx_rxx_frm_min</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="n">gmxx_rxx_frm_max</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">gmxx_rxx_frm_max</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">-</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_RXX_FRM_MAX</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">interface</span><span class="p">),</span>
		       <span class="n">gmxx_rxx_frm_max</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="n">gmxx_rxx_jabber</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">gmxx_rxx_jabber</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">-</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_GMXX_RXX_JABBER</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">interface</span><span class="p">),</span> <span class="n">gmxx_rxx_jabber</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
