

================================================================
== Synthesis Summary Report of 'td_fused_axi_out_top'
================================================================
+ General Information: 
    * Date:           Tue Apr 20 20:41:08 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        td_fused_axi_out_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu3p-ffvc1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+---------+
    |                       Modules                      | Issue|       | Latency |  Latency  | Iteration|         |  Trip |          |      |         |           |           |         |
    |                       & Loops                      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined| BRAM |   DSP   |     FF    |    LUT    |   URAM  |
    +----------------------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+---------+
    |+ td_fused_axi_out_top                              |     -|  -0.14|   196007|  5.880e+05|         -|   196008|      -|        no|     -|  1 (~0%)|  240 (~0%)|  423 (~0%)|  12 (3%)|
    | o VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3  |     -|  -2.19|   196005|  5.880e+05|        10|        4|  49000|       yes|     -|        -|          -|          -|        -|
    +----------------------------------------------------+------+-------+---------+-----------+----------+---------+-------+----------+------+---------+-----------+-----------+---------+

