<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TLBI IPAS2E1, TLBI IPAS2E1NXS</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TLBI IPAS2E1, TLBI IPAS2E1NXS, TLB Invalidate by Intermediate Physical Address, Stage 2, EL1</h1><p>The TLBI IPAS2E1, TLBI IPAS2E1NXS characteristics are:</p><h2>Purpose</h2>
        <p>If EL2 is implemented and enabled in the current Security state, invalidates cached copies of translation table entries from TLBs that meet all the following requirements:</p>

      
        <ul>
<li>
<p>The entry is a 64-bit stage 2 only translation table entry, from any level of the translation table walk.</p>
<p>Or if FEAT_D128 is implemented, and the entry is a 128-bit stage 2 only translation table entry, from any level of the translation table walk, if TTL[3:2] is <span class="binarynumber">0b00</span>.</p>

</li><li>
<p>If <span class="xref">FEAT_RME</span> is implemented, one of the following applies:</p>
<ul>
<li><a href="AArch64-scr_el3.html">SCR_EL3</a>.{NSE, NS} is {0, 0} and the entry would be required to translate the specified IPA using the Secure EL1&amp;0 translation regime.
</li><li><a href="AArch64-scr_el3.html">SCR_EL3</a>.{NSE, NS} is {0, 1} and the entry would be required to translate the specified IPA using the Non-secure EL1&amp;0 translation regime.
</li><li><a href="AArch64-scr_el3.html">SCR_EL3</a>.{NSE, NS} is {1, 1} and the entry would be required to translate the specified IPA using the Realm EL1&amp;0 translation regime.
</li></ul>

</li><li>
<p>If <span class="xref">FEAT_RME</span> is not implemented, one of the following applies:</p>
<ul>
<li><a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 0 and the entry would be required to translate the specified IPA using the Secure EL1&amp;0 translation regime.
</li><li><a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is 1 and the entry would be required to translate the specified IPA using the Non-secure EL1&amp;0 translation regime.
</li></ul>

</li><li>
<p>The entry would be used with the current VMID.</p>

</li></ul>

      
        <p>The invalidation is not required to apply to caching structures that combine stage 1 and stage 2 translation table entries.</p>

      
        <p>The invalidation applies to the PE that executes this System instruction.</p>

      
        <p>For more information about the architectural requirements for this System instruction, see <span class="xref">'Invalidation of TLB entries from stage 2 translations'</span>.</p>

      
        <p>If <span class="xref">FEAT_XS</span> is implemented, the nXS variant of this System instruction is defined.</p>

      
        <p>Both variants perform the same invalidation, but the TLBI System instruction without the nXS qualifier waits for all memory accesses using in-scope old translation information to complete before it is considered complete.</p>

      
        <p>The TLBI System instruction with the nXS qualifier is considered complete when the subset of these memory accesses with XS attribute set to 0 are complete.</p>
      <h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
        <p>TLBI IPAS2E1, TLBI IPAS2E1NXS is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-63_63-1">NS</a></td><td class="lr" colspan="15"><a href="#fieldset_0-62_48">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-47_44-1">TTL</a></td><td class="lr" colspan="4"><a href="#fieldset_0-43_40">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-39_36-1">IPA[51:48]</a></td><td class="lr" colspan="4"><a href="#fieldset_0-35_0">IPA[47:12]</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-35_0">IPA[47:12]</a></td></tr></tbody></table><h4 id="fieldset_0-63_63-1">NS, bit [63]<span class="condition"><br/>When FEAT_RME is implemented:
                        </span></h4><div class="field">
      <p>When the instruction is executed and <a href="AArch64-scr_el3.html">SCR_EL3</a>.{NSE, NS} == {0, 0}, NS selects the IPA space.</p>
    <table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>IPA is in the Secure IPA space.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>IPA is in the Non-secure IPA space.</p>
        </td></tr></table><p>When the instruction is executed and SCR_EL3.{NSE, NS} == {1, 1}, this field is <span class="arm-defined-word">RES0</span>, and the instruction applies only to the Realm IPA space.</p>
<p>When the instruction is executed and SCR_EL3.{NSE, NS} == {0, 1}, this field is <span class="arm-defined-word">RES0</span>, and the instruction applies only to the Non-secure IPA space.</p></div><h4 id="fieldset_0-63_63-2"><span class="condition"><br/>When FEAT_SEL2 is implemented and FEAT_RME is not implemented:
                        </span></h4><div class="field">
      <p>Not Secure. Specifies the IPA space.</p>
    <table class="valuetable"><tr><th>NS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>IPA is in the Secure IPA space.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>IPA is in the Non-secure IPA space.</p>
        </td></tr></table><p>When the instruction is executed in Non-secure state, this field is <span class="arm-defined-word">RES0</span>, and the instruction applies only to the Non-secure IPA space.</p>
<p>When <span class="xref">FEAT_SEL2</span> is not implemented, or if EL2 is disabled in the current Security state, this field is <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-63_63-3"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-62_48">Bits [62:48]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-47_44-1">TTL, bits [47:44]<span class="condition"><br/>When FEAT_TTL is implemented:
                        </span></h4><div class="field">
      <p>Translation Table Level. Indicates the level of the translation table walk that holds the leaf entry for the address being invalidated.</p>
    <table class="valuetable"><tr><th>TTL</th><th>Meaning</th></tr><tr><td class="bitfield">0b00xx</td><td>
          <p>No information supplied as to the translation table level. Hardware must assume that the entry can be from any level. In this case, TTL&lt;1:0&gt; is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b01xx</td><td><p>The entry comes from a 4KB translation granule. The level of walk for the leaf level <span class="binarynumber">0bxx</span> is encoded as:</p>
<p><span class="binarynumber">0b00</span> : If <span class="xref">FEAT_LPA2</span> is implemented, level 0. Otherwise, treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b01</span> : Level 1.</p>
<p><span class="binarynumber">0b10</span> : Level 2.</p>
<p><span class="binarynumber">0b11</span> : Level 3.</p></td></tr><tr><td class="bitfield">0b10xx</td><td><p>The entry comes from a 16KB translation granule. The level of walk for the leaf level <span class="binarynumber">0bxx</span> is encoded as:</p>
<p><span class="binarynumber">0b00</span> : Reserved. Treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b01</span> : If <span class="xref">FEAT_LPA2</span> is implemented, level 1. Otherwise, treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b10</span> : Level 2.</p>
<p><span class="binarynumber">0b11</span> : Level 3.</p></td></tr><tr><td class="bitfield">0b11xx</td><td><p>The entry comes from a 64KB translation granule. The level of walk for the leaf level <span class="binarynumber">0bxx</span> is encoded as:</p>
<p><span class="binarynumber">0b00</span> : Reserved. Treat as if TTL&lt;3:2&gt; is <span class="binarynumber">0b00</span>.</p>
<p><span class="binarynumber">0b01</span> : Level 1.</p>
<p><span class="binarynumber">0b10</span> : Level 2.</p>
<p><span class="binarynumber">0b11</span> : Level 3.</p></td></tr></table>
      <p>If an incorrect value of the TTL field is specified for the entry being invalidated by the instruction, then no entries are required by the architecture to be invalidated from the TLB.</p>
    </div><h4 id="fieldset_0-47_44-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-43_40">Bits [43:40]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-39_36-1">IPA[51:48], bits [39:36]<span class="condition"><br/>When FEAT_LPA is implemented:
                        </span></h4><div class="field">
      <p>Extension to IPA[47:12]. For more information, see IPA[47:12].</p>
    </div><h4 id="fieldset_0-39_36-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-35_0">IPA[47:12], bits [35:0]</h4><div class="field"><p>Bits[47:12] of the intermediate physical address to match. For implementations with fewer than 48 bits, the upper bits of this field are <span class="arm-defined-word">RES0</span>.</p>
<p>If <a href="AArch64-id_aa64mmfr0_el1.html">ID_AA64MMFR0_EL1</a>.PARange is <span class="binarynumber">0b0110</span>, IPA[51:48] form the upper part of the address value. Otherwise, IPA[51:48] are <span class="arm-defined-word">RES0</span>.</p></div><div class="access_mechanisms"><h2>Executing TLBI IPAS2E1, TLBI IPAS2E1NXS</h2><p>Accesses to this instruction use the following encodings in the System instruction encoding space:</p><h4 class="assembler">TLBI IPAS2E1{, &lt;Xt&gt;}</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b100</td><td>0b1000</td><td>0b0100</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    AArch64.TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID[], Shareability_NSH, TLBILevel_Any, TLBI_AllAttr, X[t, 64]);
elsif PSTATE.EL == EL3 then
    if !EL2Enabled() then
        return;
    else
        AArch64.TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID[], Shareability_NSH, TLBILevel_Any, TLBI_AllAttr, X[t, 64]);
                </p><h4 class="assembler">TLBI IPAS2E1NXS{, &lt;Xt&gt;}</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b100</td><td>0b1001</td><td>0b0100</td><td>0b001</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_XS) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    AArch64.TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID[], Shareability_NSH, TLBILevel_Any, TLBI_ExcludeXS, X[t, 64]);
elsif PSTATE.EL == EL3 then
    if !EL2Enabled() then
        return;
    else
        AArch64.TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID[], Shareability_NSH, TLBILevel_Any, TLBI_ExcludeXS, X[t, 64]);
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:05; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
