#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED__0__MASK 0x08u
#define LED__0__PC CYREG_PRT6_PC3
#define LED__0__PORT 6u
#define LED__0__SHIFT 3
#define LED__AG CYREG_PRT6_AG
#define LED__AMUX CYREG_PRT6_AMUX
#define LED__BIE CYREG_PRT6_BIE
#define LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED__BYP CYREG_PRT6_BYP
#define LED__CTL CYREG_PRT6_CTL
#define LED__DM0 CYREG_PRT6_DM0
#define LED__DM1 CYREG_PRT6_DM1
#define LED__DM2 CYREG_PRT6_DM2
#define LED__DR CYREG_PRT6_DR
#define LED__INP_DIS CYREG_PRT6_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT6_LCD_EN
#define LED__MASK 0x08u
#define LED__PORT 6u
#define LED__PRT CYREG_PRT6_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED__PS CYREG_PRT6_PS
#define LED__SHIFT 3
#define LED__SLW CYREG_PRT6_SLW

/* LED_Status */
#define LED_Status__0__INTTYPE CYREG_PICU6_INTTYPE2
#define LED_Status__0__MASK 0x04u
#define LED_Status__0__PC CYREG_PRT6_PC2
#define LED_Status__0__PORT 6u
#define LED_Status__0__SHIFT 2
#define LED_Status__AG CYREG_PRT6_AG
#define LED_Status__AMUX CYREG_PRT6_AMUX
#define LED_Status__BIE CYREG_PRT6_BIE
#define LED_Status__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED_Status__BYP CYREG_PRT6_BYP
#define LED_Status__CTL CYREG_PRT6_CTL
#define LED_Status__DM0 CYREG_PRT6_DM0
#define LED_Status__DM1 CYREG_PRT6_DM1
#define LED_Status__DM2 CYREG_PRT6_DM2
#define LED_Status__DR CYREG_PRT6_DR
#define LED_Status__INP_DIS CYREG_PRT6_INP_DIS
#define LED_Status__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED_Status__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED_Status__LCD_EN CYREG_PRT6_LCD_EN
#define LED_Status__MASK 0x04u
#define LED_Status__PORT 6u
#define LED_Status__PRT CYREG_PRT6_PRT
#define LED_Status__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED_Status__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED_Status__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED_Status__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED_Status__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED_Status__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED_Status__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED_Status__PS CYREG_PRT6_PS
#define LED_Status__SHIFT 2
#define LED_Status__SLW CYREG_PRT6_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU5_INTTYPE3
#define Pin_1__0__MASK 0x08u
#define Pin_1__0__PC CYREG_PRT5_PC3
#define Pin_1__0__PORT 5u
#define Pin_1__0__SHIFT 3
#define Pin_1__AG CYREG_PRT5_AG
#define Pin_1__AMUX CYREG_PRT5_AMUX
#define Pin_1__BIE CYREG_PRT5_BIE
#define Pin_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_1__BYP CYREG_PRT5_BYP
#define Pin_1__CTL CYREG_PRT5_CTL
#define Pin_1__DM0 CYREG_PRT5_DM0
#define Pin_1__DM1 CYREG_PRT5_DM1
#define Pin_1__DM2 CYREG_PRT5_DM2
#define Pin_1__DR CYREG_PRT5_DR
#define Pin_1__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_1__MASK 0x08u
#define Pin_1__PORT 5u
#define Pin_1__PRT CYREG_PRT5_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_1__PS CYREG_PRT5_PS
#define Pin_1__SHIFT 3
#define Pin_1__SLW CYREG_PRT5_SLW

/* SyncOut */
#define SyncOut__0__INTTYPE CYREG_PICU5_INTTYPE2
#define SyncOut__0__MASK 0x04u
#define SyncOut__0__PC CYREG_PRT5_PC2
#define SyncOut__0__PORT 5u
#define SyncOut__0__SHIFT 2
#define SyncOut__AG CYREG_PRT5_AG
#define SyncOut__AMUX CYREG_PRT5_AMUX
#define SyncOut__BIE CYREG_PRT5_BIE
#define SyncOut__BIT_MASK CYREG_PRT5_BIT_MASK
#define SyncOut__BYP CYREG_PRT5_BYP
#define SyncOut__CTL CYREG_PRT5_CTL
#define SyncOut__DM0 CYREG_PRT5_DM0
#define SyncOut__DM1 CYREG_PRT5_DM1
#define SyncOut__DM2 CYREG_PRT5_DM2
#define SyncOut__DR CYREG_PRT5_DR
#define SyncOut__INP_DIS CYREG_PRT5_INP_DIS
#define SyncOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define SyncOut__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SyncOut__LCD_EN CYREG_PRT5_LCD_EN
#define SyncOut__MASK 0x04u
#define SyncOut__PORT 5u
#define SyncOut__PRT CYREG_PRT5_PRT
#define SyncOut__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SyncOut__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SyncOut__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SyncOut__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SyncOut__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SyncOut__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SyncOut__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SyncOut__PS CYREG_PRT5_PS
#define SyncOut__SHIFT 2
#define SyncOut__SLW CYREG_PRT5_SLW

/* deBounce */
#define deBounce__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define deBounce__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define deBounce__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define deBounce__CFG2_SRC_SEL_MASK 0x07u
#define deBounce__INDEX 0x01u
#define deBounce__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define deBounce__PM_ACT_MSK 0x02u
#define deBounce__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define deBounce__PM_STBY_MSK 0x02u

/* PWM_clock */
#define PWM_clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PWM_clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PWM_clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PWM_clock__CFG2_SRC_SEL_MASK 0x07u
#define PWM_clock__INDEX 0x00u
#define PWM_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_clock__PM_ACT_MSK 0x01u
#define PWM_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_clock__PM_STBY_MSK 0x01u

/* pushButton */
#define pushButton__0__INTTYPE CYREG_PICU6_INTTYPE1
#define pushButton__0__MASK 0x02u
#define pushButton__0__PC CYREG_PRT6_PC1
#define pushButton__0__PORT 6u
#define pushButton__0__SHIFT 1
#define pushButton__AG CYREG_PRT6_AG
#define pushButton__AMUX CYREG_PRT6_AMUX
#define pushButton__BIE CYREG_PRT6_BIE
#define pushButton__BIT_MASK CYREG_PRT6_BIT_MASK
#define pushButton__BYP CYREG_PRT6_BYP
#define pushButton__CTL CYREG_PRT6_CTL
#define pushButton__DM0 CYREG_PRT6_DM0
#define pushButton__DM1 CYREG_PRT6_DM1
#define pushButton__DM2 CYREG_PRT6_DM2
#define pushButton__DR CYREG_PRT6_DR
#define pushButton__INP_DIS CYREG_PRT6_INP_DIS
#define pushButton__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define pushButton__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define pushButton__LCD_EN CYREG_PRT6_LCD_EN
#define pushButton__MASK 0x02u
#define pushButton__PORT 6u
#define pushButton__PRT CYREG_PRT6_PRT
#define pushButton__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define pushButton__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define pushButton__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define pushButton__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define pushButton__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define pushButton__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define pushButton__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define pushButton__PS CYREG_PRT6_PS
#define pushButton__SHIFT 1
#define pushButton__SLW CYREG_PRT6_SLW

/* MOSFET_Gate */
#define MOSFET_Gate__0__INTTYPE CYREG_PICU5_INTTYPE4
#define MOSFET_Gate__0__MASK 0x10u
#define MOSFET_Gate__0__PC CYREG_PRT5_PC4
#define MOSFET_Gate__0__PORT 5u
#define MOSFET_Gate__0__SHIFT 4
#define MOSFET_Gate__AG CYREG_PRT5_AG
#define MOSFET_Gate__AMUX CYREG_PRT5_AMUX
#define MOSFET_Gate__BIE CYREG_PRT5_BIE
#define MOSFET_Gate__BIT_MASK CYREG_PRT5_BIT_MASK
#define MOSFET_Gate__BYP CYREG_PRT5_BYP
#define MOSFET_Gate__CTL CYREG_PRT5_CTL
#define MOSFET_Gate__DM0 CYREG_PRT5_DM0
#define MOSFET_Gate__DM1 CYREG_PRT5_DM1
#define MOSFET_Gate__DM2 CYREG_PRT5_DM2
#define MOSFET_Gate__DR CYREG_PRT5_DR
#define MOSFET_Gate__INP_DIS CYREG_PRT5_INP_DIS
#define MOSFET_Gate__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define MOSFET_Gate__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MOSFET_Gate__LCD_EN CYREG_PRT5_LCD_EN
#define MOSFET_Gate__MASK 0x10u
#define MOSFET_Gate__PORT 5u
#define MOSFET_Gate__PRT CYREG_PRT5_PRT
#define MOSFET_Gate__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MOSFET_Gate__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MOSFET_Gate__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MOSFET_Gate__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MOSFET_Gate__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MOSFET_Gate__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MOSFET_Gate__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MOSFET_Gate__PS CYREG_PRT5_PS
#define MOSFET_Gate__SHIFT 4
#define MOSFET_Gate__SLW CYREG_PRT5_SLW

/* hallTickTimer_TimerUDB */
#define hallTickTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define hallTickTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define hallTickTimer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define hallTickTimer_TimerUDB_rstSts_stsreg__1__POS 1
#define hallTickTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define hallTickTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define hallTickTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define hallTickTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define hallTickTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define hallTickTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define hallTickTimer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define hallTickTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define hallTickTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define hallTickTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define hallTickTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define hallTickTimer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* hallEffect_ISR */
#define hallEffect_ISR__ES2_PATCH 0u
#define hallEffect_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define hallEffect_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define hallEffect_ISR__INTC_MASK 0x01u
#define hallEffect_ISR__INTC_NUMBER 0u
#define hallEffect_ISR__INTC_PRIOR_NUM 7u
#define hallEffect_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define hallEffect_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define hallEffect_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define hallEffect_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* PWM_GateVoltage_PWMUDB */
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_GateVoltage_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB06_MSK
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define PWM_GateVoltage_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB06_ST
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_GateVoltage_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* hallTickCounter_CounterUDB */
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB07_A0
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB07_A1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB07_D0
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB07_D1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB07_F0
#define hallTickCounter_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB07_F1
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define hallTickCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define hallTickCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* hallEffectSensor */
#define hallEffectSensor__0__INTTYPE CYREG_PICU2_INTTYPE7
#define hallEffectSensor__0__MASK 0x80u
#define hallEffectSensor__0__PC CYREG_PRT2_PC7
#define hallEffectSensor__0__PORT 2u
#define hallEffectSensor__0__SHIFT 7
#define hallEffectSensor__AG CYREG_PRT2_AG
#define hallEffectSensor__AMUX CYREG_PRT2_AMUX
#define hallEffectSensor__BIE CYREG_PRT2_BIE
#define hallEffectSensor__BIT_MASK CYREG_PRT2_BIT_MASK
#define hallEffectSensor__BYP CYREG_PRT2_BYP
#define hallEffectSensor__CTL CYREG_PRT2_CTL
#define hallEffectSensor__DM0 CYREG_PRT2_DM0
#define hallEffectSensor__DM1 CYREG_PRT2_DM1
#define hallEffectSensor__DM2 CYREG_PRT2_DM2
#define hallEffectSensor__DR CYREG_PRT2_DR
#define hallEffectSensor__INP_DIS CYREG_PRT2_INP_DIS
#define hallEffectSensor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define hallEffectSensor__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define hallEffectSensor__LCD_EN CYREG_PRT2_LCD_EN
#define hallEffectSensor__MASK 0x80u
#define hallEffectSensor__PORT 2u
#define hallEffectSensor__PRT CYREG_PRT2_PRT
#define hallEffectSensor__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define hallEffectSensor__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define hallEffectSensor__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define hallEffectSensor__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define hallEffectSensor__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define hallEffectSensor__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define hallEffectSensor__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define hallEffectSensor__PS CYREG_PRT2_PS
#define hallEffectSensor__SHIFT 7
#define hallEffectSensor__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "SpeedControl"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
