module player_sprite #(
    parameter SPRITE_W = 16,
    parameter SPRITE_H = 16
)(
    input  wire       clk,
    input  wire [9:0] x,
    input  wire [9:0] y,
    input  wire [9:0] player_x,
    input  wire [9:0] player_y,
    output reg        px_on,
    output reg [3:0]  r, g, b
);

    // 1. à¹€à¸Šà¹‡à¸„à¸§à¹ˆà¸² Pixel à¸›à¸±à¸ˆà¸ˆà¸¸à¸šà¸±à¸™à¸­à¸¢à¸¹à¹ˆà¹ƒà¸™à¸?à¸£à¸­à¸š Sprite à¹„à¸«à¸¡
    wire inside = (x >= player_x) && (x < player_x + SPRITE_W) &&
                  (y >= player_y) && (y < player_y + SPRITE_H);

    // 2. à¸„à¸³à¸™à¸§à¸“ Address
    wire [9:0] sx = x - player_x;
    wire [9:0] sy = y - player_y;
    wire [7:0] addr = sy * SPRITE_W + sx;

    // 3. à¸”à¸¶à¸‡à¸„à¹ˆà¸²à¸ˆà¸²à¸? ROM (Latency 1 Clock)
    wire [11:0] rom_data;
    player_sprite_rom player_rom (
        .clk (clk),
        .addr(addr),
        .data(rom_data)
    );

    // 4. à¸£à¸­à¸ªà¸±à¸?à¸?à¸²à¸“ inside à¹ƒà¸«à¹‰à¸•à¸£à¸‡à¸?à¸±à¸šà¸‚à¹‰à¸­à¸¡à¸¹à¸¥à¸—à¸µà¹ˆà¸­à¸­à¸?à¸¡à¸²à¸ˆà¸²à¸? ROM (Delay 1 Clock)
    reg inside_reg;
    always @(posedge clk) begin
        inside_reg <= inside;
    end

    // 5. à¸ªà¹ˆà¸‡à¸„à¹ˆà¸²à¸ªà¸µà¸­à¸­à¸? (à¹ƒà¸Šà¹‰ rom_data à¹„à¸”à¹‰à¹€à¸¥à¸¢ à¹€à¸à¸£à¸²à¸°à¸¡à¸±à¸™à¸¡à¸²à¸Šà¹‰à¸² 1 clock à¸à¸£à¹‰à¸­à¸¡à¸?à¸±à¸š inside_reg à¸à¸­à¸”à¸µ)
    always @(*) begin
        if (inside_reg) begin
            px_on = 1'b1;
            r     = rom_data[11:8]; // à¸”à¸¶à¸‡à¸ˆà¸²à¸? rom_data à¹‚à¸”à¸¢à¸•à¸£à¸‡
            g     = rom_data[7:4];
            b     = rom_data[3:0];
        end else begin
            px_on = 1'b0;
            r = 0; g = 0; b = 0;
        end
    end

endmodule