<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_F87EFF87-165A-4A83-9CEF-BD9F7999DC9B"><title>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</title><body><section id="SECTION_B82DA450-6E60-4EF1-9E77-75AF407F883D"><fig id="FIG_spi0_flash_76_8mhz_4-load_branch_device_down_with_g3_isolation_fet_topology_diagram_1"><title>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Diagram</title><image href="FIG_spi0 flash 76.8mhz 4-load branch (device down) with g3 isolation fet topology diagram_1.jpg" scalefit="yes" id="IMG_spi0_flash_76_8mhz_4-load_branch_device_down_with_g3_isolation_fet_topology_diagram_1_jpg" /></fig><table id="TABLE_B82DA450-6E60-4EF1-9E77-75AF407F883D_1"><title>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>Flash 1: 76.8 MHz.</p><p>TPM:  14.3 MHz.</p><p>Debug Tool: 12 MHz</p><p>EC: 50 MHz.</p></entry></row><row><entry><p>R1</p></entry><entry><p>10 Ω ± 10%.</p><p>To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>R2</p></entry><entry><p>430 Ω ± 10%. </p><p>To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</p></entry></row><row><entry><p>Length from CPU to flash 1</p></entry><entry><p>Length from CPU to flash 1: </p><p>= BO + M1 + M2 + M3 + M4</p></entry></row><row><entry><p>Minimum length, total</p></entry><entry><p>BO + M1 + M2 + M3 + M4 = 30.48mm</p></entry></row><row><entry><p>Flash device electrical characteristics recommendation for 76.8MHz support:</p></entry><entry><p>[1] Driver strength spec: 50 Ω or stronger across worse case corners.</p><p>[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. </p><p>[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).</p><p>[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).</p><p>[5] Data input setup time ≤ 1.75 ns.</p><p>[6] Data input hold time ≤ 2 ns.</p><p>[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.</p><p>[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</p></entry></row><row><entry><p>Length matching between CLK and DATA/ CS# signals</p></entry><entry><p>12.7 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</p></entry></row></tbody></tgroup></table><table id="TABLE_B82DA450-6E60-4EF1-9E77-75AF407F883D_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>5</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_EF45E3B3-5F75-4D46-AE85-B03D053D6C70"><title>Segment Lengths for Maximum 76.8MHz</title><table id="TABLE_EF45E3B3-5F75-4D46-AE85-B03D053D6C70_1"><title>SPI0 Flash 76.8MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>68.58</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>2.54</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>2.54</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>15.24</p></entry></row><row><entry><p>M5</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>76.2</p></entry></row><row><entry><p>M6</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25.4</p></entry></row><row><entry><p>M7</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>121.92</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 162.56</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 162.56 mm;​  2) Total topology length = 330.2 mm; 3) Max length between CPU to Flash = 101.58 mm.</p></section></body></topic>