Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ComputeCore_behav xil_defaultlib.tb_ComputeCore xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'poly_base_a' [/home/fkrieger/Documents/openNTT/hardware/ntt_control/ntt_core.sv:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'poly_base_b' [/home/fkrieger/Documents/openNTT/hardware/ntt_control/ntt_core.sv:173]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shiftreg(DELAY=1,LOGQ=60)
Compiling module xil_defaultlib.ram(MEM_WIDTH=60,MEM_DEPTH=10,RE...
Compiling module xil_defaultlib.PolyRAM(MEM_WIDTH=60,MEM_DEPTH=1...
Compiling module xil_defaultlib.shiftreg(DELAY=2,LOGQ=1)
Compiling module xil_defaultlib.shiftreg(DELAY=3,LOGQ=1)
Compiling module xil_defaultlib.BitReverse(BITWIDTH=11)
Compiling module xil_defaultlib.BitReverse(BITWIDTH=9)
Compiling module xil_defaultlib.shiftreg(DELAY=1,LOGQ=12)
Compiling module xil_defaultlib.AddrGen(LOGN=11,PE=2)
Compiling module xil_defaultlib.shiftreg(DELAY=1,LOGQ=20)
Compiling module xil_defaultlib.shiftreg(DELAY=33,LOGQ=1)
Compiling module xil_defaultlib.AddrGen_PolyArith(LOGN=11,PE=2,B...
Compiling module xil_defaultlib.shiftreg(DELAY=2,LOGQ=60)
Compiling module xil_defaultlib.shiftreg(DELAY=27,LOGQ=1)
Compiling module xil_defaultlib.shiftreg(DELAY=27,LOGQ=10)
Compiling module xil_defaultlib.DataShuffler_PolyArith(BTF_TYPE=...
Compiling module xil_defaultlib.shiftreg(DELAY=5,LOGQ=1)
Compiling module xil_defaultlib.rom(MEM_WIDTH=60,MEM_DEPTH=7,MEM...
Compiling module xil_defaultlib.shiftreg(DELAY=2,LOGQ=4)
Compiling module xil_defaultlib.shiftreg(DELAY=32,LOGQ=4)
Compiling module xil_defaultlib.shiftreg(DELAY=2,LOGQ=9)
Compiling module xil_defaultlib.shiftreg(DELAY=32,LOGQ=9)
Compiling module xil_defaultlib.FIFO(DEPTH=32,WIDTH=60)
Compiling module xil_defaultlib.csa_6to3(K=120,N=6)
Compiling module xil_defaultlib.csa_3to2(K=120,N=3)
Compiling module xil_defaultlib.csa_tree_3to2(SIZE_I=120,DEPTH=3...
Compiling module xil_defaultlib.csa_tree_6to3(SIZE_I=120,DEPTH=6...
Compiling module xil_defaultlib.csa_tree_6to3(SIZE_I=120,DEPTH=1...
Compiling module xil_defaultlib.intmul(LOG_A=60,LOG_B=60,INTMUL_...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.csa_3to2(K=109,N=3)
Compiling module xil_defaultlib.csa_tree_3to2(SIZE_I=109,DEPTH=3...
Compiling module xil_defaultlib.wlmont_sub_p0(LOGQ=60,W=12,LOGTi...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.csa_3to2(K=98,N=3)
Compiling module xil_defaultlib.csa_tree_3to2(SIZE_I=98,DEPTH=3,...
Compiling module xil_defaultlib.wlmont_sub_p0(LOGQ=60,W=12,LOGTi...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.csa_3to2(K=87,N=3)
Compiling module xil_defaultlib.csa_tree_3to2(SIZE_I=87,DEPTH=3,...
Compiling module xil_defaultlib.wlmont_sub_p0(LOGQ=60,W=12,LOGTi...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.csa_3to2(K=76,N=3)
Compiling module xil_defaultlib.csa_tree_3to2(SIZE_I=76,DEPTH=3,...
Compiling module xil_defaultlib.wlmont_sub_p0(LOGQ=60,W=12,LOGTi...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.int_mult_add_p0(LOGB=12,LOGC=1,L...
Compiling module xil_defaultlib.csa_3to2(K=65,N=3)
Compiling module xil_defaultlib.csa_tree_3to2(SIZE_I=65,DEPTH=3,...
Compiling module xil_defaultlib.wlmont_sub_p0(LOGQ=60,W=12,LOGTi...
Compiling module xil_defaultlib.wlmont_p0(W=12,L=5)
Compiling module xil_defaultlib.modred(LOGQ=60,WORD_SIZE=12,MODR...
Compiling module xil_defaultlib.shiftreg(DELAY=11,LOGQ=60)
Compiling module xil_defaultlib.TwiddleGen_Merged_DIF_RN(LOGQ=60...
Compiling module xil_defaultlib.TwiddleGen(LOGQ=60,LOGN=11,PE=2,...
Compiling module xil_defaultlib.shiftreg(DELAY=2,LOGQ=2)
Compiling module xil_defaultlib.shiftreg(DELAY=20,LOGQ=1)
Compiling module xil_defaultlib.modadd(LOGQ=60,Q_VALUE=60'b0,WOR...
Compiling module xil_defaultlib.modsub(LOGQ=60,Q_VALUE=60'b0,WOR...
Compiling module xil_defaultlib.btf_addsub(LOGQ=60,Q_VALUE=60'b0...
Compiling module xil_defaultlib.shiftreg(DELAY=20,LOGQ=60)
Compiling module xil_defaultlib.btf_modmul(LOGQ=60,Q_VALUE=60'b0...
Compiling module xil_defaultlib.divby2(LOGQ=60,Q_VALUE=60'b0,WOR...
Compiling module xil_defaultlib.btf_uni(LOGQ=60,Q_VALUE=60'b0,WO...
Compiling module xil_defaultlib.shiftreg(DELAY=25,LOGQ=12)
Compiling module xil_defaultlib.shiftreg(DELAY=25,LOGQ=1)
Compiling module xil_defaultlib.DataShuffler(LOGQ=60,LOGN=11,PE=...
Compiling module xil_defaultlib.shiftreg(DELAY=29,LOGQ=1)
Compiling module xil_defaultlib.NTTCore(LOGQ=60,PE=2,NTT_TYPE="m...
Compiling module xil_defaultlib.OpenNTT(Q_VALUE=60'b0)
Compiling module xil_defaultlib.ComputeCore
Compiling module xil_defaultlib.shiftreg(LOGQ=10)
Compiling module xil_defaultlib.ram(MEM_WIDTH=10,MEM_DEPTH=5,REA...
Compiling module xil_defaultlib.ISA_control(LOG_COMMAND=8)
Compiling module xil_defaultlib.ComputeCoreWrapper
Compiling module xil_defaultlib.tb_ComputeCore
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ComputeCore_behav
