// Library - 16nm, Cell - or_1x, View - schematic
// LAST TIME SAVED: Apr  1 19:23:46 2015
// NETLIST TIME: May 26 21:57:03 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module or_1x (Y, A, B);

output  Y;

input  A, B;

