
---------- Begin Simulation Statistics ----------
simSeconds                                   0.059774                       # Number of seconds simulated (Second)
simTicks                                  59773754375                       # Number of ticks simulated (Tick)
finalTick                                 59773754375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     30.09                       # Real time elapsed on the host (Second)
hostTickRate                               1986378308                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     756672                       # Number of bytes of host memory used (Byte)
simInsts                                      6945980                       # Number of instructions simulated (Count)
simOps                                       11051652                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   230826                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     367264                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         95638008                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              13.768829                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.072628                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11507450                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    16527                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12556628                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2033                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               472319                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1138783                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 201                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            55365834                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.226794                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.717631                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  48490397     87.58%     87.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3693627      6.67%     94.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1522426      2.75%     97.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1076930      1.95%     98.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    415960      0.75%     99.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    103244      0.19%     99.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     40589      0.07%     99.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     17523      0.03%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5138      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              55365834                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4517     11.37%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     95      0.24%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     11.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23297     58.66%     70.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  8352     21.03%     91.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              3272      8.24%     99.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              183      0.46%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       251356      2.00%      2.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7517489     59.87%     61.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        38066      0.30%     62.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         39010      0.31%     62.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        13547      0.11%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.01%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         5660      0.05%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        12103      0.10%     62.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11808      0.09%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        18697      0.15%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1268      0.01%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     63.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3408853     27.15%     90.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1179700      9.40%     99.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        37254      0.30%     99.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        20585      0.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12556628                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.131293                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               39717                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003163                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 80259411                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11875862                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11193729                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    261429                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   120710                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           106490                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12212603                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       132386                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      3816                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         1244452                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        40272174                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2244258                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1207353                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       412024                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       158934                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          674      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        237593     25.43%     25.50% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       239303     25.61%     51.11% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          922      0.10%     51.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       423819     45.36%     96.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        21012      2.25%     98.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11076      1.19%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         934399                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          599      1.08%      1.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          937      1.69%      2.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3215      5.81%      8.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          349      0.63%      9.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        45133     81.52%     90.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         2285      4.13%     94.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2848      5.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         55366                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          154      1.03%      1.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           12      0.08%      1.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          802      5.36%      6.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          263      1.76%      8.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12432     83.12%     91.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          499      3.34%     94.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          794      5.31%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        14956                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           75      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       236656     26.92%     26.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       236088     26.86%     53.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          573      0.07%     53.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       378685     43.08%     96.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        18727      2.13%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8228      0.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       879032                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           75      0.54%      0.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.01%      0.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          609      4.42%      4.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          224      1.63%      6.61% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11757     85.35%     91.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          333      2.42%     94.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          775      5.63%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        13775                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       185098     19.81%     19.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       503599     53.90%     73.70% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       237593     25.43%     99.13% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         8109      0.87%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       934399                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7196     54.14%     54.14% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6018     45.28%     99.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           12      0.09%     99.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           66      0.50%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        13292                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            424493                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       246568                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             14956                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1580                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         8289                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6667                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               934399                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7066                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  566342                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.606103                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2317                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           11998                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8109                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3889                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          674      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       237593     25.43%     25.50% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       239303     25.61%     51.11% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          922      0.10%     51.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       423819     45.36%     96.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        21012      2.25%     98.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11076      1.19%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       934399                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          208      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       237593     64.55%     64.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1100      0.30%     64.91% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          921      0.25%     65.16% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       116492     31.65%     96.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          667      0.18%     96.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11076      3.01%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        368057                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          802     11.35%     11.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.35% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         5765     81.59%     92.94% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          499      7.06%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7066                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          802     11.35%     11.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.35% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         5765     81.59%     92.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          499      7.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7066                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  59773754375                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        11998                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         8109                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3889                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1057                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        13055                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               241162                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 241157                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               4501                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 236656                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              236654                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          471400                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           16326                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15602                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     55296522                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.199862                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.980739                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        51539054     93.20%     93.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1787016      3.23%     96.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          397144      0.72%     97.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          528795      0.96%     98.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          124006      0.22%     98.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          120242      0.22%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          142348      0.26%     98.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          330695      0.60%     99.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          327222      0.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     55296522                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10422                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                236661                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       242600      2.20%      2.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7299374     66.05%     68.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        38061      0.34%     68.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36069      0.33%     68.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        12642      0.11%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.01%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         5660      0.05%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        11392      0.10%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        11728      0.11%     69.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        18252      0.17%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          813      0.01%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2172870     19.66%     89.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1166058     10.55%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11051652                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        327222                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              6945980                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11051652                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        6945980                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         11051652                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 13.768829                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.072628                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3373829                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             103058                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          10735306                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2188020                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1185809                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       242600      2.20%      2.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7299374     66.05%     68.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        38061      0.34%     68.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36069      0.33%     68.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        12642      0.11%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.01%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5660      0.05%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11392      0.10%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        11728      0.11%     69.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        18252      0.17%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          813      0.01%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2172870     19.66%     89.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1166058     10.55%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11051652                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       879032                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       633500                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       245457                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       378685                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       500272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       236661                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       236656                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 51851210                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1588237                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1757600                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                152465                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16322                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               496269                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1433                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11547427                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7148                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            12552812                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           890236                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3445123                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1200148                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.131253                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2591364                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3579800                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         133091                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         78654                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      15094495                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8586666                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4645271                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      6225073                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             749301                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3452729                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   35370                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 3403                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         13857                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14231                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    927807                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12233                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           55365834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.210469                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.195465                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 53392872     96.44%     96.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   135342      0.24%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   213734      0.39%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   113019      0.20%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   191135      0.35%     97.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    30801      0.06%     97.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   218203      0.39%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    42646      0.08%     98.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1028082      1.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             55365834                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7307847                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.076412                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             934399                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.009770                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     51863929                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16322                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     760474                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   132683                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11523977                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   27                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2244258                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1207353                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5975                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      5824                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   111920                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            278                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6839                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9107                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                15946                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11303982                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11300219                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7613926                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11681510                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.118156                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.651793                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          10000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      610909                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   56238                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 278                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  21544                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   18                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 906640                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             72.562793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            71.774907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 610000     27.88%     27.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               281135     12.85%     40.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                63280      2.89%     43.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 2614      0.12%     43.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   31      0.00%     43.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   28      0.00%     43.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               347801     15.90%     59.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               258706     11.82%     71.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             154564      7.06%     78.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              99475      4.55%     83.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             121022      5.53%     88.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              77519      3.54%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              55708      2.55%     94.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              28379      1.30%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              11742      0.54%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6868      0.31%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               3275      0.15%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3877      0.18%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              17796      0.81%     97.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               9356      0.43%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               8033      0.37%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                615      0.03%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                519      0.02%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                471      0.02%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                311      0.01%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                480      0.02%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                206      0.01%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                258      0.01%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            23951      1.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2239339                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1200169                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2189                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       192                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59773754375                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  929938                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2465                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59773754375                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  59773754375                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16322                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 51903369                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  967136                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          77274                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1853032                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                548701                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11537880                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   455                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 422416                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  14021                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  96099                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               5                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            18660793                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37676342                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14247852                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    142920                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              17576782                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1084002                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     753                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 743                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    830529                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         66486528                       # The number of ROB reads (Count)
system.cpu.rob.writes                        23115525                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6945980                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11051652                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    69                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       625                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.mem_ctrl.avgPriority_cpu.inst::samples   1855584.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1297070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.052299930000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1333                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1333                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              6254169                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               20890                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2552702                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1185819                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3480670                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1185824                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  350179                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1163661                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 158991                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  13795                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 485030                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 967270                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                1855584                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   856                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  1099                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                112801                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1071068                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   830959                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   910997                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   756028                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   325633                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   164298                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    67479                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    39076                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    20323                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     9572                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1914                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     757                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     523                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     381                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     316                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     303                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     372                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     350                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     268                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     217                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     178                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     173                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     150                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      90                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                      41                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     171                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     543                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1333                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1348                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1399                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1344                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1350                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1378                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1340                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1344                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1347                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1345                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1334                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1333                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1335                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     2348.224306                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   15376.735196                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191          1320     99.02%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383            1      0.08%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::147456-155647            3      0.23%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::155648-163839            4      0.30%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::163840-172031            3      0.23%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::172032-180223            1      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::180224-188415            1      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.603901                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.584892                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.809506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               765     57.39%     57.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               366     27.46%     84.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               172     12.90%     97.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                25      1.88%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 5      0.38%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 11205728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 69243238                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9022785                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1158422098.86285067                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               150948942.29654953                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    59773665000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       15988.59                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     59378688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7506010                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       164710                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 993390638.096421241760                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 125573674.909390360117                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 2755557.212730290368                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1855584                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1625086                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      1185824                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  56694616750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  51953002000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 1570464590625                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30553.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31969.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1324365.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     59378624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      9864550                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        69243174                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     59378624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     59378624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        927791                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1624910                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2552701                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       993389567                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       165031461                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1158421028                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    993389567                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      993389567                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      150948942                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         150948942                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      993389567                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      315980403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1309369970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3130491                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                22133                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         93395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        221804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        380134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        319648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        122349                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        757790                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         26169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        661601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         71985                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        127943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        55269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        49310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        45573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        58861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        75303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        63357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          6541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          7583                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           952                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           420                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           372                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           333                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          975                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              49168289750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            12521964000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        108647618750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15706.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                4000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34706.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2622184                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               19436                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             83.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.81                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       510995                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   197.424648                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   123.433303                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   179.046662                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-63       121142     23.71%     23.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-127       116282     22.76%     46.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-191        77317     15.13%     61.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-255        38364      7.51%     69.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-319        20277      3.97%     73.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-383        18370      3.59%     76.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-447        15812      3.09%     79.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-511         6887      1.35%     81.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-575        96544     18.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       510995                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          100175712                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          708256                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1675.914673                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                11.848946                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                   8000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    21.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                20.95                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59773754375                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      5453250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4000100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  55768201125                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  59773754375                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2547491                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2547490                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1180608                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1180608                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         5211                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1855583                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1855583                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      5621458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      5621458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7477041                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     59378624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     59378624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     18887335                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     18887335                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 78265959                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3738521                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3738521    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3738521                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59773754375                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          6608329875                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4667212000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         4860091928                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
