INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Blowfish_Decrypt_top glbl -prj Blowfish_Decrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Blowfish_Decrypt 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Decrypt.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Decrypt.prj/solution1/sim/verilog/Blowfish_Decrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Blowfish_Decrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Decrypt.prj/solution1/sim/verilog/AESL_automem_ciphertext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_ciphertext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Decrypt.prj/solution1/sim/verilog/AESL_automem_decryptedtext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_decryptedtext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Decrypt.prj/solution1/sim/verilog/AESL_automem_P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_P
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Decrypt.prj/solution1/sim/verilog/AESL_automem_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jjm469/ece6775/final_project/repo/blowfish/Blowfish_Decrypt.prj/solution1/sim/verilog/Blowfish_Decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blowfish_Decrypt
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Blowfish_Decrypt
Compiling module xil_defaultlib.AESL_automem_ciphertext
Compiling module xil_defaultlib.AESL_automem_decryptedtext
Compiling module xil_defaultlib.AESL_automem_P
Compiling module xil_defaultlib.AESL_automem_S
Compiling module xil_defaultlib.apatb_Blowfish_Decrypt_top
Compiling module work.glbl
Built simulation snapshot Blowfish_Decrypt
