{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519144222148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519144222148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 11:30:22 2018 " "Processing started: Tue Feb 20 11:30:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519144222148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519144222148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Basic_Computer -c DE0_Basic_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Basic_Computer -c DE0_Basic_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519144222148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519144222555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux_001 " "Found entity 1: nios_system_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux " "Found entity 1: nios_system_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_001 " "Found entity 1: nios_system_rsp_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux " "Found entity 1: nios_system_rsp_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux " "Found entity 1: nios_system_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_001 " "Found entity 1: nios_system_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux " "Found entity 1: nios_system_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_004_default_decode " "Found entity 1: nios_system_id_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_004 " "Found entity 2: nios_system_id_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_002_default_decode " "Found entity 1: nios_system_id_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_002 " "Found entity 2: nios_system_id_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_001_default_decode " "Found entity 1: nios_system_id_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_001 " "Found entity 2: nios_system_id_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router.sv(48) " "Verilog HDL Declaration information at nios_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router.sv(49) " "Verilog HDL Declaration information at nios_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_default_decode " "Found entity 1: nios_system_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router " "Found entity 2: nios_system_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_001_default_decode " "Found entity 1: nios_system_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_001 " "Found entity 2: nios_system_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1519144222820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_default_decode " "Found entity 1: nios_system_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router " "Found entity 2: nios_system_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sysid " "Found entity 1: nios_system_sysid" {  } { { "nios_system/synthesis/submodules/nios_system_sysid.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_register_bank_a_module " "Found entity 1: nios_system_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_register_bank_b_module " "Found entity 2: nios_system_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_nios2_oci_debug " "Found entity 3: nios_system_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_ociram_sp_ram_module " "Found entity 4: nios_system_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_nios2_ocimem " "Found entity 5: nios_system_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_nios2_avalon_reg " "Found entity 6: nios_system_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_nios2_oci_break " "Found entity 7: nios_system_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_nios2_oci_xbrk " "Found entity 8: nios_system_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_nios2_oci_dbrk " "Found entity 9: nios_system_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_nios2_oci_itrace " "Found entity 10: nios_system_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_nios2_oci_td_mode " "Found entity 11: nios_system_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_nios2_oci_dtrace " "Found entity 12: nios_system_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_nios2_oci_compute_tm_count " "Found entity 13: nios_system_cpu_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_nios2_oci_fifowp_inc " "Found entity 14: nios_system_cpu_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_nios2_oci_fifocount_inc " "Found entity 15: nios_system_cpu_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_nios2_oci_fifo " "Found entity 16: nios_system_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_nios2_oci_pib " "Found entity 17: nios_system_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_nios2_oci_im " "Found entity 18: nios_system_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_nios2_performance_monitors " "Found entity 19: nios_system_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_nios2_oci " "Found entity 20: nios_system_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu " "Found entity 21: nios_system_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_sysclk " "Found entity 1: nios_system_cpu_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_tck " "Found entity 1: nios_system_cpu_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_jtag_debug_module_wrapper " "Found entity 1: nios_system_cpu_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_oci_test_bench " "Found entity 1: nios_system_cpu_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_test_bench " "Found entity 1: nios_system_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Onchip_memory_SRAM " "Found entity 1: nios_system_Onchip_memory_SRAM" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_rs232_counters.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_rs232_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222898 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1519144222914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_serial_port.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_serial_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Serial_port " "Found entity 1: nios_system_Serial_port" {  } { { "nios_system/synthesis/submodules/nios_system_Serial_port.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Serial_port.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_expansion_jp2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_expansion_jp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Expansion_JP2 " "Found entity 1: nios_system_Expansion_JP2" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP2.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Expansion_JP2.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_expansion_jp1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_expansion_jp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Expansion_JP1 " "Found entity 1: nios_system_Expansion_JP1" {  } { { "nios_system/synthesis/submodules/nios_system_Expansion_JP1.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Expansion_JP1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Pushbuttons " "Found entity 1: nios_system_Pushbuttons" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Slider_switches " "Found entity 1: nios_system_Slider_switches" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_switches.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_switches.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_HEX3_HEX0 " "Found entity 1: nios_system_HEX3_HEX0" {  } { { "nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_HEX3_HEX0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Green_LEDs " "Found entity 1: nios_system_Green_LEDs" {  } { { "nios_system/synthesis/submodules/nios_system_Green_LEDs.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Green_LEDs.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_sdram_test_component.v(234) " "Verilog HDL warning at nios_system_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519144222945 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "nios_system_sdram_test_component.v(235) " "Verilog HDL warning at nios_system_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1519144222945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_test_component_ram_module " "Found entity 1: nios_system_sdram_test_component_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram_test_component " "Found entity 2: nios_system_sdram_test_component" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_test_component.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Interval_timer " "Found entity 1: nios_system_Interval_timer" {  } { { "nios_system/synthesis/submodules/nios_system_Interval_timer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_JTAG_UART_sim_scfifo_w " "Found entity 1: nios_system_JTAG_UART_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_JTAG_UART_scfifo_w " "Found entity 2: nios_system_JTAG_UART_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_JTAG_UART_sim_scfifo_r " "Found entity 3: nios_system_JTAG_UART_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_JTAG_UART_scfifo_r " "Found entity 4: nios_system_JTAG_UART_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_JTAG_UART " "Found entity 5: nios_system_JTAG_UART" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_Onchip_memory " "Found entity 1: nios_system_Onchip_memory" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_basic_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_basic_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Basic_Computer " "Found entity 1: DE0_Basic_Computer" {  } { { "de0_basic_computer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/de0_basic_computer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144222961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144222961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(316) " "Verilog HDL or VHDL warning at nios_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(326) " "Verilog HDL or VHDL warning at nios_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(336) " "Verilog HDL or VHDL warning at nios_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(680) " "Verilog HDL or VHDL warning at nios_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222961 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1567) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1567): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222977 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1569) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1569): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222977 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(1725) " "Verilog HDL or VHDL warning at nios_system_cpu.v(1725): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222977 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu.v(2553) " "Verilog HDL or VHDL warning at nios_system_cpu.v(2553): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1519144222992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Basic_Computer " "Elaborating entity \"DE0_Basic_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519144223070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NiosII " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NiosII\"" {  } { { "de0_basic_computer.v" "NiosII" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/de0_basic_computer.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Onchip_memory nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory " "Elaborating entity \"nios_system_Onchip_memory\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "the_altsyncram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_Onchip_memory.hex " "Parameter \"init_file\" = \"nios_system_Onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223898 ""}  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144223898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bm32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bm32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bm32 " "Found entity 1: altsyncram_bm32" {  } { { "db/altsyncram_bm32.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/altsyncram_bm32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144223961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144223961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bm32 nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_bm32:auto_generated " "Elaborating entity \"altsyncram_bm32\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_bm32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144223977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart " "Elaborating entity \"nios_system_JTAG_UART\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_w nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w " "Elaborating entity \"nios_system_JTAG_UART_scfifo_w\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_w" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "wfifo" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224320 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144224320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144224383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144224383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144224398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144224398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144224430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144224430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144224492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144224492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144224570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144224570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144224648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144224648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144224727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144224727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_JTAG_UART_scfifo_r nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r " "Elaborating entity \"nios_system_JTAG_UART_scfifo_r\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "the_nios_system_JTAG_UART_scfifo_r" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "nios_system_JTAG_UART_alt_jtag_atlantic" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144224867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:NiosII\|nios_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224867 ""}  } { { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144224867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Interval_timer nios_system:NiosII\|nios_system_Interval_timer:interval_timer " "Elaborating entity \"nios_system_Interval_timer\" for hierarchy \"nios_system:NiosII\|nios_system_Interval_timer:interval_timer\"" {  } { { "nios_system/synthesis/nios_system.v" "interval_timer" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram nios_system:NiosII\|nios_system_sdram:sdram " "Elaborating entity \"nios_system_sdram\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_input_efifo_module nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module " "Elaborating entity \"nios_system_sdram_input_efifo_module\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "the_nios_system_sdram_input_efifo_module" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Green_LEDs nios_system:NiosII\|nios_system_Green_LEDs:green_leds " "Elaborating entity \"nios_system_Green_LEDs\" for hierarchy \"nios_system:NiosII\|nios_system_Green_LEDs:green_leds\"" {  } { { "nios_system/synthesis/nios_system.v" "green_leds" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_HEX3_HEX0 nios_system:NiosII\|nios_system_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"nios_system_HEX3_HEX0\" for hierarchy \"nios_system:NiosII\|nios_system_HEX3_HEX0:hex3_hex0\"" {  } { { "nios_system/synthesis/nios_system.v" "hex3_hex0" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144224992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Slider_switches nios_system:NiosII\|nios_system_Slider_switches:slider_switches " "Elaborating entity \"nios_system_Slider_switches\" for hierarchy \"nios_system:NiosII\|nios_system_Slider_switches:slider_switches\"" {  } { { "nios_system/synthesis/nios_system.v" "slider_switches" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Slider_switches.v(110) " "Verilog HDL or VHDL warning at nios_system_Slider_switches.v(110): object \"data\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Slider_switches.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Slider_switches.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519144225008 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_Slider_switches:slider_switches"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Pushbuttons nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons " "Elaborating entity \"nios_system_Pushbuttons\" for hierarchy \"nios_system:NiosII\|nios_system_Pushbuttons:pushbuttons\"" {  } { { "nios_system/synthesis/nios_system.v" "pushbuttons" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data nios_system_Pushbuttons.v(113) " "Verilog HDL or VHDL warning at nios_system_Pushbuttons.v(113): object \"data\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_Pushbuttons.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Pushbuttons.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519144225023 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_Pushbuttons:pushbuttons"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Expansion_JP1 nios_system:NiosII\|nios_system_Expansion_JP1:expansion_jp1 " "Elaborating entity \"nios_system_Expansion_JP1\" for hierarchy \"nios_system:NiosII\|nios_system_Expansion_JP1:expansion_jp1\"" {  } { { "nios_system/synthesis/nios_system.v" "expansion_jp1" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Expansion_JP2 nios_system:NiosII\|nios_system_Expansion_JP2:expansion_jp2 " "Elaborating entity \"nios_system_Expansion_JP2\" for hierarchy \"nios_system:NiosII\|nios_system_Expansion_JP2:expansion_jp2\"" {  } { { "nios_system/synthesis/nios_system.v" "expansion_jp2" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Serial_port nios_system:NiosII\|nios_system_Serial_port:serial_port " "Elaborating entity \"nios_system_Serial_port\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\"" {  } { { "nios_system/synthesis/nios_system.v" "serial_port" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "nios_system/synthesis/submodules/nios_system_Serial_port.v" "RS232_In_Deserializer" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Serial_port.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(124) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(124): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_rs232_counters.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1519144225133 "|DE0_Basic_Computer|nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_rs232_in_deserializer.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225227 ""}  } { { "nios_system/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144225227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2241 " "Found entity 1: scfifo_2241" {  } { { "db/scfifo_2241.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/scfifo_2241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2241 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated " "Elaborating entity \"scfifo_2241\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lp31 " "Found entity 1: a_dpfifo_lp31" {  } { { "db/a_dpfifo_lp31.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_lp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lp31 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo " "Elaborating entity \"a_dpfifo_lp31\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\"" {  } { { "db/scfifo_2241.tdf" "dpfifo" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/scfifo_2241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cd81 " "Found entity 1: altsyncram_cd81" {  } { { "db/altsyncram_cd81.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/altsyncram_cd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cd81 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|altsyncram_cd81:FIFOram " "Elaborating entity \"altsyncram_cd81\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|altsyncram_cd81:FIFOram\"" {  } { { "db/a_dpfifo_lp31.tdf" "FIFOram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_lp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_br8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_br8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_br8 " "Found entity 1: cmpr_br8" {  } { { "db/cmpr_br8.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cmpr_br8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cmpr_br8:almost_full_comparer " "Elaborating entity \"cmpr_br8\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cmpr_br8:almost_full_comparer\"" {  } { { "db/a_dpfifo_lp31.tdf" "almost_full_comparer" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_lp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_br8 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cmpr_br8:three_comparison " "Elaborating entity \"cmpr_br8\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cmpr_br8:three_comparison\"" {  } { { "db/a_dpfifo_lp31.tdf" "three_comparison" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_lp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m8b " "Found entity 1: cntr_m8b" {  } { { "db/cntr_m8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_m8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m8b nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_m8b:rd_ptr_msb " "Elaborating entity \"cntr_m8b\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_m8b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lp31.tdf" "rd_ptr_msb" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_lp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_397.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_397.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_397 " "Found entity 1: cntr_397" {  } { { "db/cntr_397.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_397.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_397 nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter " "Elaborating entity \"cntr_397\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter\"" {  } { { "db/a_dpfifo_lp31.tdf" "usedw_counter" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_lp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n8b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n8b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n8b " "Found entity 1: cntr_n8b" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n8b nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr " "Elaborating entity \"cntr_n8b\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\"" {  } { { "db/a_dpfifo_lp31.tdf" "wr_ptr" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/a_dpfifo_lp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "nios_system/synthesis/submodules/nios_system_Serial_port.v" "RS232_Out_Serializer" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Serial_port.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_Onchip_memory_SRAM nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram " "Elaborating entity \"nios_system_Onchip_memory_SRAM\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory_sram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "the_altsyncram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_Onchip_memory_SRAM.hex " "Parameter \"init_file\" = \"nios_system_Onchip_memory_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225805 ""}  } { { "nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Onchip_memory_SRAM.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144225805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t642.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t642.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t642 " "Found entity 1: altsyncram_t642" {  } { { "db/altsyncram_t642.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/altsyncram_t642.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144225883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144225883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t642 nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\|altsyncram_t642:auto_generated " "Elaborating entity \"altsyncram_t642\" for hierarchy \"nios_system:NiosII\|nios_system_Onchip_memory_SRAM:onchip_memory_sram\|altsyncram:the_altsyncram\|altsyncram_t642:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144225883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu nios_system:NiosII\|nios_system_cpu:cpu " "Elaborating entity \"nios_system_cpu\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_test_bench nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_test_bench:the_nios_system_cpu_test_bench " "Elaborating entity \"nios_system_cpu_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_test_bench:the_nios_system_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_test_bench" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_register_bank_a_module nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a " "Elaborating entity \"nios_system_cpu_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_register_bank_a" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144226258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226273 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144226273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lig1 " "Found entity 1: altsyncram_lig1" {  } { { "db/altsyncram_lig1.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/altsyncram_lig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144226336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144226336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lig1 nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lig1:auto_generated " "Elaborating entity \"altsyncram_lig1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_a_module:nios_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_register_bank_b_module nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b " "Elaborating entity \"nios_system_cpu_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_register_bank_b" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226508 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144226508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mig1 " "Found entity 1: altsyncram_mig1" {  } { { "db/altsyncram_mig1.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/altsyncram_mig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144226586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144226586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mig1 nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mig1:auto_generated " "Elaborating entity \"altsyncram_mig1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_register_bank_b_module:nios_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci " "Elaborating entity \"nios_system_cpu_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_debug nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_cpu_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_debug" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144226758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_debug:the_nios_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226758 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144226758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_ocimem nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem " "Elaborating entity \"nios_system_cpu_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_ocimem" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_ociram_sp_ram_module nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_ociram_sp_ram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_altsyncram" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226852 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144226852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv71 " "Found entity 1: altsyncram_pv71" {  } { { "db/altsyncram_pv71.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/altsyncram_pv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144226914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144226914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv71 nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pv71:auto_generated " "Elaborating entity \"altsyncram_pv71\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_ocimem:the_nios_system_cpu_nios2_ocimem\|nios_system_cpu_ociram_sp_ram_module:nios_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144226914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_avalon_reg nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_avalon_reg:the_nios_system_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_avalon_reg:the_nios_system_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_avalon_reg" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_break nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break " "Elaborating entity \"nios_system_cpu_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_break:the_nios_system_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_break" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_xbrk nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_xbrk:the_nios_system_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_xbrk:the_nios_system_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_xbrk" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_dbrk nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dbrk:the_nios_system_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_dbrk" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_itrace nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_itrace:the_nios_system_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_itrace" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_dtrace nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_dtrace" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_td_mode nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\|nios_system_cpu_nios2_oci_td_mode:nios_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_dtrace:the_nios_system_cpu_nios2_oci_dtrace\|nios_system_cpu_nios2_oci_td_mode:nios_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifo nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_fifo" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_compute_tm_count:nios_system_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_cpu_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_compute_tm_count:nios_system_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifowp_inc:nios_system_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_cpu_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifowp_inc:nios_system_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifocount_inc:nios_system_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_cpu_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_nios2_oci_fifocount_inc:nios_system_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "nios_system_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_oci_test_bench nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_oci_test_bench:the_nios_system_cpu_oci_test_bench " "Elaborating entity \"nios_system_cpu_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_fifo:the_nios_system_cpu_nios2_oci_fifo\|nios_system_cpu_oci_test_bench:the_nios_system_cpu_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_oci_test_bench" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227195 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_cpu_oci_test_bench " "Entity \"nios_system_cpu_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_oci_test_bench" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1519144227195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_pib nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_pib:the_nios_system_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_cpu_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_pib:the_nios_system_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_pib" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_nios2_oci_im nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im " "Elaborating entity \"nios_system_cpu_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_nios2_oci_im:the_nios_system_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_nios2_oci_im" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu.v" "the_nios_system_cpu_jtag_debug_module_wrapper" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_tck nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck " "Elaborating entity \"nios_system_cpu_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_tck:the_nios_system_cpu_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "the_nios_system_cpu_jtag_debug_module_tck" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_sysclk:the_nios_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|nios_system_cpu_jtag_debug_module_sysclk:the_nios_system_cpu_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "the_nios_system_cpu_jtag_debug_module_sysclk" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "nios_system_cpu_jtag_debug_module_phy" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144227305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:NiosII\|nios_system_cpu:cpu\|nios_system_cpu_nios2_oci:the_nios_system_cpu_nios2_oci\|nios_system_cpu_jtag_debug_module_wrapper:the_nios_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sysid nios_system:NiosII\|nios_system_sysid:sysid " "Elaborating entity \"nios_system_sysid\" for hierarchy \"nios_system:NiosII\|nios_system_sysid:sysid\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_instruction_master_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_data_master_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_memory_s1_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "interval_timer_s1_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "sysid_control_slave_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:green_leds_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:green_leds_avalon_parallel_port_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "green_leds_avalon_parallel_port_slave_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_translator:serial_port_avalon_rs232_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.v" "serial_port_avalon_rs232_slave_translator" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router nios_system:NiosII\|nios_system_addr_router:addr_router " "Elaborating entity \"nios_system_addr_router\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_default_decode nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "the_default_decode" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001 nios_system:NiosII\|nios_system_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_addr_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/nios_system.v" "addr_router_001" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001_default_decode nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "the_default_decode" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router nios_system:NiosII\|nios_system_id_router:id_router " "Elaborating entity \"nios_system_id_router\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_default_decode nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "the_default_decode" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144227992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_001 nios_system:NiosII\|nios_system_id_router_001:id_router_001 " "Elaborating entity \"nios_system_id_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_001:id_router_001\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_001" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_001_default_decode nios_system:NiosII\|nios_system_id_router_001:id_router_001\|nios_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_001:id_router_001\|nios_system_id_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "the_default_decode" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002 nios_system:NiosII\|nios_system_id_router_002:id_router_002 " "Elaborating entity \"nios_system_id_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_002" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002_default_decode nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "the_default_decode" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004 nios_system:NiosII\|nios_system_id_router_004:id_router_004 " "Elaborating entity \"nios_system_id_router_004\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_004:id_router_004\"" {  } { { "nios_system/synthesis/nios_system.v" "id_router_004" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_004_default_decode nios_system:NiosII\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_004_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_004:id_router_004\|nios_system_id_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_004.sv" "the_default_decode" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "burst_adapter" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_cmd_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 4976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_001 nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_cmd_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_demux_001" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_cmd_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.v" "cmd_xbar_mux" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "arb" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_system_rsp_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_001 nios_system:NiosII\|nios_system_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"nios_system_rsp_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_demux_001" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_rsp_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_mux" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "arb" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux_001 nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_rsp_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rsp_xbar_mux_001" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios_system/synthesis/nios_system.v" "width_adapter_001" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228477 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1519144228477 "|DE0_Basic_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519144228477 "|DE0_Basic_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1519144228477 "|DE0_Basic_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1519144228492 "|DE0_Basic_Computer|nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:NiosII\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:NiosII\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/nios_system.v" 5659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:neg_3ns " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:neg_3ns\"" {  } { { "de0_basic_computer.v" "neg_3ns" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/de0_basic_computer.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:neg_3ns\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:neg_3ns\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/sdram_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:neg_3ns\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:neg_3ns\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/sdram_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:neg_3ns\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:neg_3ns\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228617 ""}  } { { "sdram_pll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/sdram_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1519144228617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519144228695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519144228695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519144228695 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"nios_system:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1519144234633 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1519144234633 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1519144237649 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 354 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3167 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 348 -1 0 } } { "nios_system/synthesis/submodules/nios_system_JTAG_UART.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_JTAG_UART.v" 393 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 3740 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_cpu.v" 599 -1 0 } } { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Interval_timer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Interval_timer.v" 166 -1 0 } } { "nios_system/synthesis/submodules/nios_system_Interval_timer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_Interval_timer.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1519144237821 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1519144237821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de0_basic_computer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/de0_basic_computer.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519144240180 "|DE0_Basic_Computer|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519144240180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144240695 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "423 " "423 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1519144242992 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1519144243164 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1519144243164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519144243227 "|DE0_Basic_Computer|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519144243227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144243336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/DE0_Basic_Computer.map.smsg " "Generated suppressed messages file C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/DE0_Basic_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1519144243836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519144244852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519144244852 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4626 " "Implemented 4626 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519144245680 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519144245680 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1519144245680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4266 " "Implemented 4266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519144245680 ""} { "Info" "ICUT_CUT_TM_RAMS" "194 " "Implemented 194 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1519144245680 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1519144245680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519144245680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519144245774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 11:30:45 2018 " "Processing ended: Tue Feb 20 11:30:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519144245774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519144245774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519144245774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519144245774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519144247773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519144247773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 11:30:47 2018 " "Processing started: Tue Feb 20 11:30:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519144247773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519144247773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Basic_Computer -c DE0_Basic_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Basic_Computer -c DE0_Basic_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519144247773 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519144247977 ""}
{ "Info" "0" "" "Project  = DE0_Basic_Computer" {  } {  } 0 0 "Project  = DE0_Basic_Computer" 0 0 "Fitter" 0 0 1519144247977 ""}
{ "Info" "0" "" "Revision = DE0_Basic_Computer" {  } {  } 0 0 "Revision = DE0_Basic_Computer" 0 0 "Fitter" 0 0 1519144247977 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1519144248164 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Basic_Computer EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"DE0_Basic_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519144248211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519144248258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519144248258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519144248258 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1519144248336 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 567 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1519144248336 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1519144248336 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519144248649 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519144248664 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519144249039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519144249039 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519144249039 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519144249039 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13162 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519144249071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13164 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519144249071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13166 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519144249071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13168 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519144249071 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519144249071 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519144249071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1519144249086 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1519144250868 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1519144250868 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519144250930 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519144250930 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519144250961 "|DE0_Basic_Computer|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: neg_3ns\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: neg_3ns\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1519144251024 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: neg_3ns\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: neg_3ns\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1519144251024 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1519144251024 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1519144251039 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1519144251039 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1519144251039 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1519144251039 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1519144251039 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1519144251039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1519144251039 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1519144251039 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1519144251039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:neg_3ns|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519144251368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_pll:neg_3ns|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 566 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519144251368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 12604 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519144251368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[6\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 68 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4939 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[5\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 68 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4940 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[4\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 68 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4941 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[3\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 68 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4942 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[2\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 68 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4943 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[1\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 68 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4944 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[0\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_n8b.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_n8b.tdf" 68 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4945 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[6\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_397.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_397.tdf" 69 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_397:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4962 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[5\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_397.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_397.tdf" 69 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_397:usedw_counter|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4963 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[4\] " "Destination node nios_system:NiosII\|nios_system_Serial_port:serial_port\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_2241:auto_generated\|a_dpfifo_lp31:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_397.tdf" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/cntr_397.tdf" 69 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_Serial_port:serial_port|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_2241:auto_generated|a_dpfifo_lp31:dpfifo|cntr_397:usedw_counter|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 4964 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1519144251368 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1519144251368 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 778 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519144251368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node nios_system:NiosII\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1519144251368 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 5758 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519144251368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519144252399 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519144252399 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519144252399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519144252414 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13347 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253321 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[0\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[0]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13347 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253321 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13350 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[1\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[1]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13350 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13353 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[2\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[2]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13353 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13356 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[3\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[3]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13356 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13359 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[4\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[4]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13359 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13362 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[5\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[5]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13362 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13365 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[6\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[6]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13365 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13368 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[7\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[7]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13368 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13371 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[8\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[8]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13371 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13374 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[9\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[9]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13374 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13377 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[10\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[10]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13377 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13380 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[11\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[11]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13380 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13383 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[12\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[12]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13383 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13386 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[13\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[13]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13386 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13389 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[14\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[14]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13389 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13392 9662 10382 0}  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:NiosII\|nios_system_sdram:sdram\|m_data\[15\]~_Duplicate_1" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_system:NiosII|nios_system_sdram:sdram|m_data[15]~_Duplicate_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 0 { 0 ""} 0 13392 9662 10382 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1519144253336 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1519144253336 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1519144253336 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1519144253336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519144253336 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519144253352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519144253352 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519144253368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519144254258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1519144254274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "92 I/O Input Buffer " "Packed 92 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1519144254274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "159 I/O Output Buffer " "Packed 159 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1519144254274 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1519144254274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519144254274 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/sdram_pll.v" 94 0 0 } } { "de0_basic_computer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/de0_basic_computer.v" 168 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1519144254477 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[0\] DRAM_CLK~output " "PLL \"sdram_pll:neg_3ns\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/db/sdram_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/sdram_pll.v" 94 0 0 } } { "de0_basic_computer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/de0_basic_computer.v" 168 0 0 } } { "de0_basic_computer.v" "" { Text "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/de0_basic_computer.v" 89 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1519144254477 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_BYTE_N " "Node \"FL_BYTE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ15_AM1 " "Node \"FL_DQ15_AM1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[10\] " "Node \"FL_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[11\] " "Node \"FL_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[12\] " "Node \"FL_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[13\] " "Node \"FL_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[14\] " "Node \"FL_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[8\] " "Node \"FL_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[9\] " "Node \"FL_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N0 " "Node \"GPIO_CLKIN_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_N1 " "Node \"GPIO_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P0 " "Node \"GPIO_CLKIN_P0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKIN_P1 " "Node \"GPIO_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N0 " "Node \"GPIO_CLKOUT_N0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_N1 " "Node \"GPIO_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P0 " "Node \"GPIO_CLKOUT_P0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_CLKOUT_P1 " "Node \"GPIO_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT0 " "Node \"SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1519144254743 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1519144254743 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519144254743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519144256367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519144258180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519144258227 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519144259680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519144259680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519144260946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/altera/13.1/University_Program/Computer_Systems/DE0/DE0_Basic_Computer/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1519144263480 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519144263480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519144263967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1519144263969 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1519144263969 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519144263969 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1519144264139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519144264190 ""}
