Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  9 15:11:43 2020
| Host         : S0ck3tSlash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.683        0.000                      0                  279        0.115        0.000                      0                  279        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.683        0.000                      0                  279        0.115        0.000                      0                  279        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.828ns (20.441%)  route 3.223ns (79.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.929     9.183    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.833    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b3_press_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.828ns (20.441%)  route 3.223ns (79.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.929     9.183    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.833    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b3_press_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.828ns (20.441%)  route 3.223ns (79.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.929     9.183    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.833    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b3_press_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.828ns (20.441%)  route 3.223ns (79.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.929     9.183    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.429    14.833    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y65         FDRE                                         r  b3_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.273    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X32Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.866    b3_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.172%)  route 3.083ns (78.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.789     9.043    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.430    14.834    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.867    b3_press_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.172%)  route 3.083ns (78.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.789     9.043    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.430    14.834    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.867    b3_press_cond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.172%)  route 3.083ns (78.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.789     9.043    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.430    14.834    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.867    b3_press_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 b3_press_cond/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.828ns (21.172%)  route 3.083ns (78.828%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.548     5.132    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  b3_press_cond/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.821     6.409    b3_press_cond/M_ctr_q_reg[8]
    SLICE_X33Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  b3_press_cond/io_led_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.826     7.359    b3_press_cond/io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.483 r  b3_press_cond/M_last_q_i_3__1/O
                         net (fo=2, routed)           0.647     8.130    b3_press_cond/M_last_q_i_3__1_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.254 r  b3_press_cond/M_ctr_q[0]_i_2__1/O
                         net (fo=20, routed)          0.789     9.043    b3_press_cond/M_ctr_q[0]_i_2__1_n_0
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.430    14.834    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  b3_press_cond/M_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X32Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.867    b3_press_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.056ns (28.812%)  route 2.609ns (71.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.627     5.211    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.486    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.610 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.790     7.399    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.150     7.549 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     8.134    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.326     8.460 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.416     8.876    b1_press_cond/sel
    SLICE_X0Y47          FDRE                                         r  b1_press_cond/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  b1_press_cond/M_ctr_q_reg[4]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X0Y47          FDRE (Setup_fdre_C_CE)      -0.205    14.864    b1_press_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.988    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.056ns (28.812%)  route 2.609ns (71.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.627     5.211    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.456     5.667 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.819     6.486    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X1Y50          LUT4 (Prop_lut4_I1_O)        0.124     6.610 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.790     7.399    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.150     7.549 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.584     8.134    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.326     8.460 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.416     8.876    b1_press_cond/sel
    SLICE_X0Y47          FDRE                                         r  b1_press_cond/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  b1_press_cond/M_ctr_q_reg[5]/C
                         clock pessimism              0.179    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X0Y47          FDRE (Setup_fdre_C_CE)      -0.205    14.864    b1_press_cond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  5.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[14]/Q
                         net (fo=3, routed)           0.133     1.814    b1_press_cond/M_ctr_q_reg[14]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  b1_press_cond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    b1_press_cond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  b1_press_cond/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    b1_press_cond/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.254%)  route 0.134ns (26.746%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[14]/Q
                         net (fo=3, routed)           0.133     1.814    b1_press_cond/M_ctr_q_reg[14]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  b1_press_cond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    b1_press_cond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  b1_press_cond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    b1_press_cond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[14]/Q
                         net (fo=3, routed)           0.133     1.814    b1_press_cond/M_ctr_q_reg[14]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  b1_press_cond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    b1_press_cond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.064 r  b1_press_cond/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.064    b1_press_cond/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.528%)  route 0.134ns (25.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.540    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b1_press_cond/M_ctr_q_reg[14]/Q
                         net (fo=3, routed)           0.133     1.814    b1_press_cond/M_ctr_q_reg[14]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  b1_press_cond/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    b1_press_cond/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.064 r  b1_press_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.064    b1_press_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    b1_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.551%)  route 0.144ns (50.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y6           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDSE (Prop_fdse_C_Q)         0.141     1.678 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.144     1.821    reset_cond/M_stage_d[1]
    SLICE_X3Y6           FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.866     2.056    reset_cond/clk_IBUF_BUFG
    SLICE_X3Y6           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.576    
    SLICE_X3Y6           FDSE (Hold_fdse_C_D)         0.055     1.631    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector3/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.503    b3_press_cond/clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  b3_press_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  b3_press_cond/M_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.120     1.764    b3_press_cond/M_ctr_q_reg[0]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  b3_press_cond/M_last_q_i_1__1/O
                         net (fo=1, routed)           0.000     1.809    buttondetector3/M_b3_press_cond_out
    SLICE_X33Y61         FDRE                                         r  buttondetector3/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     2.017    buttondetector3/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  buttondetector3/M_last_q_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.091     1.607    buttondetector3/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 b2_press_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.559     1.503    b2_press_cond/sync/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  b2_press_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.119     1.750    b2_press_cond/sync/M_pipe_d__0[1]
    SLICE_X33Y61         FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.827     2.017    b2_press_cond/sync/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.012     1.515    b2_press_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 b1_press_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttondetector1/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.511%)  route 0.175ns (48.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.595     1.539    b1_press_cond/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  b1_press_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  b1_press_cond/M_ctr_q_reg[0]/Q
                         net (fo=4, routed)           0.175     1.855    b1_press_cond/M_ctr_q_reg[0]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.900 r  b1_press_cond/M_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.900    buttondetector1/M_b1_press_cond_out
    SLICE_X1Y47          FDRE                                         r  buttondetector1/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.867     2.057    buttondetector1/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  buttondetector1/M_last_q_reg/C
                         clock pessimism             -0.501     1.556    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.092     1.648    buttondetector1/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.537    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[23]/Q
                         net (fo=1, routed)           0.114     1.815    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[23]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.925    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__4_n_5
    SLICE_X2Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[23]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.671    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/Q
                         net (fo=1, routed)           0.114     1.816    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[11]
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.926    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_5
    SLICE_X2Y7           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.865     2.055    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.672    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    b1_press_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    b1_press_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50    b1_press_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y50    b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    b1_press_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    b1_press_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    b1_press_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    b1_press_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49    b1_press_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    b1_press_cond/M_ctr_q_reg[3]/C



