$date
	Sat Oct 31 23:31:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q3 [3:0] $end
$var wire 2 " Q2 [1:0] $end
$var wire 1 # Q $end
$var reg 1 $ D $end
$var reg 2 % D2 [1:0] $end
$var reg 4 & D3 [3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( enabled $end
$var reg 1 ) reset $end
$scope module U1 $end
$var wire 1 $ D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 # Q $end
$upscope $end
$scope module U2 $end
$var wire 2 * D2 [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 + Q2 [1:0] $end
$scope module U1 $end
$var wire 1 , D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 - Q $end
$upscope $end
$scope module U2 $end
$var wire 1 . D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$scope module U3 $end
$var wire 4 0 D [3:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 4 1 Q [3:0] $end
$scope module U1 $end
$var wire 1 2 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 3 Q $end
$upscope $end
$scope module U2 $end
$var wire 1 4 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 5 Q $end
$upscope $end
$scope module U3 $end
$var wire 1 6 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 7 Q $end
$upscope $end
$scope module U4 $end
$var wire 1 8 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 9 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x9
x8
x7
x6
x5
x4
x3
x2
bx 1
bx 0
x/
x.
x-
x,
bx +
bx *
0)
1(
0'
bx &
bx %
x$
x#
bx "
bx !
$end
#1
1#
1'
1$
#2
0'
#3
1'
#4
0'
#5
1'
0$
0(
#6
0'
#7
1'
#8
0'
#9
1'
#10
0'
#11
1'
#12
0#
0'
1(
#13
0-
b0 "
b0 +
0/
03
05
07
b0 !
b0 1
09
1'
1)
#14
0'
0)
#15
x9
x7
x5
bx !
bx 1
x3
x/
bx "
bx +
x-
1#
1'
1$
#16
0'
#17
1'
#18
0'
#19
1'
#20
1'
#21
1,
1.
0'
b11 %
b11 *
#22
1/
b11 "
b11 +
1-
1'
#23
0'
#24
1'
#25
0,
0'
b1 %
b1 *
0(
#26
1'
#27
0'
#28
1'
#29
0'
#30
1'
#31
0'
#32
b1 "
b1 +
0-
1,
0.
1'
b10 %
b10 *
1(
#33
09
07
05
b0 !
b0 1
03
b0 "
b0 +
0/
0#
0'
1)
#34
1#
b10 "
b10 +
1-
x3
x5
x7
bx !
bx 1
x9
1'
0)
#35
0,
0'
b0 %
b0 *
#36
b0 "
b0 +
0-
1'
#37
0'
#38
1'
#39
0'
#40
1'
#41
12
04
16
08
0'
b101 &
b101 0
#42
13
05
17
b101 !
b101 1
09
1'
#43
0'
#44
1'
#45
06
18
0'
b1001 &
b1001 0
0(
#46
1'
#47
0'
#48
1'
#49
0'
#50
1'
#51
0'
#52
19
b1001 !
b1001 1
07
14
16
08
1'
b111 &
b111 0
1(
#53
0#
03
b0 !
b0 1
09
0'
1)
#54
17
15
b111 !
b111 1
13
1#
1'
0)
#55
02
04
06
0'
b0 &
b0 0
#56
03
05
b0 !
b0 1
07
1'
#57
0'
#58
1'
#59
0'
#60
1'
