// Seed: 1244479867
module module_0 #(
    parameter id_5 = 32'd52
);
  wire id_1, id_2, id_3;
  wire id_4, _id_5;
  wire id_6, id_7;
  wire [id_5 : -1] id_8;
  wire id_9;
  assign id_1 = id_3;
  assign id_8 = id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    input wand id_4,
    output logic id_5,
    input tri void id_6,
    input uwire id_7
);
  final id_5 <= -1'b0;
  module_0 modCall_1 ();
  parameter id_9 = 1;
  assign id_5 = -1'b0;
endmodule
