// Seed: 1596989798
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1;
  localparam id_2 = -1;
  logic id_3 = id_1#(
      .id_3(id_2),
      .id_1(id_2)
  );
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_1 = 32'd56
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_1 : 1],
    id_6,
    id_7[-1 : 1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  module_0 modCall_1 (id_4);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  and primCall (id_5, id_8, id_4, id_9, id_10, id_7, id_11, id_6);
  inout logic [7:0] id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire _id_1;
  wire id_14;
endmodule
