{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750121492568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750121492577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:51:32 2025 " "Processing started: Mon Jun 16 18:51:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750121492577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121492577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121492578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750121493515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750121493515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslizador.sv 1 1 " "Found 1 design units, including 1 entities, in source file deslizador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deslizador " "Found entity 1: Deslizador" {  } { { "Deslizador.sv" "" { Text "C:/Users/josee/CE3201_PF/Deslizador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_colones.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_colones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_Colones " "Found entity 1: Rom_Colones" {  } { { "Rom_Colones.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_Colones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_area.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_area.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Square_Area " "Found entity 1: Square_Area" {  } { { "Square_Area.sv" "" { Text "C:/Users/josee/CE3201_PF/Square_Area.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Deco " "Found entity 1: Alu_Deco" {  } { { "Alu_Deco.sv" "" { Text "C:/Users/josee/CE3201_PF/Alu_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.sv" "" { Text "C:/Users/josee/CE3201_PF/Condition_Check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Bit_cell.sv" "" { Text "C:/Users/josee/CE3201_PF/Bit_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/josee/CE3201_PF/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/josee/CE3201_PF/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503716 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1750121503720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/josee/CE3201_PF/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/josee/CE3201_PF/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/josee/CE3201_PF/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Gambling_Tec " "Found entity 1: Gambling_Tec" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.sv" "" { Text "C:/Users/josee/CE3201_PF/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Register_File " "Found entity 1: tb_Register_File" {  } { { "tb_Register_File.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Register_File.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Control_Unit " "Found entity 1: tb_Control_Unit" {  } { { "tb_Control_Unit.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Control_Unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503783 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_Logic " "Found entity 2: PC_Logic" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503783 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main_Decoder " "Found entity 3: Main_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503783 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU_Decoder " "Found entity 4: ALU_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec " "Found entity 1: tb_Gambling_Tec" {  } { { "tb_Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Data_Memory " "Found entity 1: tb_Data_Memory" {  } { { "tb_Data_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Data_Memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503793 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Vga_Controller.sv(76) " "Verilog HDL Module Instantiation warning at Vga_Controller.sv(76): ignored dangling comma in List of Port Connections" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750121503798 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Vga_Controller.sv(269) " "Verilog HDL Module Instantiation warning at Vga_Controller.sv(269): ignored dangling comma in List of Port Connections" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 269 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750121503798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q_X Q_x Vga_Controller.sv(19) " "Verilog HDL Declaration information at Vga_Controller.sv(19): object \"Q_X\" differs only in case from object \"Q_x\" in the same scope" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750121503799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q_Y Q_y Vga_Controller.sv(19) " "Verilog HDL Declaration information at Vga_Controller.sv(19): object \"Q_Y\" differs only in case from object \"Q_y\" in the same scope" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750121503799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vga_Controller " "Found entity 1: Vga_Controller" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/josee/CE3201_PF/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/josee/CE3201_PF/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Users/josee/CE3201_PF/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tile.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_tile " "Found entity 1: Rom_tile" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rom_tile.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rom_tile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Rom_tile " "Found entity 1: tb_Rom_tile" {  } { { "tb_Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Rom_tile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "panel.sv 1 1 " "Found 1 design units, including 1 entities, in source file panel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Panel " "Found entity 1: Panel" {  } { { "Panel.sv" "" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.sv" "" { Text "C:/Users/josee/CE3201_PF/Button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "column.sv 1 1 " "Found 1 design units, including 1 entities, in source file column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Column " "Found entity 1: Column" {  } { { "Column.sv" "" { Text "C:/Users/josee/CE3201_PF/Column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Symbol.sv(10) " "Verilog HDL Declaration information at Symbol.sv(10): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Symbol.sv" "" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750121503860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Symbol " "Found entity 1: Symbol" {  } { { "Symbol.sv" "" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_C " "Found entity 1: Draw_C" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_cash.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_cash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_CASH " "Found entity 1: Draw_CASH" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg_Display " "Found entity 1: SevenSeg_Display" {  } { { "SevenSeg_Display.sv" "" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux93.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mux93.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux93 " "Found entity 1: Mux93" {  } { { "output_files/Mux93.sv" "" { Text "C:/Users/josee/CE3201_PF/output_files/Mux93.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121503886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121503886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOP Decoder.sv(35) " "Verilog HDL Implicit Net warning at Decoder.sv(35): created implicit net for \"ALUOP\"" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121503886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gambling_Tec " "Elaborating entity \"Gambling_Tec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750121504234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:div_clo " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:div_clo\"" {  } { { "Gambling_Tec.sv" "div_clo" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Controller Vga_Controller:vga_control " "Elaborating entity \"Vga_Controller\" for hierarchy \"Vga_Controller:vga_control\"" {  } { { "Gambling_Tec.sv" "vga_control" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Area_screen Vga_Controller.sv(28) " "Verilog HDL or VHDL warning at Vga_Controller.sv(28): object \"Area_screen\" assigned a value but never read" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750121504244 "|Gambling_Tec|Vga_Controller:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Area_marco Vga_Controller.sv(38) " "Verilog HDL or VHDL warning at Vga_Controller.sv(38): object \"Area_marco\" assigned a value but never read" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750121504244 "|Gambling_Tec|Vga_Controller:vga_control"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "R_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"R_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750121504244 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "G_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"G_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750121504244 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750121504244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Vga_Controller:vga_control\|Counter:count_y " "Elaborating entity \"Counter\" for hierarchy \"Vga_Controller:vga_control\|Counter:count_y\"" {  } { { "Vga_Controller.sv" "count_y" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Vga_Controller:vga_control\|Register:reg_x " "Elaborating entity \"Register\" for hierarchy \"Vga_Controller:vga_control\|Register:reg_x\"" {  } { { "Vga_Controller.sv" "reg_x" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Vga_Controller:vga_control\|Comparator:cmp_x " "Elaborating entity \"Comparator\" for hierarchy \"Vga_Controller:vga_control\|Comparator:cmp_x\"" {  } { { "Vga_Controller.sv" "cmp_x" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Vga_Controller:vga_control\|Panel:panel_izquierdo " "Elaborating entity \"Panel\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\"" {  } { { "Vga_Controller.sv" "panel_izquierdo" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D\"" {  } { { "Panel.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:sombra\"" {  } { { "Panel.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D2\"" {  } { { "Panel.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D3\"" {  } { { "Panel.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D4\"" {  } { { "Panel.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504282 ""}
{ "Warning" "WSGN_SEARCH_FILE" "deco_bds.sv 1 1 " "Using design file deco_bds.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 deco_BDS " "Found entity 1: deco_BDS" {  } { { "deco_bds.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_bds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121504309 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1750121504309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_BDS Vga_Controller:vga_control\|deco_BDS:deco " "Elaborating entity \"deco_BDS\" for hierarchy \"Vga_Controller:vga_control\|deco_BDS:deco\"" {  } { { "Vga_Controller.sv" "deco" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_bds.sv(10) " "Verilog HDL assignment warning at deco_bds.sv(10): truncated value with size 10 to match size of target (4)" {  } { { "deco_bds.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_bds.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121504312 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_bds.sv(11) " "Verilog HDL assignment warning at deco_bds.sv(11): truncated value with size 10 to match size of target (4)" {  } { { "deco_bds.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_bds.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121504312 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_bds.sv(12) " "Verilog HDL assignment warning at deco_bds.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "deco_bds.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_bds.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121504312 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\"" {  } { { "Vga_Controller.sv" "display_seg" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg1 " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\"" {  } { { "Vga_Controller.sv" "display_seg1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg2 " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\"" {  } { { "Vga_Controller.sv" "display_seg2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c1 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\"" {  } { { "Vga_Controller.sv" "c1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c2 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\"" {  } { { "Vga_Controller.sv" "c2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c3 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\"" {  } { { "Vga_Controller.sv" "c3" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_C Vga_Controller:vga_control\|Draw_C:colo " "Elaborating entity \"Draw_C\" for hierarchy \"Vga_Controller:vga_control\|Draw_C:colo\"" {  } { { "Vga_Controller.sv" "colo" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_C.sv(15) " "Verilog HDL assignment warning at Draw_C.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121504800 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_C.sv(16) " "Verilog HDL assignment warning at Draw_C.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121504800 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_C.sv(32) " "Net \"font_rom.data_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121504800 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_C.sv(32) " "Net \"font_rom.waddr_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121504800 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_C.sv(32) " "Net \"font_rom.we_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121504800 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn1 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\"" {  } { { "Vga_Controller.sv" "Btn1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn2 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\"" {  } { { "Vga_Controller.sv" "Btn2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn3 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\"" {  } { { "Vga_Controller.sv" "Btn3" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Vga_Controller:vga_control\|Panel:panel_msg " "Elaborating entity \"Panel\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\"" {  } { { "Vga_Controller.sv" "panel_msg" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D\"" {  } { { "Panel.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:sombra\"" {  } { { "Panel.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D2\"" {  } { { "Panel.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D3\"" {  } { { "Panel.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D4\"" {  } { { "Panel.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_CASH Vga_Controller:vga_control\|Draw_CASH:cash_display " "Elaborating entity \"Draw_CASH\" for hierarchy \"Vga_Controller:vga_control\|Draw_CASH:cash_display\"" {  } { { "Vga_Controller.sv" "cash_display" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Draw_CASH.sv(19) " "Verilog HDL assignment warning at Draw_CASH.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121504887 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Draw_CASH.sv(20) " "Verilog HDL assignment warning at Draw_CASH.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121504887 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_CASH.sv(24) " "Net \"font_rom.data_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121504887 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_CASH.sv(24) " "Net \"font_rom.waddr_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121504887 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_CASH.sv(24) " "Net \"font_rom.we_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121504887 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Vga_Controller:vga_control\|Counter:conut " "Elaborating entity \"Counter\" for hierarchy \"Vga_Controller:vga_control\|Counter:conut\"" {  } { { "Vga_Controller.sv" "conut" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\"" {  } { { "Vga_Controller.sv" "slot_0_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\"" {  } { { "Vga_Controller.sv" "slot_0_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121504992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\"" {  } { { "Vga_Controller.sv" "slot_0_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\"" {  } { { "Vga_Controller.sv" "slot_1_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\"" {  } { { "Vga_Controller.sv" "slot_1_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\"" {  } { { "Vga_Controller.sv" "slot_1_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\"" {  } { { "Vga_Controller.sv" "slot_2_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\"" {  } { { "Vga_Controller.sv" "slot_2_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\"" {  } { { "Vga_Controller.sv" "slot_2_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux93 Vga_Controller:vga_control\|Mux93:color_selector " "Elaborating entity \"Mux93\" for hierarchy \"Vga_Controller:vga_control\|Mux93:color_selector\"" {  } { { "Vga_Controller.sv" "color_selector" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505556 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux93.sv(8) " "Verilog HDL Case Statement information at Mux93.sv(8): all case item expressions in this case statement are onehot" {  } { { "output_files/Mux93.sv" "" { Text "C:/Users/josee/CE3201_PF/output_files/Mux93.sv" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750121505560 "|Gambling_Tec|Vga_Controller:vga_control|Mux93:color_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_tile Vga_Controller:vga_control\|Rom_tile:rom_tile " "Elaborating entity \"Rom_tile\" for hierarchy \"Vga_Controller:vga_control\|Rom_tile:rom_tile\"" {  } { { "Vga_Controller.sv" "rom_tile" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505565 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Rom_tile.sv(45) " "Verilog HDL Case Statement information at Rom_tile.sv(45): all case item expressions in this case statement are onehot" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750121505566 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.data_a 0 Rom_tile.sv(18) " "Net \"sprite_i.data_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121505566 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.waddr_a 0 Rom_tile.sv(18) " "Net \"sprite_i.waddr_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121505566 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.we_a 0 Rom_tile.sv(18) " "Net \"sprite_i.we_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750121505566 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:process " "Elaborating entity \"CPU\" for hierarchy \"CPU:process\"" {  } { { "Gambling_Tec.sv" "process" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:next_PC_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:next_PC_inst\"" {  } { { "CPU.sv" "next_PC_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Register:PC_Register " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Register:PC_Register\"" {  } { { "CPU.sv" "PC_Register" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:RA1_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:RA1_inst\"" {  } { { "CPU.sv" "RA1_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:process\|Adder:PCPlus4_inst " "Elaborating entity \"Adder\" for hierarchy \"CPU:process\|Adder:PCPlus4_inst\"" {  } { { "CPU.sv" "PCPlus4_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU:process\|Register_File:Reg_file_inst " "Elaborating entity \"Register_File\" for hierarchy \"CPU:process\|Register_File:Reg_file_inst\"" {  } { { "CPU.sv" "Reg_file_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender CPU:process\|Extender:Extender_ins " "Elaborating entity \"Extender\" for hierarchy \"CPU:process\|Extender:Extender_ins\"" {  } { { "CPU.sv" "Extender_ins" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:process\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU:process\|ALU:ALU_inst\"" {  } { { "CPU.sv" "ALU_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit CPU:process\|Control_Unit:CU_Inst " "Elaborating entity \"Control_Unit\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\"" {  } { { "CPU.sv" "CU_Inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\"" {  } { { "Control_Unit.sv" "decoder_inst" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst " "Elaborating entity \"PC_Logic\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst\"" {  } { { "Decoder.sv" "pc_logic_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst " "Elaborating entity \"Main_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst\"" {  } { { "Decoder.sv" "main_decoder_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505619 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(78) " "Verilog HDL Case Statement warning at Decoder.sv(78): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750121505621 "|Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|Main_Decoder:main_decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst " "Elaborating entity \"ALU_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst\"" {  } { { "Decoder.sv" "alu_decoder_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1 " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1\"" {  } { { "Control_Unit.sv" "Register_Flag1" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 Register.sv(12) " "Verilog HDL assignment warning at Register.sv(12): truncated value with size 10 to match size of target (2)" {  } { { "Register.sv" "" { Text "C:/Users/josee/CE3201_PF/Register.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750121505629 "|CPU|Control_Unit:CU_Inst|Register:Register_Flag1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check " "Elaborating entity \"Condition_Check\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check\"" {  } { { "Control_Unit.sv" "inst_Condition_Check" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:data_mem " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:data_mem\"" {  } { { "Gambling_Tec.sv" "data_mem" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121505637 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Vga_Controller:vga_control\|state2\[0\] " "Net \"Vga_Controller:vga_control\|state2\[0\]\" is missing source, defaulting to GND" {  } { { "Vga_Controller.sv" "state2\[0\]" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 318 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750121505809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Vga_Controller:vga_control\|state3\[0\] " "Net \"Vga_Controller:vga_control\|state3\[0\]\" is missing source, defaulting to GND" {  } { { "Vga_Controller.sv" "state3\[0\]" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 318 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750121505809 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750121505809 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_CASH:cash_display\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_CASH:cash_display\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_CASH.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750121506235 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_C:colo\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_C:colo\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_C.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750121506235 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750121506235 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_C:colo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_C:colo\|Div0\"" {  } { { "Draw_C.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121507161 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_C:colo\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_C:colo\|Div1\"" {  } { { "Draw_C.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121507161 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750121507161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0\"" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121507224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750121507224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750121507224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750121507224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750121507224 ""}  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750121507224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121507277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121507277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121507300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121507300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lve " "Found entity 1: alt_u_div_lve" {  } { { "db/alt_u_div_lve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_lve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750121507346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121507346 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750121507609 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Sync_N VCC " "Pin \"VGA_Sync_N\" is stuck at VCC" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750121508280 "|Gambling_Tec|VGA_Sync_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750121508280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750121508362 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg " "Generated suppressed messages file C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121508994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750121509203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750121509203 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "No output dependent on input pin \"Instruction\[0\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "No output dependent on input pin \"Instruction\[1\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[2\] " "No output dependent on input pin \"Instruction\[2\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[3\] " "No output dependent on input pin \"Instruction\[3\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[4\] " "No output dependent on input pin \"Instruction\[4\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[5\] " "No output dependent on input pin \"Instruction\[5\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[6\] " "No output dependent on input pin \"Instruction\[6\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[7\] " "No output dependent on input pin \"Instruction\[7\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[8\] " "No output dependent on input pin \"Instruction\[8\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[9\] " "No output dependent on input pin \"Instruction\[9\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[10\] " "No output dependent on input pin \"Instruction\[10\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[11\] " "No output dependent on input pin \"Instruction\[11\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[12\] " "No output dependent on input pin \"Instruction\[12\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[13\] " "No output dependent on input pin \"Instruction\[13\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[14\] " "No output dependent on input pin \"Instruction\[14\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[15\] " "No output dependent on input pin \"Instruction\[15\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[16\] " "No output dependent on input pin \"Instruction\[16\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[17\] " "No output dependent on input pin \"Instruction\[17\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[18\] " "No output dependent on input pin \"Instruction\[18\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[19\] " "No output dependent on input pin \"Instruction\[19\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[20\] " "No output dependent on input pin \"Instruction\[20\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[21\] " "No output dependent on input pin \"Instruction\[21\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[22\] " "No output dependent on input pin \"Instruction\[22\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[23\] " "No output dependent on input pin \"Instruction\[23\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[24\] " "No output dependent on input pin \"Instruction\[24\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[25\] " "No output dependent on input pin \"Instruction\[25\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[26\] " "No output dependent on input pin \"Instruction\[26\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[27\] " "No output dependent on input pin \"Instruction\[27\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[28\] " "No output dependent on input pin \"Instruction\[28\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[29\] " "No output dependent on input pin \"Instruction\[29\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[30\] " "No output dependent on input pin \"Instruction\[30\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[31\] " "No output dependent on input pin \"Instruction\[31\]\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750121509297 "|Gambling_Tec|Instruction[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750121509297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "691 " "Implemented 691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750121509304 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750121509304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "627 " "Implemented 627 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750121509304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750121509304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750121509356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:51:49 2025 " "Processing ended: Mon Jun 16 18:51:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750121509356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750121509356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750121509356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750121509356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750121510821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750121510831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:51:50 2025 " "Processing started: Mon Jun 16 18:51:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750121510831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750121510831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750121510831 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750121511041 ""}
{ "Info" "0" "" "Project  = Gambling_Tec" {  } {  } 0 0 "Project  = Gambling_Tec" 0 0 "Fitter" 0 0 1750121511042 ""}
{ "Info" "0" "" "Revision = Gambling_Tec" {  } {  } 0 0 "Revision = Gambling_Tec" 0 0 "Fitter" 0 0 1750121511042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750121511311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750121511312 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Gambling_Tec 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Gambling_Tec\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750121511326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750121511383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750121511383 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750121511857 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750121511885 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750121512174 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 64 " "No exact pin location assignment(s) for 32 pins of 64 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1750121512439 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750121524906 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750121525207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750121525215 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750121525216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750121525216 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750121525217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750121525217 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750121525217 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gambling_Tec.sdc " "Synopsys Design Constraints File file not found: 'Gambling_Tec.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750121525830 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750121525831 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750121525836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750121525837 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750121525837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750121525844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1750121525844 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750121525844 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750121525890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750121533880 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1750121534121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750121542707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750121549666 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750121551865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750121551865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750121553208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/josee/CE3201_PF/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750121558816 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750121558816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750121561223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750121561223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750121561226 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750121564025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750121564063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750121564777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750121564778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750121565420 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750121568907 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1750121569196 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.fit.smsg " "Generated suppressed messages file C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750121569293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6614 " "Peak virtual memory: 6614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750121570002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:52:50 2025 " "Processing ended: Mon Jun 16 18:52:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750121570002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750121570002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750121570002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750121570002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750121571176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750121571185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:52:51 2025 " "Processing started: Mon Jun 16 18:52:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750121571185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750121571185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750121571185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750121572366 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750121578280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750121578743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:52:58 2025 " "Processing ended: Mon Jun 16 18:52:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750121578743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750121578743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750121578743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750121578743 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750121579429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750121580234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750121580242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:52:59 2025 " "Processing started: Mon Jun 16 18:52:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750121580242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750121580242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Gambling_Tec -c Gambling_Tec " "Command: quartus_sta Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750121580244 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750121580431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750121581617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750121581617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121581668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121581668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Gambling_Tec.sdc " "Synopsys Design Constraints File file not found: 'Gambling_Tec.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750121582287 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121582287 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:div_clo\|clk25 clk_div:div_clo\|clk25 " "create_clock -period 1.000 -name clk_div:div_clo\|clk25 clk_div:div_clo\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750121582290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750121582290 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " "create_clock -period 1.000 -name Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750121582290 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750121582290 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1750121582294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750121582306 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750121582307 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750121582320 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750121582339 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750121582339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.849 " "Worst-case setup slack is -2.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.849              -2.849 clk  " "   -2.849              -2.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.406            -115.592 clk_div:div_clo\|clk25  " "   -2.406            -115.592 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380              -4.760 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "   -2.380              -4.760 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121582342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clk_div:div_clo\|clk25  " "    0.333               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "    0.425               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197               0.000 clk  " "    1.197               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121582348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.382 " "Worst-case recovery slack is -2.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382             -62.078 clk_div:div_clo\|clk25  " "   -2.382             -62.078 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121582353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.207 " "Worst-case removal slack is 1.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 clk_div:div_clo\|clk25  " "    1.207               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121582358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.657 " "Worst-case minimum pulse width slack is -0.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -1.074 clk  " "   -0.657              -1.074 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -31.048 clk_div:div_clo\|clk25  " "   -0.394             -31.048 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.216 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "   -0.394              -1.216 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121582362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121582362 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750121582376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750121582414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750121583604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750121583718 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750121583727 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750121583727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.746 " "Worst-case setup slack is -2.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.746              -2.746 clk  " "   -2.746              -2.746 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378            -110.859 clk_div:div_clo\|clk25  " "   -2.378            -110.859 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191              -4.382 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "   -2.191              -4.382 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121583729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clk_div:div_clo\|clk25  " "    0.365               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "    0.450               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.174               0.000 clk  " "    1.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121583735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.288 " "Worst-case recovery slack is -2.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288             -58.411 clk_div:div_clo\|clk25  " "   -2.288             -58.411 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121583741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.217 " "Worst-case removal slack is 1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 clk_div:div_clo\|clk25  " "    1.217               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121583745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.698 " "Worst-case minimum pulse width slack is -0.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698              -1.189 clk  " "   -0.698              -1.189 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -31.166 clk_div:div_clo\|clk25  " "   -0.394             -31.166 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.130 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "   -0.394              -1.130 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121583749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121583749 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750121583763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750121583971 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750121585040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750121585156 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750121585157 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750121585157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.364 " "Worst-case setup slack is -2.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364              -2.364 clk  " "   -2.364              -2.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152             -53.140 clk_div:div_clo\|clk25  " "   -1.152             -53.140 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939              -1.878 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "   -0.939              -1.878 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.198 " "Worst-case hold slack is 0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "    0.198               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 clk_div:div_clo\|clk25  " "    0.212               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 clk  " "    1.283               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.020 " "Worst-case recovery slack is -1.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020             -26.809 clk_div:div_clo\|clk25  " "   -1.020             -26.809 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.659 " "Worst-case removal slack is 0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 clk_div:div_clo\|clk25  " "    0.659               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.767 " "Worst-case minimum pulse width slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -1.348 clk  " "   -0.767              -1.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "    0.125               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 clk_div:div_clo\|clk25  " "    0.133               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585180 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750121585194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750121585423 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750121585425 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750121585425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.018 " "Worst-case setup slack is -2.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018              -2.018 clk  " "   -2.018              -2.018 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027             -44.979 clk_div:div_clo\|clk25  " "   -1.027             -44.979 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.812              -1.624 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "   -0.812              -1.624 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "    0.144               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk_div:div_clo\|clk25  " "    0.201               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 clk  " "    1.016               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.892 " "Worst-case recovery slack is -0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892             -22.912 clk_div:div_clo\|clk25  " "   -0.892             -22.912 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.591 " "Worst-case removal slack is 0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 clk_div:div_clo\|clk25  " "    0.591               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.804 " "Worst-case minimum pulse width slack is -0.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.804              -1.482 clk  " "   -0.804              -1.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25  " "    0.139               0.000 Vga_Controller:vga_control\|clk_div:clkdiv\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:div_clo\|clk25  " "    0.144               0.000 clk_div:div_clo\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750121585447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750121585447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750121587156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750121587162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5142 " "Peak virtual memory: 5142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750121587240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:53:07 2025 " "Processing ended: Mon Jun 16 18:53:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750121587240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750121587240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750121587240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750121587240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1750121588369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750121588377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 18:53:08 2025 " "Processing started: Mon Jun 16 18:53:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750121588377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750121588377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750121588377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750121590024 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1750121590092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Gambling_Tec.svo C:/Users/josee/CE3201_PF/simulation/modelsim/ simulation " "Generated file Gambling_Tec.svo in folder \"C:/Users/josee/CE3201_PF/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750121590481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750121590576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 18:53:10 2025 " "Processing ended: Mon Jun 16 18:53:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750121590576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750121590576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750121590576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750121590576 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750121591255 ""}
