
M4_stting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000755c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000594  08007728  08007728  00017728  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007cbc  08007cbc  00017cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007cc4  08007cc4  00017cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007cc8  08007cc8  00017cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000025c  20000000  08007ccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000e34  20000260  08007f28  00020260  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20001094  08007f28  00021094  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00028a69  00000000  00000000  0002028c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005110  00000000  00000000  00048cf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000c7e1  00000000  00000000  0004de05  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f80  00000000  00000000  0005a5e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001340  00000000  00000000  0005b568  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000a975  00000000  00000000  0005c8a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005b89  00000000  00000000  0006721d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006cda6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003894  00000000  00000000  0006ce24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000260 	.word	0x20000260
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800770c 	.word	0x0800770c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000264 	.word	0x20000264
 8000204:	0800770c 	.word	0x0800770c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f092 0f00 	teq	r2, #0
 80004f2:	bf14      	ite	ne
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e720      	b.n	800034c <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aedc 	beq.w	80002fa <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6c1      	b.n	80002fa <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpun>:
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x10>
 8000ab6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aba:	d10a      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000abc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac4:	d102      	bne.n	8000acc <__aeabi_dcmpun+0x20>
 8000ac6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_dcmpun+0x26>
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0001 	mov.w	r0, #1
 8000ad6:	4770      	bx	lr

08000ad8 <__aeabi_d2iz>:
 8000ad8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000adc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae0:	d215      	bcs.n	8000b0e <__aeabi_d2iz+0x36>
 8000ae2:	d511      	bpl.n	8000b08 <__aeabi_d2iz+0x30>
 8000ae4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aec:	d912      	bls.n	8000b14 <__aeabi_d2iz+0x3c>
 8000aee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000afe:	fa23 f002 	lsr.w	r0, r3, r2
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b12:	d105      	bne.n	8000b20 <__aeabi_d2iz+0x48>
 8000b14:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b18:	bf08      	it	eq
 8000b1a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_d2uiz>:
 8000b28:	004a      	lsls	r2, r1, #1
 8000b2a:	d211      	bcs.n	8000b50 <__aeabi_d2uiz+0x28>
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b30:	d211      	bcs.n	8000b56 <__aeabi_d2uiz+0x2e>
 8000b32:	d50d      	bpl.n	8000b50 <__aeabi_d2uiz+0x28>
 8000b34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d40e      	bmi.n	8000b5c <__aeabi_d2uiz+0x34>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_d2uiz+0x3a>
 8000b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2f>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b70:	bf24      	itt	cs
 8000b72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b7a:	d90d      	bls.n	8000b98 <__aeabi_d2f+0x30>
 8000b7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b9c:	d121      	bne.n	8000be2 <__aeabi_d2f+0x7a>
 8000b9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ba2:	bfbc      	itt	lt
 8000ba4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	4770      	bxlt	lr
 8000baa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb2:	f1c2 0218 	rsb	r2, r2, #24
 8000bb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bbe:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	f040 0001 	orrne.w	r0, r0, #1
 8000bc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bcc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd4:	ea40 000c 	orr.w	r0, r0, ip
 8000bd8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be0:	e7cc      	b.n	8000b7c <__aeabi_d2f+0x14>
 8000be2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000be6:	d107      	bne.n	8000bf8 <__aeabi_d2f+0x90>
 8000be8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bec:	bf1e      	ittt	ne
 8000bee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bf2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bf6:	4770      	bxne	lr
 8000bf8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b9b6 	b.w	8000f8c <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f842 	bl	8000cb0 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2lz>:
 8000c38:	b538      	push	{r3, r4, r5, lr}
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	4604      	mov	r4, r0
 8000c40:	460d      	mov	r5, r1
 8000c42:	f7ff ff0b 	bl	8000a5c <__aeabi_dcmplt>
 8000c46:	b928      	cbnz	r0, 8000c54 <__aeabi_d2lz+0x1c>
 8000c48:	4620      	mov	r0, r4
 8000c4a:	4629      	mov	r1, r5
 8000c4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c50:	f000 b80a 	b.w	8000c68 <__aeabi_d2ulz>
 8000c54:	4620      	mov	r0, r4
 8000c56:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c5a:	f000 f805 	bl	8000c68 <__aeabi_d2ulz>
 8000c5e:	4240      	negs	r0, r0
 8000c60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c64:	bd38      	pop	{r3, r4, r5, pc}
 8000c66:	bf00      	nop

08000c68 <__aeabi_d2ulz>:
 8000c68:	b5d0      	push	{r4, r6, r7, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	4b0e      	ldr	r3, [pc, #56]	; (8000ca8 <__aeabi_d2ulz+0x40>)
 8000c6e:	4606      	mov	r6, r0
 8000c70:	460f      	mov	r7, r1
 8000c72:	f7ff fc81 	bl	8000578 <__aeabi_dmul>
 8000c76:	f7ff ff57 	bl	8000b28 <__aeabi_d2uiz>
 8000c7a:	4604      	mov	r4, r0
 8000c7c:	f7ff fc06 	bl	800048c <__aeabi_ui2d>
 8000c80:	2200      	movs	r2, #0
 8000c82:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <__aeabi_d2ulz+0x44>)
 8000c84:	f7ff fc78 	bl	8000578 <__aeabi_dmul>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	4630      	mov	r0, r6
 8000c8e:	4639      	mov	r1, r7
 8000c90:	f7ff fabe 	bl	8000210 <__aeabi_dsub>
 8000c94:	f7ff ff48 	bl	8000b28 <__aeabi_d2uiz>
 8000c98:	4623      	mov	r3, r4
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	ea42 0200 	orr.w	r2, r2, r0
 8000ca0:	4610      	mov	r0, r2
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	3df00000 	.word	0x3df00000
 8000cac:	41f00000 	.word	0x41f00000

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	468c      	mov	ip, r1
 8000cb6:	460d      	mov	r5, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	9e08      	ldr	r6, [sp, #32]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d151      	bne.n	8000d64 <__udivmoddi4+0xb4>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4617      	mov	r7, r2
 8000cc4:	d96d      	bls.n	8000da2 <__udivmoddi4+0xf2>
 8000cc6:	fab2 fe82 	clz	lr, r2
 8000cca:	f1be 0f00 	cmp.w	lr, #0
 8000cce:	d00b      	beq.n	8000ce8 <__udivmoddi4+0x38>
 8000cd0:	f1ce 0c20 	rsb	ip, lr, #32
 8000cd4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cd8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cdc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ce0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ce4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ce8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cec:	0c25      	lsrs	r5, r4, #16
 8000cee:	fbbc f8fa 	udiv	r8, ip, sl
 8000cf2:	fa1f f987 	uxth.w	r9, r7
 8000cf6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cfa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cfe:	fb08 f309 	mul.w	r3, r8, r9
 8000d02:	42ab      	cmp	r3, r5
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x6c>
 8000d06:	19ed      	adds	r5, r5, r7
 8000d08:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d0c:	f080 8123 	bcs.w	8000f56 <__udivmoddi4+0x2a6>
 8000d10:	42ab      	cmp	r3, r5
 8000d12:	f240 8120 	bls.w	8000f56 <__udivmoddi4+0x2a6>
 8000d16:	f1a8 0802 	sub.w	r8, r8, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	1aed      	subs	r5, r5, r3
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d24:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d28:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d2c:	fb00 f909 	mul.w	r9, r0, r9
 8000d30:	45a1      	cmp	r9, r4
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x98>
 8000d34:	19e4      	adds	r4, r4, r7
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	f080 810a 	bcs.w	8000f52 <__udivmoddi4+0x2a2>
 8000d3e:	45a1      	cmp	r9, r4
 8000d40:	f240 8107 	bls.w	8000f52 <__udivmoddi4+0x2a2>
 8000d44:	3802      	subs	r0, #2
 8000d46:	443c      	add	r4, r7
 8000d48:	eba4 0409 	sub.w	r4, r4, r9
 8000d4c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d50:	2100      	movs	r1, #0
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d061      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d56:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	6034      	str	r4, [r6, #0]
 8000d5e:	6073      	str	r3, [r6, #4]
 8000d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0xc8>
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d054      	beq.n	8000e16 <__udivmoddi4+0x166>
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d72:	4608      	mov	r0, r1
 8000d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d78:	fab3 f183 	clz	r1, r3
 8000d7c:	2900      	cmp	r1, #0
 8000d7e:	f040 808e 	bne.w	8000e9e <__udivmoddi4+0x1ee>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xdc>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80fa 	bhi.w	8000f80 <__udivmoddi4+0x2d0>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	46ac      	mov	ip, r5
 8000d96:	2e00      	cmp	r6, #0
 8000d98:	d03f      	beq.n	8000e1a <__udivmoddi4+0x16a>
 8000d9a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	b912      	cbnz	r2, 8000daa <__udivmoddi4+0xfa>
 8000da4:	2701      	movs	r7, #1
 8000da6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000daa:	fab7 fe87 	clz	lr, r7
 8000dae:	f1be 0f00 	cmp.w	lr, #0
 8000db2:	d134      	bne.n	8000e1e <__udivmoddi4+0x16e>
 8000db4:	1beb      	subs	r3, r5, r7
 8000db6:	0c3a      	lsrs	r2, r7, #16
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	fbb3 f8f2 	udiv	r8, r3, r2
 8000dc2:	0c25      	lsrs	r5, r4, #16
 8000dc4:	fb02 3318 	mls	r3, r2, r8, r3
 8000dc8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dcc:	fb0c f308 	mul.w	r3, ip, r8
 8000dd0:	42ab      	cmp	r3, r5
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x134>
 8000dd4:	19ed      	adds	r5, r5, r7
 8000dd6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x132>
 8000ddc:	42ab      	cmp	r3, r5
 8000dde:	f200 80d1 	bhi.w	8000f84 <__udivmoddi4+0x2d4>
 8000de2:	4680      	mov	r8, r0
 8000de4:	1aed      	subs	r5, r5, r3
 8000de6:	b2a3      	uxth	r3, r4
 8000de8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dec:	fb02 5510 	mls	r5, r2, r0, r5
 8000df0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000df4:	fb0c fc00 	mul.w	ip, ip, r0
 8000df8:	45a4      	cmp	ip, r4
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x15c>
 8000dfc:	19e4      	adds	r4, r4, r7
 8000dfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x15a>
 8000e04:	45a4      	cmp	ip, r4
 8000e06:	f200 80b8 	bhi.w	8000f7a <__udivmoddi4+0x2ca>
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	eba4 040c 	sub.w	r4, r4, ip
 8000e10:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e14:	e79d      	b.n	8000d52 <__udivmoddi4+0xa2>
 8000e16:	4631      	mov	r1, r6
 8000e18:	4630      	mov	r0, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	f1ce 0420 	rsb	r4, lr, #32
 8000e22:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e26:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e2a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e2e:	0c3a      	lsrs	r2, r7, #16
 8000e30:	fa25 f404 	lsr.w	r4, r5, r4
 8000e34:	ea48 0803 	orr.w	r8, r8, r3
 8000e38:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e3c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e40:	fb02 4411 	mls	r4, r2, r1, r4
 8000e44:	fa1f fc87 	uxth.w	ip, r7
 8000e48:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e4c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e50:	42ab      	cmp	r3, r5
 8000e52:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e56:	d909      	bls.n	8000e6c <__udivmoddi4+0x1bc>
 8000e58:	19ed      	adds	r5, r5, r7
 8000e5a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e5e:	f080 808a 	bcs.w	8000f76 <__udivmoddi4+0x2c6>
 8000e62:	42ab      	cmp	r3, r5
 8000e64:	f240 8087 	bls.w	8000f76 <__udivmoddi4+0x2c6>
 8000e68:	3902      	subs	r1, #2
 8000e6a:	443d      	add	r5, r7
 8000e6c:	1aeb      	subs	r3, r5, r3
 8000e6e:	fa1f f588 	uxth.w	r5, r8
 8000e72:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e76:	fb02 3310 	mls	r3, r2, r0, r3
 8000e7a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e7e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e82:	42ab      	cmp	r3, r5
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x1e6>
 8000e86:	19ed      	adds	r5, r5, r7
 8000e88:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e8c:	d26f      	bcs.n	8000f6e <__udivmoddi4+0x2be>
 8000e8e:	42ab      	cmp	r3, r5
 8000e90:	d96d      	bls.n	8000f6e <__udivmoddi4+0x2be>
 8000e92:	3802      	subs	r0, #2
 8000e94:	443d      	add	r5, r7
 8000e96:	1aeb      	subs	r3, r5, r3
 8000e98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e9c:	e78f      	b.n	8000dbe <__udivmoddi4+0x10e>
 8000e9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ea2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ea6:	408b      	lsls	r3, r1
 8000ea8:	fa05 f401 	lsl.w	r4, r5, r1
 8000eac:	ea48 0303 	orr.w	r3, r8, r3
 8000eb0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000eb4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ebe:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ec2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000ec6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000eca:	fa1f f883 	uxth.w	r8, r3
 8000ece:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ed2:	fb09 f408 	mul.w	r4, r9, r8
 8000ed6:	42ac      	cmp	r4, r5
 8000ed8:	fa02 f201 	lsl.w	r2, r2, r1
 8000edc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x244>
 8000ee2:	18ed      	adds	r5, r5, r3
 8000ee4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ee8:	d243      	bcs.n	8000f72 <__udivmoddi4+0x2c2>
 8000eea:	42ac      	cmp	r4, r5
 8000eec:	d941      	bls.n	8000f72 <__udivmoddi4+0x2c2>
 8000eee:	f1a9 0902 	sub.w	r9, r9, #2
 8000ef2:	441d      	add	r5, r3
 8000ef4:	1b2d      	subs	r5, r5, r4
 8000ef6:	fa1f fe8e 	uxth.w	lr, lr
 8000efa:	fbb5 f0fc 	udiv	r0, r5, ip
 8000efe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f02:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f06:	fb00 f808 	mul.w	r8, r0, r8
 8000f0a:	45a0      	cmp	r8, r4
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x26e>
 8000f0e:	18e4      	adds	r4, r4, r3
 8000f10:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f14:	d229      	bcs.n	8000f6a <__udivmoddi4+0x2ba>
 8000f16:	45a0      	cmp	r8, r4
 8000f18:	d927      	bls.n	8000f6a <__udivmoddi4+0x2ba>
 8000f1a:	3802      	subs	r0, #2
 8000f1c:	441c      	add	r4, r3
 8000f1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f22:	eba4 0408 	sub.w	r4, r4, r8
 8000f26:	fba0 8902 	umull	r8, r9, r0, r2
 8000f2a:	454c      	cmp	r4, r9
 8000f2c:	46c6      	mov	lr, r8
 8000f2e:	464d      	mov	r5, r9
 8000f30:	d315      	bcc.n	8000f5e <__udivmoddi4+0x2ae>
 8000f32:	d012      	beq.n	8000f5a <__udivmoddi4+0x2aa>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x29c>
 8000f36:	ebba 030e 	subs.w	r3, sl, lr
 8000f3a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40cb      	lsrs	r3, r1
 8000f44:	431f      	orrs	r7, r3
 8000f46:	40cc      	lsrs	r4, r1
 8000f48:	6037      	str	r7, [r6, #0]
 8000f4a:	6074      	str	r4, [r6, #4]
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f52:	4618      	mov	r0, r3
 8000f54:	e6f8      	b.n	8000d48 <__udivmoddi4+0x98>
 8000f56:	4690      	mov	r8, r2
 8000f58:	e6e0      	b.n	8000d1c <__udivmoddi4+0x6c>
 8000f5a:	45c2      	cmp	sl, r8
 8000f5c:	d2ea      	bcs.n	8000f34 <__udivmoddi4+0x284>
 8000f5e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f62:	eb69 0503 	sbc.w	r5, r9, r3
 8000f66:	3801      	subs	r0, #1
 8000f68:	e7e4      	b.n	8000f34 <__udivmoddi4+0x284>
 8000f6a:	4628      	mov	r0, r5
 8000f6c:	e7d7      	b.n	8000f1e <__udivmoddi4+0x26e>
 8000f6e:	4640      	mov	r0, r8
 8000f70:	e791      	b.n	8000e96 <__udivmoddi4+0x1e6>
 8000f72:	4681      	mov	r9, r0
 8000f74:	e7be      	b.n	8000ef4 <__udivmoddi4+0x244>
 8000f76:	4601      	mov	r1, r0
 8000f78:	e778      	b.n	8000e6c <__udivmoddi4+0x1bc>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	443c      	add	r4, r7
 8000f7e:	e745      	b.n	8000e0c <__udivmoddi4+0x15c>
 8000f80:	4608      	mov	r0, r1
 8000f82:	e708      	b.n	8000d96 <__udivmoddi4+0xe6>
 8000f84:	f1a8 0802 	sub.w	r8, r8, #2
 8000f88:	443d      	add	r5, r7
 8000f8a:	e72b      	b.n	8000de4 <__udivmoddi4+0x134>

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f92:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <HAL_InitTick+0x3c>)
 8000f94:	4b0e      	ldr	r3, [pc, #56]	; (8000fd0 <HAL_InitTick+0x40>)
{
 8000f96:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f98:	7818      	ldrb	r0, [r3, #0]
 8000f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000fa2:	6810      	ldr	r0, [r2, #0]
 8000fa4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fa8:	f000 f8a8 	bl	80010fc <HAL_SYSTICK_Config>
 8000fac:	4604      	mov	r4, r0
 8000fae:	b958      	cbnz	r0, 8000fc8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb0:	2d0f      	cmp	r5, #15
 8000fb2:	d809      	bhi.n	8000fc8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	4629      	mov	r1, r5
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fbc:	f000 f85e 	bl	800107c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc0:	4b04      	ldr	r3, [pc, #16]	; (8000fd4 <HAL_InitTick+0x44>)
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	601d      	str	r5, [r3, #0]
 8000fc6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000fc8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000fca:	bd38      	pop	{r3, r4, r5, pc}
 8000fcc:	20000084 	.word	0x20000084
 8000fd0:	20000000 	.word	0x20000000
 8000fd4:	20000004 	.word	0x20000004

08000fd8 <HAL_Init>:
{
 8000fd8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fda:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <HAL_Init+0x30>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fe2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fea:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ff2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff4:	2003      	movs	r0, #3
 8000ff6:	f000 f82f 	bl	8001058 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f7ff ffc8 	bl	8000f90 <HAL_InitTick>
  HAL_MspInit();
 8001000:	f004 fbfe 	bl	8005800 <HAL_MspInit>
}
 8001004:	2000      	movs	r0, #0
 8001006:	bd08      	pop	{r3, pc}
 8001008:	40023c00 	.word	0x40023c00

0800100c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800100c:	4a03      	ldr	r2, [pc, #12]	; (800101c <HAL_IncTick+0x10>)
 800100e:	4b04      	ldr	r3, [pc, #16]	; (8001020 <HAL_IncTick+0x14>)
 8001010:	6811      	ldr	r1, [r2, #0]
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	440b      	add	r3, r1
 8001016:	6013      	str	r3, [r2, #0]
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	200002c0 	.word	0x200002c0
 8001020:	20000000 	.word	0x20000000

08001024 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001024:	4b01      	ldr	r3, [pc, #4]	; (800102c <HAL_GetTick+0x8>)
 8001026:	6818      	ldr	r0, [r3, #0]
}
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	200002c0 	.word	0x200002c0

08001030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001030:	b538      	push	{r3, r4, r5, lr}
 8001032:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001034:	f7ff fff6 	bl	8001024 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001038:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800103a:	bf1c      	itt	ne
 800103c:	4b05      	ldrne	r3, [pc, #20]	; (8001054 <HAL_Delay+0x24>)
 800103e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001040:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001042:	bf18      	it	ne
 8001044:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001046:	f7ff ffed 	bl	8001024 <HAL_GetTick>
 800104a:	1b40      	subs	r0, r0, r5
 800104c:	4284      	cmp	r4, r0
 800104e:	d8fa      	bhi.n	8001046 <HAL_Delay+0x16>
  {
  }
}
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop
 8001054:	20000000 	.word	0x20000000

08001058 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4a07      	ldr	r2, [pc, #28]	; (8001078 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800105a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001060:	041b      	lsls	r3, r3, #16
 8001062:	0c1b      	lsrs	r3, r3, #16
 8001064:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001068:	0200      	lsls	r0, r0, #8
 800106a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800106e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001072:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001074:	60d3      	str	r3, [r2, #12]
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800107c:	4b17      	ldr	r3, [pc, #92]	; (80010dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800107e:	b530      	push	{r4, r5, lr}
 8001080:	68dc      	ldr	r4, [r3, #12]
 8001082:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001086:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800108c:	2b04      	cmp	r3, #4
 800108e:	bf28      	it	cs
 8001090:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001092:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001094:	f04f 0501 	mov.w	r5, #1
 8001098:	fa05 f303 	lsl.w	r3, r5, r3
 800109c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010a0:	bf8c      	ite	hi
 80010a2:	3c03      	subhi	r4, #3
 80010a4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a6:	4019      	ands	r1, r3
 80010a8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010aa:	fa05 f404 	lsl.w	r4, r5, r4
 80010ae:	3c01      	subs	r4, #1
 80010b0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80010b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	ea42 0201 	orr.w	r2, r2, r1
 80010b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010bc:	bfaf      	iteee	ge
 80010be:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c2:	f000 000f 	andlt.w	r0, r0, #15
 80010c6:	4b06      	ldrlt	r3, [pc, #24]	; (80010e0 <HAL_NVIC_SetPriority+0x64>)
 80010c8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ca:	bfa5      	ittet	ge
 80010cc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80010d0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80010d8:	bd30      	pop	{r4, r5, pc}
 80010da:	bf00      	nop
 80010dc:	e000ed00 	.word	0xe000ed00
 80010e0:	e000ed14 	.word	0xe000ed14

080010e4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010e4:	0942      	lsrs	r2, r0, #5
 80010e6:	2301      	movs	r3, #1
 80010e8:	f000 001f 	and.w	r0, r0, #31
 80010ec:	fa03 f000 	lsl.w	r0, r3, r0
 80010f0:	4b01      	ldr	r3, [pc, #4]	; (80010f8 <HAL_NVIC_EnableIRQ+0x14>)
 80010f2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80010f6:	4770      	bx	lr
 80010f8:	e000e100 	.word	0xe000e100

080010fc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010fc:	3801      	subs	r0, #1
 80010fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001102:	d20a      	bcs.n	800111a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001104:	4b06      	ldr	r3, [pc, #24]	; (8001120 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001106:	4a07      	ldr	r2, [pc, #28]	; (8001124 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001108:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110a:	21f0      	movs	r1, #240	; 0xf0
 800110c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001110:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001112:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001114:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800111a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000e010 	.word	0xe000e010
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800112a:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800112c:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800112e:	bf0c      	ite	eq
 8001130:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001134:	f022 0204 	bicne.w	r2, r2, #4
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	4770      	bx	lr
 800113c:	e000e010 	.word	0xe000e010

08001140 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001140:	4770      	bx	lr

08001142 <HAL_SYSTICK_IRQHandler>:
{
 8001142:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001144:	f7ff fffc 	bl	8001140 <HAL_SYSTICK_Callback>
 8001148:	bd08      	pop	{r3, pc}

0800114a <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800114a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800114e:	2b02      	cmp	r3, #2
 8001150:	d003      	beq.n	800115a <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001156:	2001      	movs	r0, #1
 8001158:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800115a:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800115c:	2305      	movs	r3, #5
 800115e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001162:	6813      	ldr	r3, [r2, #0]
 8001164:	f023 0301 	bic.w	r3, r3, #1
 8001168:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800116a:	2000      	movs	r0, #0
}
 800116c:	4770      	bx	lr
	...

08001170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001174:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001176:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001178:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800131c <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800117c:	4a65      	ldr	r2, [pc, #404]	; (8001314 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800117e:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8001320 <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001182:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001184:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001186:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800118a:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 800118c:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001190:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001194:	45b6      	cmp	lr, r6
 8001196:	f040 80aa 	bne.w	80012ee <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800119a:	684c      	ldr	r4, [r1, #4]
 800119c:	f024 0710 	bic.w	r7, r4, #16
 80011a0:	2f02      	cmp	r7, #2
 80011a2:	d116      	bne.n	80011d2 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80011a4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80011a8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ac:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80011b0:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011b4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80011b8:	f04f 0c0f 	mov.w	ip, #15
 80011bc:	fa0c fc0b 	lsl.w	ip, ip, fp
 80011c0:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011c4:	690d      	ldr	r5, [r1, #16]
 80011c6:	fa05 f50b 	lsl.w	r5, r5, fp
 80011ca:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80011ce:	f8ca 5020 	str.w	r5, [sl, #32]
 80011d2:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011d6:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80011d8:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011dc:	fa05 f50a 	lsl.w	r5, r5, sl
 80011e0:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011e2:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011e6:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ea:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011ee:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011f0:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011f4:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80011f6:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011fa:	d811      	bhi.n	8001220 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 80011fc:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011fe:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001202:	68cf      	ldr	r7, [r1, #12]
 8001204:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001208:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 800120c:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800120e:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001210:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001214:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001218:	409f      	lsls	r7, r3
 800121a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800121e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001220:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001222:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001224:	688f      	ldr	r7, [r1, #8]
 8001226:	fa07 f70a 	lsl.w	r7, r7, sl
 800122a:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800122c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800122e:	00e5      	lsls	r5, r4, #3
 8001230:	d55d      	bpl.n	80012ee <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001232:	f04f 0b00 	mov.w	fp, #0
 8001236:	f8cd b00c 	str.w	fp, [sp, #12]
 800123a:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800123e:	4d36      	ldr	r5, [pc, #216]	; (8001318 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001240:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001244:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001248:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800124c:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001250:	9703      	str	r7, [sp, #12]
 8001252:	9f03      	ldr	r7, [sp, #12]
 8001254:	f023 0703 	bic.w	r7, r3, #3
 8001258:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800125c:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001260:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001264:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001268:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800126c:	f04f 0e0f 	mov.w	lr, #15
 8001270:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001274:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001276:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800127a:	d03f      	beq.n	80012fc <HAL_GPIO_Init+0x18c>
 800127c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001280:	42a8      	cmp	r0, r5
 8001282:	d03d      	beq.n	8001300 <HAL_GPIO_Init+0x190>
 8001284:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001288:	42a8      	cmp	r0, r5
 800128a:	d03b      	beq.n	8001304 <HAL_GPIO_Init+0x194>
 800128c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001290:	42a8      	cmp	r0, r5
 8001292:	d039      	beq.n	8001308 <HAL_GPIO_Init+0x198>
 8001294:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001298:	42a8      	cmp	r0, r5
 800129a:	d037      	beq.n	800130c <HAL_GPIO_Init+0x19c>
 800129c:	4548      	cmp	r0, r9
 800129e:	d037      	beq.n	8001310 <HAL_GPIO_Init+0x1a0>
 80012a0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80012a4:	42a8      	cmp	r0, r5
 80012a6:	bf14      	ite	ne
 80012a8:	2507      	movne	r5, #7
 80012aa:	2506      	moveq	r5, #6
 80012ac:	fa05 f50c 	lsl.w	r5, r5, ip
 80012b0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012b4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80012b6:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80012b8:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ba:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80012be:	bf0c      	ite	eq
 80012c0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80012c2:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80012c4:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80012c6:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012c8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80012cc:	bf0c      	ite	eq
 80012ce:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80012d0:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80012d2:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012d4:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012d6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80012da:	bf0c      	ite	eq
 80012dc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80012de:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80012e0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80012e2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012e4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80012e6:	bf54      	ite	pl
 80012e8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80012ea:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80012ec:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ee:	3301      	adds	r3, #1
 80012f0:	2b10      	cmp	r3, #16
 80012f2:	f47f af48 	bne.w	8001186 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80012f6:	b005      	add	sp, #20
 80012f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012fc:	465d      	mov	r5, fp
 80012fe:	e7d5      	b.n	80012ac <HAL_GPIO_Init+0x13c>
 8001300:	2501      	movs	r5, #1
 8001302:	e7d3      	b.n	80012ac <HAL_GPIO_Init+0x13c>
 8001304:	2502      	movs	r5, #2
 8001306:	e7d1      	b.n	80012ac <HAL_GPIO_Init+0x13c>
 8001308:	2503      	movs	r5, #3
 800130a:	e7cf      	b.n	80012ac <HAL_GPIO_Init+0x13c>
 800130c:	2504      	movs	r5, #4
 800130e:	e7cd      	b.n	80012ac <HAL_GPIO_Init+0x13c>
 8001310:	2505      	movs	r5, #5
 8001312:	e7cb      	b.n	80012ac <HAL_GPIO_Init+0x13c>
 8001314:	40013c00 	.word	0x40013c00
 8001318:	40020000 	.word	0x40020000
 800131c:	40023800 	.word	0x40023800
 8001320:	40021400 	.word	0x40021400

08001324 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001324:	b10a      	cbz	r2, 800132a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001326:	6181      	str	r1, [r0, #24]
 8001328:	4770      	bx	lr
 800132a:	0409      	lsls	r1, r1, #16
 800132c:	e7fb      	b.n	8001326 <HAL_GPIO_WritePin+0x2>

0800132e <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800132e:	6802      	ldr	r2, [r0, #0]
 8001330:	6953      	ldr	r3, [r2, #20]
 8001332:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001336:	d00d      	beq.n	8001354 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001338:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800133c:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800133e:	2304      	movs	r3, #4
 8001340:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001342:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001344:	2300      	movs	r3, #0
 8001346:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001348:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 800134c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001350:	2001      	movs	r0, #1
 8001352:	4770      	bx	lr
  }
  return HAL_OK;
 8001354:	4618      	mov	r0, r3
}
 8001356:	4770      	bx	lr

08001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800135c:	4604      	mov	r4, r0
 800135e:	4617      	mov	r7, r2
 8001360:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001362:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001366:	b28e      	uxth	r6, r1
 8001368:	6825      	ldr	r5, [r4, #0]
 800136a:	f1b8 0f01 	cmp.w	r8, #1
 800136e:	bf0c      	ite	eq
 8001370:	696b      	ldreq	r3, [r5, #20]
 8001372:	69ab      	ldrne	r3, [r5, #24]
 8001374:	ea36 0303 	bics.w	r3, r6, r3
 8001378:	bf14      	ite	ne
 800137a:	2001      	movne	r0, #1
 800137c:	2000      	moveq	r0, #0
 800137e:	b908      	cbnz	r0, 8001384 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001380:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001384:	696b      	ldr	r3, [r5, #20]
 8001386:	055a      	lsls	r2, r3, #21
 8001388:	d512      	bpl.n	80013b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800138a:	682b      	ldr	r3, [r5, #0]
 800138c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001390:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001392:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001396:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001398:	2304      	movs	r3, #4
 800139a:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 800139c:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 800139e:	2300      	movs	r3, #0
 80013a0:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 80013a2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 80013a6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 80013aa:	2001      	movs	r0, #1
 80013ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 80013b0:	1c7b      	adds	r3, r7, #1
 80013b2:	d0d9      	beq.n	8001368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013b4:	b94f      	cbnz	r7, 80013ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 80013b6:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80013b8:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80013ba:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80013bc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80013c0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 80013c4:	2003      	movs	r0, #3
 80013c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013ca:	f7ff fe2b 	bl	8001024 <HAL_GetTick>
 80013ce:	eba0 0009 	sub.w	r0, r0, r9
 80013d2:	4287      	cmp	r7, r0
 80013d4:	d2c8      	bcs.n	8001368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 80013d6:	e7ee      	b.n	80013b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

080013d8 <I2C_WaitOnFlagUntilTimeout>:
{
 80013d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80013dc:	9e08      	ldr	r6, [sp, #32]
 80013de:	4604      	mov	r4, r0
 80013e0:	4690      	mov	r8, r2
 80013e2:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80013e4:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80013e8:	b28d      	uxth	r5, r1
 80013ea:	6823      	ldr	r3, [r4, #0]
 80013ec:	f1b9 0f01 	cmp.w	r9, #1
 80013f0:	bf0c      	ite	eq
 80013f2:	695b      	ldreq	r3, [r3, #20]
 80013f4:	699b      	ldrne	r3, [r3, #24]
 80013f6:	ea35 0303 	bics.w	r3, r5, r3
 80013fa:	bf0c      	ite	eq
 80013fc:	2301      	moveq	r3, #1
 80013fe:	2300      	movne	r3, #0
 8001400:	4543      	cmp	r3, r8
 8001402:	d002      	beq.n	800140a <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001404:	2000      	movs	r0, #0
}
 8001406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 800140a:	1c7b      	adds	r3, r7, #1
 800140c:	d0ed      	beq.n	80013ea <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800140e:	b95f      	cbnz	r7, 8001428 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001410:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001412:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001414:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001416:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 800141a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 800141e:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001420:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001424:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001428:	f7ff fdfc 	bl	8001024 <HAL_GetTick>
 800142c:	1b80      	subs	r0, r0, r6
 800142e:	4287      	cmp	r7, r0
 8001430:	d2db      	bcs.n	80013ea <I2C_WaitOnFlagUntilTimeout+0x12>
 8001432:	e7ed      	b.n	8001410 <I2C_WaitOnFlagUntilTimeout+0x38>

08001434 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001434:	b570      	push	{r4, r5, r6, lr}
 8001436:	4604      	mov	r4, r0
 8001438:	460d      	mov	r5, r1
 800143a:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800143c:	6823      	ldr	r3, [r4, #0]
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	061b      	lsls	r3, r3, #24
 8001442:	d501      	bpl.n	8001448 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001444:	2000      	movs	r0, #0
 8001446:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001448:	4620      	mov	r0, r4
 800144a:	f7ff ff70 	bl	800132e <I2C_IsAcknowledgeFailed>
 800144e:	b9a8      	cbnz	r0, 800147c <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001450:	1c6a      	adds	r2, r5, #1
 8001452:	d0f3      	beq.n	800143c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001454:	b965      	cbnz	r5, 8001470 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001456:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001458:	f043 0320 	orr.w	r3, r3, #32
 800145c:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 800145e:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001460:	2300      	movs	r3, #0
 8001462:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001464:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001468:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 800146c:	2003      	movs	r0, #3
 800146e:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001470:	f7ff fdd8 	bl	8001024 <HAL_GetTick>
 8001474:	1b80      	subs	r0, r0, r6
 8001476:	4285      	cmp	r5, r0
 8001478:	d2e0      	bcs.n	800143c <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 800147a:	e7ec      	b.n	8001456 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 800147c:	2001      	movs	r0, #1
}
 800147e:	bd70      	pop	{r4, r5, r6, pc}

08001480 <I2C_RequestMemoryRead>:
{
 8001480:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001484:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001486:	6803      	ldr	r3, [r0, #0]
{
 8001488:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800148a:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001492:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800149a:	601a      	str	r2, [r3, #0]
{
 800149c:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800149e:	9500      	str	r5, [sp, #0]
 80014a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014a2:	2200      	movs	r2, #0
 80014a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 80014a8:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80014aa:	f7ff ff95 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 80014ae:	b980      	cbnz	r0, 80014d2 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80014b0:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80014b2:	492f      	ldr	r1, [pc, #188]	; (8001570 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80014b4:	b2ff      	uxtb	r7, r7
 80014b6:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 80014ba:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80014bc:	4620      	mov	r0, r4
 80014be:	462b      	mov	r3, r5
 80014c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80014c2:	f7ff ff49 	bl	8001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80014c6:	b140      	cbz	r0, 80014da <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	d101      	bne.n	80014d2 <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 80014ce:	2001      	movs	r0, #1
 80014d0:	e000      	b.n	80014d4 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 80014d2:	2003      	movs	r0, #3
}
 80014d4:	b004      	add	sp, #16
 80014d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	9003      	str	r0, [sp, #12]
 80014de:	695a      	ldr	r2, [r3, #20]
 80014e0:	9203      	str	r2, [sp, #12]
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014e6:	462a      	mov	r2, r5
 80014e8:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014ea:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014ec:	4620      	mov	r0, r4
 80014ee:	f7ff ffa1 	bl	8001434 <I2C_WaitOnTXEFlagUntilTimeout>
 80014f2:	b140      	cbz	r0, 8001506 <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014f6:	2b04      	cmp	r3, #4
 80014f8:	d1eb      	bne.n	80014d2 <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80014fa:	6822      	ldr	r2, [r4, #0]
 80014fc:	6813      	ldr	r3, [r2, #0]
 80014fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001502:	6013      	str	r3, [r2, #0]
 8001504:	e7e3      	b.n	80014ce <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001506:	f1b8 0f01 	cmp.w	r8, #1
 800150a:	6823      	ldr	r3, [r4, #0]
 800150c:	d124      	bne.n	8001558 <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800150e:	b2f6      	uxtb	r6, r6
 8001510:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001512:	462a      	mov	r2, r5
 8001514:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001516:	4620      	mov	r0, r4
 8001518:	f7ff ff8c 	bl	8001434 <I2C_WaitOnTXEFlagUntilTimeout>
 800151c:	4602      	mov	r2, r0
 800151e:	2800      	cmp	r0, #0
 8001520:	d1e8      	bne.n	80014f4 <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001522:	6821      	ldr	r1, [r4, #0]
 8001524:	680b      	ldr	r3, [r1, #0]
 8001526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152a:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800152c:	4620      	mov	r0, r4
 800152e:	9500      	str	r5, [sp, #0]
 8001530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001532:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001536:	f7ff ff4f 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 800153a:	2800      	cmp	r0, #0
 800153c:	d1c9      	bne.n	80014d2 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800153e:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001540:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001542:	490b      	ldr	r1, [pc, #44]	; (8001570 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001544:	f047 0701 	orr.w	r7, r7, #1
 8001548:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800154a:	4620      	mov	r0, r4
 800154c:	462b      	mov	r3, r5
 800154e:	f7ff ff03 	bl	8001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001552:	2800      	cmp	r0, #0
 8001554:	d1b8      	bne.n	80014c8 <I2C_RequestMemoryRead+0x48>
 8001556:	e7bd      	b.n	80014d4 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001558:	0a32      	lsrs	r2, r6, #8
 800155a:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800155c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800155e:	462a      	mov	r2, r5
 8001560:	4620      	mov	r0, r4
 8001562:	f7ff ff67 	bl	8001434 <I2C_WaitOnTXEFlagUntilTimeout>
 8001566:	2800      	cmp	r0, #0
 8001568:	d1c4      	bne.n	80014f4 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	e7cf      	b.n	800150e <I2C_RequestMemoryRead+0x8e>
 800156e:	bf00      	nop
 8001570:	00010002 	.word	0x00010002

08001574 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001574:	b570      	push	{r4, r5, r6, lr}
 8001576:	4604      	mov	r4, r0
 8001578:	460d      	mov	r5, r1
 800157a:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800157c:	6820      	ldr	r0, [r4, #0]
 800157e:	6943      	ldr	r3, [r0, #20]
 8001580:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001584:	d001      	beq.n	800158a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8001586:	2000      	movs	r0, #0
}
 8001588:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800158a:	6942      	ldr	r2, [r0, #20]
 800158c:	06d2      	lsls	r2, r2, #27
 800158e:	d50b      	bpl.n	80015a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001590:	f06f 0210 	mvn.w	r2, #16
 8001594:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001596:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001598:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800159a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 800159e:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80015a0:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 80015a2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 80015a6:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80015a8:	b95d      	cbnz	r5, 80015c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015ac:	f043 0320 	orr.w	r3, r3, #32
 80015b0:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80015b2:	2320      	movs	r3, #32
 80015b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 80015b8:	2300      	movs	r3, #0
 80015ba:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80015be:	2003      	movs	r0, #3
 80015c0:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80015c2:	f7ff fd2f 	bl	8001024 <HAL_GetTick>
 80015c6:	1b80      	subs	r0, r0, r6
 80015c8:	4285      	cmp	r5, r0
 80015ca:	d2d7      	bcs.n	800157c <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 80015cc:	e7ed      	b.n	80015aa <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

080015ce <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 80015ce:	b570      	push	{r4, r5, r6, lr}
 80015d0:	4604      	mov	r4, r0
 80015d2:	460d      	mov	r5, r1
 80015d4:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80015d6:	6823      	ldr	r3, [r4, #0]
 80015d8:	695b      	ldr	r3, [r3, #20]
 80015da:	075b      	lsls	r3, r3, #29
 80015dc:	d501      	bpl.n	80015e2 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 80015de:	2000      	movs	r0, #0
 80015e0:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80015e2:	4620      	mov	r0, r4
 80015e4:	f7ff fea3 	bl	800132e <I2C_IsAcknowledgeFailed>
 80015e8:	b9a8      	cbnz	r0, 8001616 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80015ea:	1c6a      	adds	r2, r5, #1
 80015ec:	d0f3      	beq.n	80015d6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80015ee:	b965      	cbnz	r5, 800160a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015f2:	f043 0320 	orr.w	r3, r3, #32
 80015f6:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80015f8:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80015fa:	2300      	movs	r3, #0
 80015fc:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80015fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001602:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001606:	2003      	movs	r0, #3
 8001608:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800160a:	f7ff fd0b 	bl	8001024 <HAL_GetTick>
 800160e:	1b80      	subs	r0, r0, r6
 8001610:	4285      	cmp	r5, r0
 8001612:	d2e0      	bcs.n	80015d6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001614:	e7ec      	b.n	80015f0 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001616:	2001      	movs	r0, #1
}
 8001618:	bd70      	pop	{r4, r5, r6, pc}
	...

0800161c <HAL_I2C_Init>:
{
 800161c:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 800161e:	4604      	mov	r4, r0
 8001620:	2800      	cmp	r0, #0
 8001622:	d062      	beq.n	80016ea <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001624:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001628:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800162c:	b91b      	cbnz	r3, 8001636 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800162e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001632:	f004 f83f 	bl	80056b4 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8001636:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001638:	4e2d      	ldr	r6, [pc, #180]	; (80016f0 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 800163a:	4d2e      	ldr	r5, [pc, #184]	; (80016f4 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 800163c:	2324      	movs	r3, #36	; 0x24
 800163e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001642:	6813      	ldr	r3, [r2, #0]
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800164a:	f000 fc8d 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800164e:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8001650:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001652:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001656:	42b3      	cmp	r3, r6
 8001658:	bf84      	itt	hi
 800165a:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 800165e:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001660:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001662:	bf91      	iteee	ls
 8001664:	1c69      	addls	r1, r5, #1
 8001666:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 800166a:	fbb1 f1f5 	udivhi	r1, r1, r5
 800166e:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001670:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001672:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001674:	d821      	bhi.n	80016ba <HAL_I2C_Init+0x9e>
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	fbb0 f0f3 	udiv	r0, r0, r3
 800167c:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001680:	2b03      	cmp	r3, #3
 8001682:	bf98      	it	ls
 8001684:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001686:	6a21      	ldr	r1, [r4, #32]
 8001688:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800168a:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800168c:	430b      	orrs	r3, r1
 800168e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001690:	68e1      	ldr	r1, [r4, #12]
 8001692:	6923      	ldr	r3, [r4, #16]
 8001694:	430b      	orrs	r3, r1
 8001696:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001698:	69a1      	ldr	r1, [r4, #24]
 800169a:	6963      	ldr	r3, [r4, #20]
 800169c:	430b      	orrs	r3, r1
 800169e:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80016a0:	6813      	ldr	r3, [r2, #0]
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016a8:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80016aa:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016ac:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80016ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80016b2:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016b4:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80016b8:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80016ba:	68a1      	ldr	r1, [r4, #8]
 80016bc:	b949      	cbnz	r1, 80016d2 <HAL_I2C_Init+0xb6>
 80016be:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80016c6:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80016ca:	b163      	cbz	r3, 80016e6 <HAL_I2C_Init+0xca>
 80016cc:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 80016d0:	e7d9      	b.n	8001686 <HAL_I2C_Init+0x6a>
 80016d2:	2119      	movs	r1, #25
 80016d4:	434b      	muls	r3, r1
 80016d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80016da:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80016de:	b113      	cbz	r3, 80016e6 <HAL_I2C_Init+0xca>
 80016e0:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 80016e4:	e7cf      	b.n	8001686 <HAL_I2C_Init+0x6a>
 80016e6:	2001      	movs	r0, #1
 80016e8:	e7cd      	b.n	8001686 <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 80016ea:	2001      	movs	r0, #1
}
 80016ec:	bd70      	pop	{r4, r5, r6, pc}
 80016ee:	bf00      	nop
 80016f0:	000186a0 	.word	0x000186a0
 80016f4:	000f4240 	.word	0x000f4240

080016f8 <HAL_I2C_Master_Transmit>:
{
 80016f8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80016fc:	4604      	mov	r4, r0
 80016fe:	461f      	mov	r7, r3
 8001700:	460d      	mov	r5, r1
 8001702:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8001704:	f7ff fc8e 	bl	8001024 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001708:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800170c:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 800170e:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001710:	d004      	beq.n	800171c <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8001712:	2502      	movs	r5, #2
}
 8001714:	4628      	mov	r0, r5
 8001716:	b004      	add	sp, #16
 8001718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800171c:	9000      	str	r0, [sp, #0]
 800171e:	2319      	movs	r3, #25
 8001720:	2201      	movs	r2, #1
 8001722:	495d      	ldr	r1, [pc, #372]	; (8001898 <HAL_I2C_Master_Transmit+0x1a0>)
 8001724:	4620      	mov	r0, r4
 8001726:	f7ff fe57 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 800172a:	2800      	cmp	r0, #0
 800172c:	d1f1      	bne.n	8001712 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 800172e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001732:	2b01      	cmp	r3, #1
 8001734:	d0ed      	beq.n	8001712 <HAL_I2C_Master_Transmit+0x1a>
 8001736:	2301      	movs	r3, #1
 8001738:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800173c:	6823      	ldr	r3, [r4, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001742:	bf5e      	ittt	pl
 8001744:	681a      	ldrpl	r2, [r3, #0]
 8001746:	f042 0201 	orrpl.w	r2, r2, #1
 800174a:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001752:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001754:	2221      	movs	r2, #33	; 0x21
 8001756:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800175a:	2210      	movs	r2, #16
 800175c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001760:	2200      	movs	r2, #0
 8001762:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001764:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001768:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800176a:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800176c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800176e:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001770:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8001772:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001776:	2a04      	cmp	r2, #4
 8001778:	d004      	beq.n	8001784 <HAL_I2C_Master_Transmit+0x8c>
 800177a:	2a01      	cmp	r2, #1
 800177c:	d002      	beq.n	8001784 <HAL_I2C_Master_Transmit+0x8c>
 800177e:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001782:	d104      	bne.n	800178e <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	e002      	b.n	8001794 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800178e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001790:	2a12      	cmp	r2, #18
 8001792:	d0f7      	beq.n	8001784 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001794:	9600      	str	r6, [sp, #0]
 8001796:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001798:	2200      	movs	r2, #0
 800179a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800179e:	4620      	mov	r0, r4
 80017a0:	f7ff fe1a 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 80017a4:	bb28      	cbnz	r0, 80017f2 <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80017a6:	6923      	ldr	r3, [r4, #16]
 80017a8:	6822      	ldr	r2, [r4, #0]
 80017aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80017ae:	d112      	bne.n	80017d6 <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80017b0:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80017b4:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80017b6:	4633      	mov	r3, r6
 80017b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80017ba:	4938      	ldr	r1, [pc, #224]	; (800189c <HAL_I2C_Master_Transmit+0x1a4>)
 80017bc:	4620      	mov	r0, r4
 80017be:	f7ff fdcb 	bl	8001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80017c2:	4605      	mov	r5, r0
 80017c4:	b9a0      	cbnz	r0, 80017f0 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80017c6:	6823      	ldr	r3, [r4, #0]
 80017c8:	9003      	str	r0, [sp, #12]
 80017ca:	695a      	ldr	r2, [r3, #20]
 80017cc:	9203      	str	r2, [sp, #12]
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	9303      	str	r3, [sp, #12]
 80017d2:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 80017d4:	e050      	b.n	8001878 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80017d6:	11eb      	asrs	r3, r5, #7
 80017d8:	f003 0306 	and.w	r3, r3, #6
 80017dc:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80017e0:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80017e2:	492f      	ldr	r1, [pc, #188]	; (80018a0 <HAL_I2C_Master_Transmit+0x1a8>)
 80017e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80017e6:	4633      	mov	r3, r6
 80017e8:	4620      	mov	r0, r4
 80017ea:	f7ff fdb5 	bl	8001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80017ee:	b148      	cbz	r0, 8001804 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017f4:	2b04      	cmp	r3, #4
 80017f6:	f04f 0300 	mov.w	r3, #0
 80017fa:	d107      	bne.n	800180c <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 80017fc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001800:	2501      	movs	r5, #1
 8001802:	e787      	b.n	8001714 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001804:	6823      	ldr	r3, [r4, #0]
 8001806:	b2ed      	uxtb	r5, r5
 8001808:	611d      	str	r5, [r3, #16]
 800180a:	e7d4      	b.n	80017b6 <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 800180c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8001810:	2503      	movs	r5, #3
 8001812:	e77f      	b.n	8001714 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001814:	4632      	mov	r2, r6
 8001816:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001818:	4620      	mov	r0, r4
 800181a:	f7ff fe0b 	bl	8001434 <I2C_WaitOnTXEFlagUntilTimeout>
 800181e:	b140      	cbz	r0, 8001832 <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001820:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001822:	2b04      	cmp	r3, #4
 8001824:	d1f4      	bne.n	8001810 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001826:	6822      	ldr	r2, [r4, #0]
 8001828:	6813      	ldr	r3, [r2, #0]
 800182a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	e7e6      	b.n	8001800 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001832:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001834:	6820      	ldr	r0, [r4, #0]
      hi2c->XferSize--;
 8001836:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001838:	1c4b      	adds	r3, r1, #1
 800183a:	6263      	str	r3, [r4, #36]	; 0x24
 800183c:	780b      	ldrb	r3, [r1, #0]
 800183e:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001840:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001842:	3b01      	subs	r3, #1
 8001844:	b29b      	uxth	r3, r3
 8001846:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001848:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 800184a:	1e53      	subs	r3, r2, #1
 800184c:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800184e:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001850:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001852:	d50a      	bpl.n	800186a <HAL_I2C_Master_Transmit+0x172>
 8001854:	b14b      	cbz	r3, 800186a <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001856:	1c8b      	adds	r3, r1, #2
 8001858:	6263      	str	r3, [r4, #36]	; 0x24
 800185a:	784b      	ldrb	r3, [r1, #1]
 800185c:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 800185e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001860:	3b01      	subs	r3, #1
 8001862:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001864:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8001866:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001868:	8522      	strh	r2, [r4, #40]	; 0x28
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800186a:	4632      	mov	r2, r6
 800186c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800186e:	4620      	mov	r0, r4
 8001870:	f7ff fead 	bl	80015ce <I2C_WaitOnBTFFlagUntilTimeout>
 8001874:	2800      	cmp	r0, #0
 8001876:	d1d3      	bne.n	8001820 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8001878:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1ca      	bne.n	8001814 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800187e:	6821      	ldr	r1, [r4, #0]
 8001880:	680a      	ldr	r2, [r1, #0]
 8001882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001886:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001888:	2220      	movs	r2, #32
 800188a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 800188e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001892:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8001896:	e73d      	b.n	8001714 <HAL_I2C_Master_Transmit+0x1c>
 8001898:	00100002 	.word	0x00100002
 800189c:	00010002 	.word	0x00010002
 80018a0:	00010008 	.word	0x00010008

080018a4 <HAL_I2C_Master_Receive>:
{
 80018a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018a8:	4604      	mov	r4, r0
 80018aa:	b089      	sub	sp, #36	; 0x24
 80018ac:	4698      	mov	r8, r3
 80018ae:	460d      	mov	r5, r1
 80018b0:	4691      	mov	r9, r2
 80018b2:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 80018b4:	f7ff fbb6 	bl	8001024 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80018b8:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80018bc:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 80018be:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80018c0:	d004      	beq.n	80018cc <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 80018c2:	2502      	movs	r5, #2
}
 80018c4:	4628      	mov	r0, r5
 80018c6:	b009      	add	sp, #36	; 0x24
 80018c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018cc:	9000      	str	r0, [sp, #0]
 80018ce:	2319      	movs	r3, #25
 80018d0:	2201      	movs	r2, #1
 80018d2:	499c      	ldr	r1, [pc, #624]	; (8001b44 <HAL_I2C_Master_Receive+0x2a0>)
 80018d4:	4620      	mov	r0, r4
 80018d6:	f7ff fd7f 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 80018da:	2800      	cmp	r0, #0
 80018dc:	d1f1      	bne.n	80018c2 <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 80018de:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d0ed      	beq.n	80018c2 <HAL_I2C_Master_Receive+0x1e>
 80018e6:	2301      	movs	r3, #1
 80018e8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80018ec:	6823      	ldr	r3, [r4, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80018f2:	bf5e      	ittt	pl
 80018f4:	681a      	ldrpl	r2, [r3, #0]
 80018f6:	f042 0201 	orrpl.w	r2, r2, #1
 80018fa:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001902:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001904:	2222      	movs	r2, #34	; 0x22
 8001906:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800190a:	2210      	movs	r2, #16
 800190c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001910:	2200      	movs	r2, #0
 8001912:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001914:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001918:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800191c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800191e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001920:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001922:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001924:	6819      	ldr	r1, [r3, #0]
    hi2c->pBuffPtr    = pData;
 8001926:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800192a:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800192e:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001930:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001932:	d004      	beq.n	800193e <HAL_I2C_Master_Receive+0x9a>
 8001934:	2a01      	cmp	r2, #1
 8001936:	d002      	beq.n	800193e <HAL_I2C_Master_Receive+0x9a>
 8001938:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800193c:	d104      	bne.n	8001948 <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	e002      	b.n	800194e <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001948:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800194a:	2a11      	cmp	r2, #17
 800194c:	d0f7      	beq.n	800193e <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800194e:	9600      	str	r6, [sp, #0]
 8001950:	463b      	mov	r3, r7
 8001952:	2200      	movs	r2, #0
 8001954:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001958:	4620      	mov	r0, r4
 800195a:	f7ff fd3d 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 800195e:	2800      	cmp	r0, #0
 8001960:	d14a      	bne.n	80019f8 <HAL_I2C_Master_Receive+0x154>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001962:	6923      	ldr	r3, [r4, #16]
 8001964:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001968:	6823      	ldr	r3, [r4, #0]
 800196a:	d136      	bne.n	80019da <HAL_I2C_Master_Receive+0x136>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800196c:	f045 0501 	orr.w	r5, r5, #1
 8001970:	b2ed      	uxtb	r5, r5
 8001972:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001974:	4633      	mov	r3, r6
 8001976:	463a      	mov	r2, r7
 8001978:	4973      	ldr	r1, [pc, #460]	; (8001b48 <HAL_I2C_Master_Receive+0x2a4>)
 800197a:	4620      	mov	r0, r4
 800197c:	f7ff fcec 	bl	8001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001980:	4605      	mov	r5, r0
 8001982:	2800      	cmp	r0, #0
 8001984:	d137      	bne.n	80019f6 <HAL_I2C_Master_Receive+0x152>
    if(hi2c->XferSize == 0U)
 8001986:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001988:	6823      	ldr	r3, [r4, #0]
 800198a:	2a00      	cmp	r2, #0
 800198c:	d066      	beq.n	8001a5c <HAL_I2C_Master_Receive+0x1b8>
    else if(hi2c->XferSize == 1U)
 800198e:	2a01      	cmp	r2, #1
 8001990:	d177      	bne.n	8001a82 <HAL_I2C_Master_Receive+0x1de>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001998:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800199a:	9504      	str	r5, [sp, #16]
 800199c:	695a      	ldr	r2, [r3, #20]
 800199e:	9204      	str	r2, [sp, #16]
 80019a0:	699a      	ldr	r2, [r3, #24]
 80019a2:	9204      	str	r2, [sp, #16]
 80019a4:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019ac:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80019ae:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001b50 <HAL_I2C_Master_Receive+0x2ac>
    while(hi2c->XferSize > 0U)
 80019b2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d05b      	beq.n	8001a70 <HAL_I2C_Master_Receive+0x1cc>
      if(hi2c->XferSize <= 3U)
 80019b8:	2b03      	cmp	r3, #3
 80019ba:	f200 80cb 	bhi.w	8001b54 <HAL_I2C_Master_Receive+0x2b0>
        if(hi2c->XferSize == 1U)
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d17a      	bne.n	8001ab8 <HAL_I2C_Master_Receive+0x214>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80019c2:	4632      	mov	r2, r6
 80019c4:	4639      	mov	r1, r7
 80019c6:	4620      	mov	r0, r4
 80019c8:	f7ff fdd4 	bl	8001574 <I2C_WaitOnRXNEFlagUntilTimeout>
 80019cc:	2800      	cmp	r0, #0
 80019ce:	f000 8090 	beq.w	8001af2 <HAL_I2C_Master_Receive+0x24e>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80019d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019d4:	2b20      	cmp	r3, #32
 80019d6:	d116      	bne.n	8001a06 <HAL_I2C_Master_Receive+0x162>
 80019d8:	e03e      	b.n	8001a58 <HAL_I2C_Master_Receive+0x1b4>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80019da:	ea4f 18e5 	mov.w	r8, r5, asr #7
 80019de:	f008 0806 	and.w	r8, r8, #6
 80019e2:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 80019e6:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80019e8:	4958      	ldr	r1, [pc, #352]	; (8001b4c <HAL_I2C_Master_Receive+0x2a8>)
 80019ea:	4633      	mov	r3, r6
 80019ec:	463a      	mov	r2, r7
 80019ee:	4620      	mov	r0, r4
 80019f0:	f7ff fcb2 	bl	8001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80019f4:	b148      	cbz	r0, 8001a0a <HAL_I2C_Master_Receive+0x166>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80019f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019fa:	2b04      	cmp	r3, #4
 80019fc:	f04f 0300 	mov.w	r3, #0
 8001a00:	d128      	bne.n	8001a54 <HAL_I2C_Master_Receive+0x1b0>
        __HAL_UNLOCK(hi2c);
 8001a02:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 8001a06:	2501      	movs	r5, #1
 8001a08:	e75c      	b.n	80018c4 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001a0a:	6823      	ldr	r3, [r4, #0]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a0c:	494e      	ldr	r1, [pc, #312]	; (8001b48 <HAL_I2C_Master_Receive+0x2a4>)
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001a0e:	b2ed      	uxtb	r5, r5
 8001a10:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a12:	463a      	mov	r2, r7
 8001a14:	4633      	mov	r3, r6
 8001a16:	4620      	mov	r0, r4
 8001a18:	f7ff fc9e 	bl	8001358 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	2800      	cmp	r0, #0
 8001a20:	d1e9      	bne.n	80019f6 <HAL_I2C_Master_Receive+0x152>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	9007      	str	r0, [sp, #28]
 8001a26:	6959      	ldr	r1, [r3, #20]
 8001a28:	9107      	str	r1, [sp, #28]
 8001a2a:	6999      	ldr	r1, [r3, #24]
 8001a2c:	9107      	str	r1, [sp, #28]
 8001a2e:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001a30:	6819      	ldr	r1, [r3, #0]
 8001a32:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001a36:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a38:	4620      	mov	r0, r4
 8001a3a:	9600      	str	r6, [sp, #0]
 8001a3c:	463b      	mov	r3, r7
 8001a3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a42:	f7ff fcc9 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 8001a46:	2800      	cmp	r0, #0
 8001a48:	d1d6      	bne.n	80019f8 <HAL_I2C_Master_Receive+0x154>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001a4a:	6822      	ldr	r2, [r4, #0]
 8001a4c:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8001a50:	6113      	str	r3, [r2, #16]
 8001a52:	e78f      	b.n	8001974 <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 8001a54:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 8001a58:	2503      	movs	r5, #3
 8001a5a:	e733      	b.n	80018c4 <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a5c:	9503      	str	r5, [sp, #12]
 8001a5e:	695a      	ldr	r2, [r3, #20]
 8001a60:	9203      	str	r2, [sp, #12]
 8001a62:	699a      	ldr	r2, [r3, #24]
 8001a64:	9203      	str	r2, [sp, #12]
 8001a66:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a6e:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001a70:	2320      	movs	r3, #32
 8001a72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a76:	2300      	movs	r3, #0
 8001a78:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001a7c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001a80:	e720      	b.n	80018c4 <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 8001a82:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001a84:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 8001a86:	d10d      	bne.n	8001aa4 <HAL_I2C_Master_Receive+0x200>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001a88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a8c:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a94:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001a96:	9505      	str	r5, [sp, #20]
 8001a98:	695a      	ldr	r2, [r3, #20]
 8001a9a:	9205      	str	r2, [sp, #20]
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	9305      	str	r3, [sp, #20]
 8001aa0:	9b05      	ldr	r3, [sp, #20]
 8001aa2:	e784      	b.n	80019ae <HAL_I2C_Master_Receive+0x10a>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001aa4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001aa8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001aaa:	9506      	str	r5, [sp, #24]
 8001aac:	695a      	ldr	r2, [r3, #20]
 8001aae:	9206      	str	r2, [sp, #24]
 8001ab0:	699b      	ldr	r3, [r3, #24]
 8001ab2:	9306      	str	r3, [sp, #24]
 8001ab4:	9b06      	ldr	r3, [sp, #24]
 8001ab6:	e77a      	b.n	80019ae <HAL_I2C_Master_Receive+0x10a>
        else if(hi2c->XferSize == 2U)
 8001ab8:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001aba:	9600      	str	r6, [sp, #0]
 8001abc:	463b      	mov	r3, r7
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	4641      	mov	r1, r8
 8001ac4:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8001ac6:	d122      	bne.n	8001b0e <HAL_I2C_Master_Receive+0x26a>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ac8:	f7ff fc86 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 8001acc:	2800      	cmp	r0, #0
 8001ace:	d1c3      	bne.n	8001a58 <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001ad0:	6823      	ldr	r3, [r4, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ad8:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ada:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	1c51      	adds	r1, r2, #1
 8001ae0:	6261      	str	r1, [r4, #36]	; 0x24
 8001ae2:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8001ae4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001aea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001aec:	3b01      	subs	r3, #1
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001af2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001af4:	1c5a      	adds	r2, r3, #1
 8001af6:	6262      	str	r2, [r4, #36]	; 0x24
 8001af8:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001afa:	6912      	ldr	r2, [r2, #16]
 8001afc:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001afe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001b00:	3b01      	subs	r3, #1
 8001b02:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001b04:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b06:	3b01      	subs	r3, #1
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001b0c:	e751      	b.n	80019b2 <HAL_I2C_Master_Receive+0x10e>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001b0e:	f7ff fc63 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 8001b12:	4602      	mov	r2, r0
 8001b14:	2800      	cmp	r0, #0
 8001b16:	d19f      	bne.n	8001a58 <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001b18:	6823      	ldr	r3, [r4, #0]
 8001b1a:	6819      	ldr	r1, [r3, #0]
 8001b1c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001b20:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001b22:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	1c48      	adds	r0, r1, #1
 8001b28:	6260      	str	r0, [r4, #36]	; 0x24
 8001b2a:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8001b2c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001b2e:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8001b30:	3b01      	subs	r3, #1
 8001b32:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001b34:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b36:	3b01      	subs	r3, #1
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001b3c:	4641      	mov	r1, r8
 8001b3e:	463b      	mov	r3, r7
 8001b40:	4620      	mov	r0, r4
 8001b42:	e7c1      	b.n	8001ac8 <HAL_I2C_Master_Receive+0x224>
 8001b44:	00100002 	.word	0x00100002
 8001b48:	00010002 	.word	0x00010002
 8001b4c:	00010008 	.word	0x00010008
 8001b50:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001b54:	4632      	mov	r2, r6
 8001b56:	4639      	mov	r1, r7
 8001b58:	4620      	mov	r0, r4
 8001b5a:	f7ff fd0b 	bl	8001574 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	f47f af37 	bne.w	80019d2 <HAL_I2C_Master_Receive+0x12e>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001b64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b66:	1c5a      	adds	r2, r3, #1
 8001b68:	6262      	str	r2, [r4, #36]	; 0x24
 8001b6a:	6822      	ldr	r2, [r4, #0]
 8001b6c:	6912      	ldr	r2, [r2, #16]
 8001b6e:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001b70:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001b72:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8001b74:	3b01      	subs	r3, #1
 8001b76:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001b78:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001b80:	6953      	ldr	r3, [r2, #20]
 8001b82:	075b      	lsls	r3, r3, #29
 8001b84:	f57f af15 	bpl.w	80019b2 <HAL_I2C_Master_Receive+0x10e>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001b88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b8a:	1c59      	adds	r1, r3, #1
 8001b8c:	6261      	str	r1, [r4, #36]	; 0x24
 8001b8e:	e7b4      	b.n	8001afa <HAL_I2C_Master_Receive+0x256>

08001b90 <HAL_I2C_Mem_Read>:
{
 8001b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b94:	4604      	mov	r4, r0
 8001b96:	b086      	sub	sp, #24
 8001b98:	469a      	mov	sl, r3
 8001b9a:	460d      	mov	r5, r1
 8001b9c:	4691      	mov	r9, r2
 8001b9e:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8001ba0:	f7ff fa40 	bl	8001024 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ba4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001ba8:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8001baa:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001bac:	d004      	beq.n	8001bb8 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8001bae:	2502      	movs	r5, #2
}
 8001bb0:	4628      	mov	r0, r5
 8001bb2:	b006      	add	sp, #24
 8001bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001bb8:	9000      	str	r0, [sp, #0]
 8001bba:	2319      	movs	r3, #25
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	4979      	ldr	r1, [pc, #484]	; (8001da4 <HAL_I2C_Mem_Read+0x214>)
 8001bc0:	4620      	mov	r0, r4
 8001bc2:	f7ff fc09 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 8001bc6:	2800      	cmp	r0, #0
 8001bc8:	d1f1      	bne.n	8001bae <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8001bca:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d0ed      	beq.n	8001bae <HAL_I2C_Mem_Read+0x1e>
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001bde:	bf5e      	ittt	pl
 8001be0:	681a      	ldrpl	r2, [r3, #0]
 8001be2:	f042 0201 	orrpl.w	r2, r2, #1
 8001be6:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001bee:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001bf0:	2322      	movs	r3, #34	; 0x22
 8001bf2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001bf6:	2340      	movs	r3, #64	; 0x40
 8001bf8:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8001bfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001bfe:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c00:	f04f 0800 	mov.w	r8, #0
    hi2c->XferCount   = Size;
 8001c04:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c08:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001c0c:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c0e:	4b66      	ldr	r3, [pc, #408]	; (8001da8 <HAL_I2C_Mem_Read+0x218>)
 8001c10:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001c12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c14:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c16:	4629      	mov	r1, r5
 8001c18:	9601      	str	r6, [sp, #4]
 8001c1a:	9700      	str	r7, [sp, #0]
 8001c1c:	4653      	mov	r3, sl
 8001c1e:	464a      	mov	r2, r9
 8001c20:	4620      	mov	r0, r4
 8001c22:	f7ff fc2d 	bl	8001480 <I2C_RequestMemoryRead>
 8001c26:	4605      	mov	r5, r0
 8001c28:	b130      	cbz	r0, 8001c38 <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001c2c:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	d13a      	bne.n	8001caa <HAL_I2C_Mem_Read+0x11a>
              return HAL_ERROR;
 8001c34:	2501      	movs	r5, #1
 8001c36:	e7bb      	b.n	8001bb0 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8001c38:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001c3a:	6823      	ldr	r3, [r4, #0]
 8001c3c:	b992      	cbnz	r2, 8001c64 <HAL_I2C_Mem_Read+0xd4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c3e:	9002      	str	r0, [sp, #8]
 8001c40:	695a      	ldr	r2, [r3, #20]
 8001c42:	9202      	str	r2, [sp, #8]
 8001c44:	699a      	ldr	r2, [r3, #24]
 8001c46:	9202      	str	r2, [sp, #8]
 8001c48:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c50:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001c52:	2320      	movs	r3, #32
 8001c54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001c5e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001c62:	e7a5      	b.n	8001bb0 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 8001c64:	2a01      	cmp	r2, #1
 8001c66:	d122      	bne.n	8001cae <HAL_I2C_Mem_Read+0x11e>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c6e:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c70:	9003      	str	r0, [sp, #12]
 8001c72:	695a      	ldr	r2, [r3, #20]
 8001c74:	9203      	str	r2, [sp, #12]
 8001c76:	699a      	ldr	r2, [r3, #24]
 8001c78:	9203      	str	r2, [sp, #12]
 8001c7a:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c82:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c84:	f8df 8124 	ldr.w	r8, [pc, #292]	; 8001dac <HAL_I2C_Mem_Read+0x21c>
    while(hi2c->XferSize > 0U)
 8001c88:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0e1      	beq.n	8001c52 <HAL_I2C_Mem_Read+0xc2>
      if(hi2c->XferSize <= 3U)
 8001c8e:	2b03      	cmp	r3, #3
 8001c90:	d86b      	bhi.n	8001d6a <HAL_I2C_Mem_Read+0x1da>
        if(hi2c->XferSize== 1U)
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d123      	bne.n	8001cde <HAL_I2C_Mem_Read+0x14e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001c96:	4632      	mov	r2, r6
 8001c98:	4639      	mov	r1, r7
 8001c9a:	4620      	mov	r0, r4
 8001c9c:	f7ff fc6a 	bl	8001574 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ca0:	2800      	cmp	r0, #0
 8001ca2:	d039      	beq.n	8001d18 <HAL_I2C_Mem_Read+0x188>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001ca4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001ca6:	2b20      	cmp	r3, #32
 8001ca8:	d1c4      	bne.n	8001c34 <HAL_I2C_Mem_Read+0xa4>
              return HAL_TIMEOUT;
 8001caa:	2503      	movs	r5, #3
 8001cac:	e780      	b.n	8001bb0 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 8001cae:	2a02      	cmp	r2, #2
 8001cb0:	d10e      	bne.n	8001cd0 <HAL_I2C_Mem_Read+0x140>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cb8:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cc0:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cc2:	9004      	str	r0, [sp, #16]
 8001cc4:	695a      	ldr	r2, [r3, #20]
 8001cc6:	9204      	str	r2, [sp, #16]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	9304      	str	r3, [sp, #16]
 8001ccc:	9b04      	ldr	r3, [sp, #16]
 8001cce:	e7d9      	b.n	8001c84 <HAL_I2C_Mem_Read+0xf4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cd0:	9005      	str	r0, [sp, #20]
 8001cd2:	695a      	ldr	r2, [r3, #20]
 8001cd4:	9205      	str	r2, [sp, #20]
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	9305      	str	r3, [sp, #20]
 8001cda:	9b05      	ldr	r3, [sp, #20]
 8001cdc:	e7d2      	b.n	8001c84 <HAL_I2C_Mem_Read+0xf4>
        else if(hi2c->XferSize == 2U)
 8001cde:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ce0:	9600      	str	r6, [sp, #0]
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	4641      	mov	r1, r8
 8001cea:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8001cec:	d122      	bne.n	8001d34 <HAL_I2C_Mem_Read+0x1a4>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cee:	f7ff fb73 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d1d9      	bne.n	8001caa <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001cf6:	6823      	ldr	r3, [r4, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cfe:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001d00:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d02:	691b      	ldr	r3, [r3, #16]
 8001d04:	1c51      	adds	r1, r2, #1
 8001d06:	6261      	str	r1, [r4, #36]	; 0x24
 8001d08:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8001d0a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001d10:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001d12:	3b01      	subs	r3, #1
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	6262      	str	r2, [r4, #36]	; 0x24
 8001d1e:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001d20:	6912      	ldr	r2, [r2, #16]
 8001d22:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001d24:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001d26:	3b01      	subs	r3, #1
 8001d28:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001d2a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001d32:	e7a9      	b.n	8001c88 <HAL_I2C_Mem_Read+0xf8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d34:	f7ff fb50 	bl	80013d8 <I2C_WaitOnFlagUntilTimeout>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	2800      	cmp	r0, #0
 8001d3c:	d1b5      	bne.n	8001caa <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d3e:	6823      	ldr	r3, [r4, #0]
 8001d40:	6819      	ldr	r1, [r3, #0]
 8001d42:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001d46:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001d48:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001d4a:	691b      	ldr	r3, [r3, #16]
 8001d4c:	1c48      	adds	r0, r1, #1
 8001d4e:	6260      	str	r0, [r4, #36]	; 0x24
 8001d50:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8001d52:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d54:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8001d56:	3b01      	subs	r3, #1
 8001d58:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001d5a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d62:	4641      	mov	r1, r8
 8001d64:	463b      	mov	r3, r7
 8001d66:	4620      	mov	r0, r4
 8001d68:	e7c1      	b.n	8001cee <HAL_I2C_Mem_Read+0x15e>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d6a:	4632      	mov	r2, r6
 8001d6c:	4639      	mov	r1, r7
 8001d6e:	4620      	mov	r0, r4
 8001d70:	f7ff fc00 	bl	8001574 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d74:	2800      	cmp	r0, #0
 8001d76:	d195      	bne.n	8001ca4 <HAL_I2C_Mem_Read+0x114>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	6262      	str	r2, [r4, #36]	; 0x24
 8001d7e:	6822      	ldr	r2, [r4, #0]
 8001d80:	6912      	ldr	r2, [r2, #16]
 8001d82:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001d84:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001d86:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001d8c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001d94:	6953      	ldr	r3, [r2, #20]
 8001d96:	075b      	lsls	r3, r3, #29
 8001d98:	f57f af76 	bpl.w	8001c88 <HAL_I2C_Mem_Read+0xf8>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d9e:	1c59      	adds	r1, r3, #1
 8001da0:	6261      	str	r1, [r4, #36]	; 0x24
 8001da2:	e7bd      	b.n	8001d20 <HAL_I2C_Mem_Read+0x190>
 8001da4:	00100002 	.word	0x00100002
 8001da8:	ffff0000 	.word	0xffff0000
 8001dac:	00010004 	.word	0x00010004

08001db0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001db0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	9301      	str	r3, [sp, #4]
 8001db6:	4b18      	ldr	r3, [pc, #96]	; (8001e18 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001db8:	4c18      	ldr	r4, [pc, #96]	; (8001e1c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dbc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001dc0:	641a      	str	r2, [r3, #64]	; 0x40
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc8:	9301      	str	r3, [sp, #4]
 8001dca:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001dcc:	4b14      	ldr	r3, [pc, #80]	; (8001e20 <HAL_PWREx_EnableOverDrive+0x70>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001dd2:	f7ff f927 	bl	8001024 <HAL_GetTick>
 8001dd6:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001dd8:	6863      	ldr	r3, [r4, #4]
 8001dda:	03da      	lsls	r2, r3, #15
 8001ddc:	d50b      	bpl.n	8001df6 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001dde:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001de0:	4c0e      	ldr	r4, [pc, #56]	; (8001e1c <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001de2:	2201      	movs	r2, #1
 8001de4:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001de6:	f7ff f91d 	bl	8001024 <HAL_GetTick>
 8001dea:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001dec:	6863      	ldr	r3, [r4, #4]
 8001dee:	039b      	lsls	r3, r3, #14
 8001df0:	d50a      	bpl.n	8001e08 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8001df2:	2000      	movs	r0, #0
 8001df4:	e006      	b.n	8001e04 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001df6:	f7ff f915 	bl	8001024 <HAL_GetTick>
 8001dfa:	1b40      	subs	r0, r0, r5
 8001dfc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001e00:	d9ea      	bls.n	8001dd8 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 8001e02:	2003      	movs	r0, #3
}
 8001e04:	b003      	add	sp, #12
 8001e06:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e08:	f7ff f90c 	bl	8001024 <HAL_GetTick>
 8001e0c:	1b40      	subs	r0, r0, r5
 8001e0e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001e12:	d9eb      	bls.n	8001dec <HAL_PWREx_EnableOverDrive+0x3c>
 8001e14:	e7f5      	b.n	8001e02 <HAL_PWREx_EnableOverDrive+0x52>
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40007000 	.word	0x40007000
 8001e20:	420e0040 	.word	0x420e0040
 8001e24:	420e0044 	.word	0x420e0044

08001e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e2c:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e2e:	4604      	mov	r4, r0
 8001e30:	b910      	cbnz	r0, 8001e38 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8001e32:	2001      	movs	r0, #1
 8001e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e38:	4b44      	ldr	r3, [pc, #272]	; (8001f4c <HAL_RCC_ClockConfig+0x124>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	f002 020f 	and.w	r2, r2, #15
 8001e40:	428a      	cmp	r2, r1
 8001e42:	d328      	bcc.n	8001e96 <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e44:	6821      	ldr	r1, [r4, #0]
 8001e46:	078f      	lsls	r7, r1, #30
 8001e48:	d42d      	bmi.n	8001ea6 <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e4a:	07c8      	lsls	r0, r1, #31
 8001e4c:	d440      	bmi.n	8001ed0 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e4e:	4b3f      	ldr	r3, [pc, #252]	; (8001f4c <HAL_RCC_ClockConfig+0x124>)
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	f002 020f 	and.w	r2, r2, #15
 8001e56:	4295      	cmp	r5, r2
 8001e58:	d366      	bcc.n	8001f28 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e5a:	6822      	ldr	r2, [r4, #0]
 8001e5c:	0751      	lsls	r1, r2, #29
 8001e5e:	d46c      	bmi.n	8001f3a <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e60:	0713      	lsls	r3, r2, #28
 8001e62:	d507      	bpl.n	8001e74 <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e64:	4a3a      	ldr	r2, [pc, #232]	; (8001f50 <HAL_RCC_ClockConfig+0x128>)
 8001e66:	6921      	ldr	r1, [r4, #16]
 8001e68:	6893      	ldr	r3, [r2, #8]
 8001e6a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001e6e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e72:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e74:	f000 f898 	bl	8001fa8 <HAL_RCC_GetSysClockFreq>
 8001e78:	4b35      	ldr	r3, [pc, #212]	; (8001f50 <HAL_RCC_ClockConfig+0x128>)
 8001e7a:	4a36      	ldr	r2, [pc, #216]	; (8001f54 <HAL_RCC_ClockConfig+0x12c>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e82:	5cd3      	ldrb	r3, [r2, r3]
 8001e84:	40d8      	lsrs	r0, r3
 8001e86:	4b34      	ldr	r3, [pc, #208]	; (8001f58 <HAL_RCC_ClockConfig+0x130>)
 8001e88:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f7ff f880 	bl	8000f90 <HAL_InitTick>

  return HAL_OK;
 8001e90:	2000      	movs	r0, #0
 8001e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e96:	b2ca      	uxtb	r2, r1
 8001e98:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 030f 	and.w	r3, r3, #15
 8001ea0:	4299      	cmp	r1, r3
 8001ea2:	d1c6      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xa>
 8001ea4:	e7ce      	b.n	8001e44 <HAL_RCC_ClockConfig+0x1c>
 8001ea6:	4b2a      	ldr	r3, [pc, #168]	; (8001f50 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001eac:	bf1e      	ittt	ne
 8001eae:	689a      	ldrne	r2, [r3, #8]
 8001eb0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001eb4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eb8:	bf42      	ittt	mi
 8001eba:	689a      	ldrmi	r2, [r3, #8]
 8001ebc:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001ec0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	68a0      	ldr	r0, [r4, #8]
 8001ec6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001eca:	4302      	orrs	r2, r0
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	e7bc      	b.n	8001e4a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed0:	6862      	ldr	r2, [r4, #4]
 8001ed2:	4b1f      	ldr	r3, [pc, #124]	; (8001f50 <HAL_RCC_ClockConfig+0x128>)
 8001ed4:	2a01      	cmp	r2, #1
 8001ed6:	d11d      	bne.n	8001f14 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ede:	d0a8      	beq.n	8001e32 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ee0:	4e1b      	ldr	r6, [pc, #108]	; (8001f50 <HAL_RCC_ClockConfig+0x128>)
 8001ee2:	68b3      	ldr	r3, [r6, #8]
 8001ee4:	f023 0303 	bic.w	r3, r3, #3
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001eec:	f7ff f89a 	bl	8001024 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001ef4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ef6:	68b3      	ldr	r3, [r6, #8]
 8001ef8:	6862      	ldr	r2, [r4, #4]
 8001efa:	f003 030c 	and.w	r3, r3, #12
 8001efe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001f02:	d0a4      	beq.n	8001e4e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f04:	f7ff f88e 	bl	8001024 <HAL_GetTick>
 8001f08:	1bc0      	subs	r0, r0, r7
 8001f0a:	4540      	cmp	r0, r8
 8001f0c:	d9f3      	bls.n	8001ef6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001f0e:	2003      	movs	r0, #3
}
 8001f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f14:	1e91      	subs	r1, r2, #2
 8001f16:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f18:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f1a:	d802      	bhi.n	8001f22 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f1c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f20:	e7dd      	b.n	8001ede <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f22:	f013 0f02 	tst.w	r3, #2
 8001f26:	e7da      	b.n	8001ede <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f28:	b2ea      	uxtb	r2, r5
 8001f2a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	429d      	cmp	r5, r3
 8001f34:	f47f af7d 	bne.w	8001e32 <HAL_RCC_ClockConfig+0xa>
 8001f38:	e78f      	b.n	8001e5a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f3a:	4905      	ldr	r1, [pc, #20]	; (8001f50 <HAL_RCC_ClockConfig+0x128>)
 8001f3c:	68e0      	ldr	r0, [r4, #12]
 8001f3e:	688b      	ldr	r3, [r1, #8]
 8001f40:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001f44:	4303      	orrs	r3, r0
 8001f46:	608b      	str	r3, [r1, #8]
 8001f48:	e78a      	b.n	8001e60 <HAL_RCC_ClockConfig+0x38>
 8001f4a:	bf00      	nop
 8001f4c:	40023c00 	.word	0x40023c00
 8001f50:	40023800 	.word	0x40023800
 8001f54:	08007741 	.word	0x08007741
 8001f58:	20000084 	.word	0x20000084

08001f5c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001f5c:	4b01      	ldr	r3, [pc, #4]	; (8001f64 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f5e:	6818      	ldr	r0, [r3, #0]
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000084 	.word	0x20000084

08001f68 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f68:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001f6a:	4a05      	ldr	r2, [pc, #20]	; (8001f80 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001f72:	5cd3      	ldrb	r3, [r2, r3]
 8001f74:	4a03      	ldr	r2, [pc, #12]	; (8001f84 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f76:	6810      	ldr	r0, [r2, #0]
}
 8001f78:	40d8      	lsrs	r0, r3
 8001f7a:	4770      	bx	lr
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	08007751 	.word	0x08007751
 8001f84:	20000084 	.word	0x20000084

08001f88 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f88:	4b04      	ldr	r3, [pc, #16]	; (8001f9c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f8a:	4a05      	ldr	r2, [pc, #20]	; (8001fa0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001f92:	5cd3      	ldrb	r3, [r2, r3]
 8001f94:	4a03      	ldr	r2, [pc, #12]	; (8001fa4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f96:	6810      	ldr	r0, [r2, #0]
}
 8001f98:	40d8      	lsrs	r0, r3
 8001f9a:	4770      	bx	lr
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	08007751 	.word	0x08007751
 8001fa4:	20000084 	.word	0x20000084

08001fa8 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fa8:	4920      	ldr	r1, [pc, #128]	; (800202c <HAL_RCC_GetSysClockFreq+0x84>)
{
 8001faa:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fac:	688b      	ldr	r3, [r1, #8]
 8001fae:	f003 030c 	and.w	r3, r3, #12
 8001fb2:	2b08      	cmp	r3, #8
 8001fb4:	d007      	beq.n	8001fc6 <HAL_RCC_GetSysClockFreq+0x1e>
 8001fb6:	2b0c      	cmp	r3, #12
 8001fb8:	d020      	beq.n	8001ffc <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001fba:	4a1d      	ldr	r2, [pc, #116]	; (8002030 <HAL_RCC_GetSysClockFreq+0x88>)
 8001fbc:	481d      	ldr	r0, [pc, #116]	; (8002034 <HAL_RCC_GetSysClockFreq+0x8c>)
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	bf18      	it	ne
 8001fc2:	4610      	movne	r0, r2
 8001fc4:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fc6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fc8:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fca:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fcc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fd0:	bf14      	ite	ne
 8001fd2:	4818      	ldrne	r0, [pc, #96]	; (8002034 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fd4:	4816      	ldreq	r0, [pc, #88]	; (8002030 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fd6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001fda:	bf18      	it	ne
 8001fdc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001fde:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fe2:	fba1 0100 	umull	r0, r1, r1, r0
 8001fe6:	f7fe fe0f 	bl	8000c08 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001fea:	4b10      	ldr	r3, [pc, #64]	; (800202c <HAL_RCC_GetSysClockFreq+0x84>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8001ff6:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ffa:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ffc:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ffe:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002000:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002002:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002006:	bf14      	ite	ne
 8002008:	480a      	ldrne	r0, [pc, #40]	; (8002034 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800200a:	4809      	ldreq	r0, [pc, #36]	; (8002030 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800200c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002010:	bf18      	it	ne
 8002012:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002014:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002018:	fba1 0100 	umull	r0, r1, r1, r0
 800201c:	f7fe fdf4 	bl	8000c08 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002020:	4b02      	ldr	r3, [pc, #8]	; (800202c <HAL_RCC_GetSysClockFreq+0x84>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8002028:	e7e5      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x4e>
 800202a:	bf00      	nop
 800202c:	40023800 	.word	0x40023800
 8002030:	00f42400 	.word	0x00f42400
 8002034:	007a1200 	.word	0x007a1200

08002038 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002038:	6803      	ldr	r3, [r0, #0]
{
 800203a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800203e:	07df      	lsls	r7, r3, #31
{
 8002040:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002042:	d410      	bmi.n	8002066 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002044:	6823      	ldr	r3, [r4, #0]
 8002046:	079e      	lsls	r6, r3, #30
 8002048:	d467      	bmi.n	800211a <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800204a:	6823      	ldr	r3, [r4, #0]
 800204c:	071a      	lsls	r2, r3, #28
 800204e:	f100 80b2 	bmi.w	80021b6 <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002052:	6823      	ldr	r3, [r4, #0]
 8002054:	075b      	lsls	r3, r3, #29
 8002056:	f100 80d0 	bmi.w	80021fa <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800205a:	69a2      	ldr	r2, [r4, #24]
 800205c:	2a00      	cmp	r2, #0
 800205e:	f040 8139 	bne.w	80022d4 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002062:	2000      	movs	r0, #0
 8002064:	e01e      	b.n	80020a4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002066:	4b97      	ldr	r3, [pc, #604]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	f002 020c 	and.w	r2, r2, #12
 800206e:	2a04      	cmp	r2, #4
 8002070:	d010      	beq.n	8002094 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002078:	2a08      	cmp	r2, #8
 800207a:	d102      	bne.n	8002082 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	025d      	lsls	r5, r3, #9
 8002080:	d408      	bmi.n	8002094 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002082:	4b90      	ldr	r3, [pc, #576]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 8002084:	689a      	ldr	r2, [r3, #8]
 8002086:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800208a:	2a0c      	cmp	r2, #12
 800208c:	d10d      	bne.n	80020aa <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	0250      	lsls	r0, r2, #9
 8002092:	d50a      	bpl.n	80020aa <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002094:	4b8b      	ldr	r3, [pc, #556]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	0399      	lsls	r1, r3, #14
 800209a:	d5d3      	bpl.n	8002044 <HAL_RCC_OscConfig+0xc>
 800209c:	6863      	ldr	r3, [r4, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d1d0      	bne.n	8002044 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80020a2:	2001      	movs	r0, #1
}
 80020a4:	b002      	add	sp, #8
 80020a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020aa:	6862      	ldr	r2, [r4, #4]
 80020ac:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80020b0:	d111      	bne.n	80020d6 <HAL_RCC_OscConfig+0x9e>
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80020b8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020ba:	f7fe ffb3 	bl	8001024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020be:	4d81      	ldr	r5, [pc, #516]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80020c0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c2:	682b      	ldr	r3, [r5, #0]
 80020c4:	039a      	lsls	r2, r3, #14
 80020c6:	d4bd      	bmi.n	8002044 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020c8:	f7fe ffac 	bl	8001024 <HAL_GetTick>
 80020cc:	1b80      	subs	r0, r0, r6
 80020ce:	2864      	cmp	r0, #100	; 0x64
 80020d0:	d9f7      	bls.n	80020c2 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 80020d2:	2003      	movs	r0, #3
 80020d4:	e7e6      	b.n	80020a4 <HAL_RCC_OscConfig+0x6c>
 80020d6:	4d7b      	ldr	r5, [pc, #492]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020d8:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80020dc:	682b      	ldr	r3, [r5, #0]
 80020de:	d107      	bne.n	80020f0 <HAL_RCC_OscConfig+0xb8>
 80020e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020e4:	602b      	str	r3, [r5, #0]
 80020e6:	682b      	ldr	r3, [r5, #0]
 80020e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ec:	602b      	str	r3, [r5, #0]
 80020ee:	e7e4      	b.n	80020ba <HAL_RCC_OscConfig+0x82>
 80020f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f4:	602b      	str	r3, [r5, #0]
 80020f6:	682b      	ldr	r3, [r5, #0]
 80020f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020fc:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80020fe:	2a00      	cmp	r2, #0
 8002100:	d1db      	bne.n	80020ba <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8002102:	f7fe ff8f 	bl	8001024 <HAL_GetTick>
 8002106:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002108:	682b      	ldr	r3, [r5, #0]
 800210a:	039b      	lsls	r3, r3, #14
 800210c:	d59a      	bpl.n	8002044 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800210e:	f7fe ff89 	bl	8001024 <HAL_GetTick>
 8002112:	1b80      	subs	r0, r0, r6
 8002114:	2864      	cmp	r0, #100	; 0x64
 8002116:	d9f7      	bls.n	8002108 <HAL_RCC_OscConfig+0xd0>
 8002118:	e7db      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800211a:	4b6a      	ldr	r3, [pc, #424]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	f012 0f0c 	tst.w	r2, #12
 8002122:	d010      	beq.n	8002146 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002124:	689a      	ldr	r2, [r3, #8]
 8002126:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800212a:	2a08      	cmp	r2, #8
 800212c:	d102      	bne.n	8002134 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	025f      	lsls	r7, r3, #9
 8002132:	d508      	bpl.n	8002146 <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002134:	4a63      	ldr	r2, [pc, #396]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 8002136:	6893      	ldr	r3, [r2, #8]
 8002138:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800213c:	2b0c      	cmp	r3, #12
 800213e:	d111      	bne.n	8002164 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002140:	6853      	ldr	r3, [r2, #4]
 8002142:	025e      	lsls	r6, r3, #9
 8002144:	d40e      	bmi.n	8002164 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002146:	4b5f      	ldr	r3, [pc, #380]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	0795      	lsls	r5, r2, #30
 800214c:	d502      	bpl.n	8002154 <HAL_RCC_OscConfig+0x11c>
 800214e:	68e2      	ldr	r2, [r4, #12]
 8002150:	2a01      	cmp	r2, #1
 8002152:	d1a6      	bne.n	80020a2 <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	6921      	ldr	r1, [r4, #16]
 8002158:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800215c:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002160:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002162:	e772      	b.n	800204a <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002164:	68e2      	ldr	r2, [r4, #12]
 8002166:	4b58      	ldr	r3, [pc, #352]	; (80022c8 <HAL_RCC_OscConfig+0x290>)
 8002168:	b1b2      	cbz	r2, 8002198 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 800216a:	2201      	movs	r2, #1
 800216c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800216e:	f7fe ff59 	bl	8001024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002172:	4d54      	ldr	r5, [pc, #336]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8002174:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002176:	682b      	ldr	r3, [r5, #0]
 8002178:	0798      	lsls	r0, r3, #30
 800217a:	d507      	bpl.n	800218c <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800217c:	682b      	ldr	r3, [r5, #0]
 800217e:	6922      	ldr	r2, [r4, #16]
 8002180:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002184:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002188:	602b      	str	r3, [r5, #0]
 800218a:	e75e      	b.n	800204a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800218c:	f7fe ff4a 	bl	8001024 <HAL_GetTick>
 8002190:	1b80      	subs	r0, r0, r6
 8002192:	2802      	cmp	r0, #2
 8002194:	d9ef      	bls.n	8002176 <HAL_RCC_OscConfig+0x13e>
 8002196:	e79c      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8002198:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800219a:	f7fe ff43 	bl	8001024 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	4d49      	ldr	r5, [pc, #292]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80021a0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021a2:	682b      	ldr	r3, [r5, #0]
 80021a4:	0799      	lsls	r1, r3, #30
 80021a6:	f57f af50 	bpl.w	800204a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021aa:	f7fe ff3b 	bl	8001024 <HAL_GetTick>
 80021ae:	1b80      	subs	r0, r0, r6
 80021b0:	2802      	cmp	r0, #2
 80021b2:	d9f6      	bls.n	80021a2 <HAL_RCC_OscConfig+0x16a>
 80021b4:	e78d      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021b6:	6962      	ldr	r2, [r4, #20]
 80021b8:	4b44      	ldr	r3, [pc, #272]	; (80022cc <HAL_RCC_OscConfig+0x294>)
 80021ba:	b17a      	cbz	r2, 80021dc <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 80021bc:	2201      	movs	r2, #1
 80021be:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80021c0:	f7fe ff30 	bl	8001024 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c4:	4d3f      	ldr	r5, [pc, #252]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80021c6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80021ca:	079f      	lsls	r7, r3, #30
 80021cc:	f53f af41 	bmi.w	8002052 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021d0:	f7fe ff28 	bl	8001024 <HAL_GetTick>
 80021d4:	1b80      	subs	r0, r0, r6
 80021d6:	2802      	cmp	r0, #2
 80021d8:	d9f6      	bls.n	80021c8 <HAL_RCC_OscConfig+0x190>
 80021da:	e77a      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 80021dc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80021de:	f7fe ff21 	bl	8001024 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e2:	4d38      	ldr	r5, [pc, #224]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 80021e4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80021e8:	0798      	lsls	r0, r3, #30
 80021ea:	f57f af32 	bpl.w	8002052 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021ee:	f7fe ff19 	bl	8001024 <HAL_GetTick>
 80021f2:	1b80      	subs	r0, r0, r6
 80021f4:	2802      	cmp	r0, #2
 80021f6:	d9f6      	bls.n	80021e6 <HAL_RCC_OscConfig+0x1ae>
 80021f8:	e76b      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021fa:	4b32      	ldr	r3, [pc, #200]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 80021fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021fe:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002202:	d128      	bne.n	8002256 <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002204:	9201      	str	r2, [sp, #4]
 8002206:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002208:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800220c:	641a      	str	r2, [r3, #64]	; 0x40
 800220e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002214:	9301      	str	r3, [sp, #4]
 8002216:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002218:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221a:	4d2d      	ldr	r5, [pc, #180]	; (80022d0 <HAL_RCC_OscConfig+0x298>)
 800221c:	682b      	ldr	r3, [r5, #0]
 800221e:	05d9      	lsls	r1, r3, #23
 8002220:	d51b      	bpl.n	800225a <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002222:	68a3      	ldr	r3, [r4, #8]
 8002224:	4d27      	ldr	r5, [pc, #156]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 8002226:	2b01      	cmp	r3, #1
 8002228:	d127      	bne.n	800227a <HAL_RCC_OscConfig+0x242>
 800222a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002232:	f7fe fef7 	bl	8001024 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002236:	4d23      	ldr	r5, [pc, #140]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8002238:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800223a:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800223e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002240:	079b      	lsls	r3, r3, #30
 8002242:	d539      	bpl.n	80022b8 <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8002244:	2e00      	cmp	r6, #0
 8002246:	f43f af08 	beq.w	800205a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800224a:	4a1e      	ldr	r2, [pc, #120]	; (80022c4 <HAL_RCC_OscConfig+0x28c>)
 800224c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800224e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002252:	6413      	str	r3, [r2, #64]	; 0x40
 8002254:	e701      	b.n	800205a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8002256:	2600      	movs	r6, #0
 8002258:	e7df      	b.n	800221a <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800225a:	682b      	ldr	r3, [r5, #0]
 800225c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002260:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002262:	f7fe fedf 	bl	8001024 <HAL_GetTick>
 8002266:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002268:	682b      	ldr	r3, [r5, #0]
 800226a:	05da      	lsls	r2, r3, #23
 800226c:	d4d9      	bmi.n	8002222 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800226e:	f7fe fed9 	bl	8001024 <HAL_GetTick>
 8002272:	1bc0      	subs	r0, r0, r7
 8002274:	2802      	cmp	r0, #2
 8002276:	d9f7      	bls.n	8002268 <HAL_RCC_OscConfig+0x230>
 8002278:	e72b      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800227a:	2b05      	cmp	r3, #5
 800227c:	d104      	bne.n	8002288 <HAL_RCC_OscConfig+0x250>
 800227e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002280:	f043 0304 	orr.w	r3, r3, #4
 8002284:	672b      	str	r3, [r5, #112]	; 0x70
 8002286:	e7d0      	b.n	800222a <HAL_RCC_OscConfig+0x1f2>
 8002288:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800228a:	f022 0201 	bic.w	r2, r2, #1
 800228e:	672a      	str	r2, [r5, #112]	; 0x70
 8002290:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002292:	f022 0204 	bic.w	r2, r2, #4
 8002296:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1ca      	bne.n	8002232 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 800229c:	f7fe fec2 	bl	8001024 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022a0:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80022a4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022a6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80022a8:	0798      	lsls	r0, r3, #30
 80022aa:	d5cb      	bpl.n	8002244 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022ac:	f7fe feba 	bl	8001024 <HAL_GetTick>
 80022b0:	1bc0      	subs	r0, r0, r7
 80022b2:	4540      	cmp	r0, r8
 80022b4:	d9f7      	bls.n	80022a6 <HAL_RCC_OscConfig+0x26e>
 80022b6:	e70c      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022b8:	f7fe feb4 	bl	8001024 <HAL_GetTick>
 80022bc:	1bc0      	subs	r0, r0, r7
 80022be:	4540      	cmp	r0, r8
 80022c0:	d9bd      	bls.n	800223e <HAL_RCC_OscConfig+0x206>
 80022c2:	e706      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
 80022c4:	40023800 	.word	0x40023800
 80022c8:	42470000 	.word	0x42470000
 80022cc:	42470e80 	.word	0x42470e80
 80022d0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80022d4:	4d23      	ldr	r5, [pc, #140]	; (8002364 <HAL_RCC_OscConfig+0x32c>)
 80022d6:	68ab      	ldr	r3, [r5, #8]
 80022d8:	f003 030c 	and.w	r3, r3, #12
 80022dc:	2b08      	cmp	r3, #8
 80022de:	f43f aee0 	beq.w	80020a2 <HAL_RCC_OscConfig+0x6a>
 80022e2:	4e21      	ldr	r6, [pc, #132]	; (8002368 <HAL_RCC_OscConfig+0x330>)
 80022e4:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022e6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80022e8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022ea:	d12d      	bne.n	8002348 <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 80022ec:	f7fe fe9a 	bl	8001024 <HAL_GetTick>
 80022f0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022f2:	682b      	ldr	r3, [r5, #0]
 80022f4:	0199      	lsls	r1, r3, #6
 80022f6:	d421      	bmi.n	800233c <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f8:	6a22      	ldr	r2, [r4, #32]
 80022fa:	69e3      	ldr	r3, [r4, #28]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002300:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002304:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002306:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800230a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800230c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002310:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002312:	4c14      	ldr	r4, [pc, #80]	; (8002364 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002314:	0852      	lsrs	r2, r2, #1
 8002316:	3a01      	subs	r2, #1
 8002318:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800231c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800231e:	2301      	movs	r3, #1
 8002320:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002322:	f7fe fe7f 	bl	8001024 <HAL_GetTick>
 8002326:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002328:	6823      	ldr	r3, [r4, #0]
 800232a:	019a      	lsls	r2, r3, #6
 800232c:	f53f ae99 	bmi.w	8002062 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002330:	f7fe fe78 	bl	8001024 <HAL_GetTick>
 8002334:	1b40      	subs	r0, r0, r5
 8002336:	2802      	cmp	r0, #2
 8002338:	d9f6      	bls.n	8002328 <HAL_RCC_OscConfig+0x2f0>
 800233a:	e6ca      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800233c:	f7fe fe72 	bl	8001024 <HAL_GetTick>
 8002340:	1bc0      	subs	r0, r0, r7
 8002342:	2802      	cmp	r0, #2
 8002344:	d9d5      	bls.n	80022f2 <HAL_RCC_OscConfig+0x2ba>
 8002346:	e6c4      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8002348:	f7fe fe6c 	bl	8001024 <HAL_GetTick>
 800234c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800234e:	682b      	ldr	r3, [r5, #0]
 8002350:	019b      	lsls	r3, r3, #6
 8002352:	f57f ae86 	bpl.w	8002062 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002356:	f7fe fe65 	bl	8001024 <HAL_GetTick>
 800235a:	1b00      	subs	r0, r0, r4
 800235c:	2802      	cmp	r0, #2
 800235e:	d9f6      	bls.n	800234e <HAL_RCC_OscConfig+0x316>
 8002360:	e6b7      	b.n	80020d2 <HAL_RCC_OscConfig+0x9a>
 8002362:	bf00      	nop
 8002364:	40023800 	.word	0x40023800
 8002368:	42470060 	.word	0x42470060

0800236c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800236c:	6a03      	ldr	r3, [r0, #32]
 800236e:	f023 0301 	bic.w	r3, r3, #1
 8002372:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002374:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002376:	6842      	ldr	r2, [r0, #4]
{
 8002378:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800237a:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800237c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800237e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002382:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002384:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002386:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800238a:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800238c:	4c0c      	ldr	r4, [pc, #48]	; (80023c0 <TIM_OC1_SetConfig+0x54>)
 800238e:	42a0      	cmp	r0, r4
 8002390:	d009      	beq.n	80023a6 <TIM_OC1_SetConfig+0x3a>
 8002392:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002396:	42a0      	cmp	r0, r4
 8002398:	d005      	beq.n	80023a6 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800239a:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800239c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800239e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80023a0:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80023a2:	6203      	str	r3, [r0, #32]
} 
 80023a4:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 80023a6:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 80023a8:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 80023aa:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80023ae:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 80023b0:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80023b2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80023b6:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80023b8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80023bc:	4322      	orrs	r2, r4
 80023be:	e7ec      	b.n	800239a <TIM_OC1_SetConfig+0x2e>
 80023c0:	40010000 	.word	0x40010000

080023c4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023c4:	6a03      	ldr	r3, [r0, #32]
 80023c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023ca:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023cc:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80023ce:	6842      	ldr	r2, [r0, #4]
{
 80023d0:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023d2:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023d4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80023d6:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80023da:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023dc:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80023de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023e2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80023e6:	4c0e      	ldr	r4, [pc, #56]	; (8002420 <TIM_OC3_SetConfig+0x5c>)
 80023e8:	42a0      	cmp	r0, r4
 80023ea:	d009      	beq.n	8002400 <TIM_OC3_SetConfig+0x3c>
 80023ec:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80023f0:	42a0      	cmp	r0, r4
 80023f2:	d005      	beq.n	8002400 <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023f4:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80023f6:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80023f8:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80023fa:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023fc:	6203      	str	r3, [r0, #32]
}
 80023fe:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002400:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002402:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002404:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002408:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800240c:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800240e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002412:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002414:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002418:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 800241c:	e7ea      	b.n	80023f4 <TIM_OC3_SetConfig+0x30>
 800241e:	bf00      	nop
 8002420:	40010000 	.word	0x40010000

08002424 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002424:	6a03      	ldr	r3, [r0, #32]
 8002426:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800242a:	6203      	str	r3, [r0, #32]
{
 800242c:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800242e:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002430:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002432:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002434:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002436:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800243a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800243e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002440:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002444:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002448:	4d09      	ldr	r5, [pc, #36]	; (8002470 <TIM_OC4_SetConfig+0x4c>)
 800244a:	42a8      	cmp	r0, r5
 800244c:	d009      	beq.n	8002462 <TIM_OC4_SetConfig+0x3e>
 800244e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002452:	42a8      	cmp	r0, r5
 8002454:	d005      	beq.n	8002462 <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002456:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002458:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800245a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800245c:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800245e:	6204      	str	r4, [r0, #32]
}
 8002460:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002462:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002464:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002468:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 800246c:	e7f3      	b.n	8002456 <TIM_OC4_SetConfig+0x32>
 800246e:	bf00      	nop
 8002470:	40010000 	.word	0x40010000

08002474 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002474:	6803      	ldr	r3, [r0, #0]
 8002476:	68da      	ldr	r2, [r3, #12]
 8002478:	f042 0201 	orr.w	r2, r2, #1
 800247c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	f042 0201 	orr.w	r2, r2, #1
 8002484:	601a      	str	r2, [r3, #0]
}
 8002486:	2000      	movs	r0, #0
 8002488:	4770      	bx	lr

0800248a <HAL_TIM_PWM_MspInit>:
 800248a:	4770      	bx	lr

0800248c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800248c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002490:	2b01      	cmp	r3, #1
{
 8002492:	b570      	push	{r4, r5, r6, lr}
 8002494:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002498:	d01c      	beq.n	80024d4 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800249a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800249e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80024a0:	2201      	movs	r2, #1
 80024a2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 80024a6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024a8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80024ac:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80024b0:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80024b2:	680a      	ldr	r2, [r1, #0]
 80024b4:	2a40      	cmp	r2, #64	; 0x40
 80024b6:	d079      	beq.n	80025ac <HAL_TIM_ConfigClockSource+0x120>
 80024b8:	d819      	bhi.n	80024ee <HAL_TIM_ConfigClockSource+0x62>
 80024ba:	2a10      	cmp	r2, #16
 80024bc:	f000 8093 	beq.w	80025e6 <HAL_TIM_ConfigClockSource+0x15a>
 80024c0:	d80a      	bhi.n	80024d8 <HAL_TIM_ConfigClockSource+0x4c>
 80024c2:	2a00      	cmp	r2, #0
 80024c4:	f000 8089 	beq.w	80025da <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80024c8:	2301      	movs	r3, #1
 80024ca:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80024ce:	2300      	movs	r3, #0
 80024d0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80024d4:	4618      	mov	r0, r3
}
 80024d6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80024d8:	2a20      	cmp	r2, #32
 80024da:	f000 808a 	beq.w	80025f2 <HAL_TIM_ConfigClockSource+0x166>
 80024de:	2a30      	cmp	r2, #48	; 0x30
 80024e0:	d1f2      	bne.n	80024c8 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024e2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80024e8:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80024ec:	e036      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80024ee:	2a70      	cmp	r2, #112	; 0x70
 80024f0:	d036      	beq.n	8002560 <HAL_TIM_ConfigClockSource+0xd4>
 80024f2:	d81b      	bhi.n	800252c <HAL_TIM_ConfigClockSource+0xa0>
 80024f4:	2a50      	cmp	r2, #80	; 0x50
 80024f6:	d042      	beq.n	800257e <HAL_TIM_ConfigClockSource+0xf2>
 80024f8:	2a60      	cmp	r2, #96	; 0x60
 80024fa:	d1e5      	bne.n	80024c8 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024fc:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80024fe:	684d      	ldr	r5, [r1, #4]
 8002500:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002502:	f024 0410 	bic.w	r4, r4, #16
 8002506:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002508:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800250a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800250c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002510:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002514:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002518:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800251c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800251e:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002520:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002522:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002526:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800252a:	e017      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800252c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002530:	d011      	beq.n	8002556 <HAL_TIM_ConfigClockSource+0xca>
 8002532:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002536:	d1c7      	bne.n	80024c8 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002538:	688a      	ldr	r2, [r1, #8]
 800253a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800253c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800253e:	68c9      	ldr	r1, [r1, #12]
 8002540:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002542:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002546:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800254a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800254c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002554:	e002      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800255c:	609a      	str	r2, [r3, #8]
 800255e:	e7b3      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002560:	688a      	ldr	r2, [r1, #8]
 8002562:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002564:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002566:	68c9      	ldr	r1, [r1, #12]
 8002568:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800256a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800256e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002572:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002574:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002576:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002578:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800257c:	e7ee      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800257e:	684c      	ldr	r4, [r1, #4]
 8002580:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002582:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002584:	6a1d      	ldr	r5, [r3, #32]
 8002586:	f025 0501 	bic.w	r5, r5, #1
 800258a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800258c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800258e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002592:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002596:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800259a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800259c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800259e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80025a0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025a2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80025a6:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80025aa:	e7d7      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80025ac:	684c      	ldr	r4, [r1, #4]
 80025ae:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80025b0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025b2:	6a1d      	ldr	r5, [r3, #32]
 80025b4:	f025 0501 	bic.w	r5, r5, #1
 80025b8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80025ba:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025bc:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025c4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80025c8:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80025ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025cc:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80025ce:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025d0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80025d4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80025d8:	e7c0      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025da:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025dc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80025e0:	f042 0207 	orr.w	r2, r2, #7
 80025e4:	e7ba      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025e6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80025ec:	f042 0217 	orr.w	r2, r2, #23
 80025f0:	e7b4      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025f2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80025f8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80025fc:	e7ae      	b.n	800255c <HAL_TIM_ConfigClockSource+0xd0>
	...

08002600 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002600:	4a2e      	ldr	r2, [pc, #184]	; (80026bc <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8002602:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002604:	4290      	cmp	r0, r2
 8002606:	d012      	beq.n	800262e <TIM_Base_SetConfig+0x2e>
 8002608:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800260c:	d00f      	beq.n	800262e <TIM_Base_SetConfig+0x2e>
 800260e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002612:	4290      	cmp	r0, r2
 8002614:	d00b      	beq.n	800262e <TIM_Base_SetConfig+0x2e>
 8002616:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800261a:	4290      	cmp	r0, r2
 800261c:	d007      	beq.n	800262e <TIM_Base_SetConfig+0x2e>
 800261e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002622:	4290      	cmp	r0, r2
 8002624:	d003      	beq.n	800262e <TIM_Base_SetConfig+0x2e>
 8002626:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800262a:	4290      	cmp	r0, r2
 800262c:	d11d      	bne.n	800266a <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800262e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002630:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002634:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002636:	4a21      	ldr	r2, [pc, #132]	; (80026bc <TIM_Base_SetConfig+0xbc>)
 8002638:	4290      	cmp	r0, r2
 800263a:	d104      	bne.n	8002646 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800263c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800263e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002642:	4313      	orrs	r3, r2
 8002644:	e028      	b.n	8002698 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002646:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800264a:	d0f7      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 800264c:	4a1c      	ldr	r2, [pc, #112]	; (80026c0 <TIM_Base_SetConfig+0xc0>)
 800264e:	4290      	cmp	r0, r2
 8002650:	d0f4      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 8002652:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002656:	4290      	cmp	r0, r2
 8002658:	d0f0      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 800265a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800265e:	4290      	cmp	r0, r2
 8002660:	d0ec      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 8002662:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002666:	4290      	cmp	r0, r2
 8002668:	d0e8      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 800266a:	4a16      	ldr	r2, [pc, #88]	; (80026c4 <TIM_Base_SetConfig+0xc4>)
 800266c:	4290      	cmp	r0, r2
 800266e:	d0e5      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 8002670:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002674:	4290      	cmp	r0, r2
 8002676:	d0e1      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 8002678:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800267c:	4290      	cmp	r0, r2
 800267e:	d0dd      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 8002680:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002684:	4290      	cmp	r0, r2
 8002686:	d0d9      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 8002688:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800268c:	4290      	cmp	r0, r2
 800268e:	d0d5      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
 8002690:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002694:	4290      	cmp	r0, r2
 8002696:	d0d1      	beq.n	800263c <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8002698:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800269a:	688b      	ldr	r3, [r1, #8]
 800269c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800269e:	680b      	ldr	r3, [r1, #0]
 80026a0:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80026a2:	4b06      	ldr	r3, [pc, #24]	; (80026bc <TIM_Base_SetConfig+0xbc>)
 80026a4:	4298      	cmp	r0, r3
 80026a6:	d006      	beq.n	80026b6 <TIM_Base_SetConfig+0xb6>
 80026a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026ac:	4298      	cmp	r0, r3
 80026ae:	d002      	beq.n	80026b6 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 80026b0:	2301      	movs	r3, #1
 80026b2:	6143      	str	r3, [r0, #20]
}
 80026b4:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80026b6:	690b      	ldr	r3, [r1, #16]
 80026b8:	6303      	str	r3, [r0, #48]	; 0x30
 80026ba:	e7f9      	b.n	80026b0 <TIM_Base_SetConfig+0xb0>
 80026bc:	40010000 	.word	0x40010000
 80026c0:	40000400 	.word	0x40000400
 80026c4:	40014000 	.word	0x40014000

080026c8 <HAL_TIM_Base_Init>:
{ 
 80026c8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80026ca:	4604      	mov	r4, r0
 80026cc:	b1a0      	cbz	r0, 80026f8 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80026ce:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80026d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80026d6:	b91b      	cbnz	r3, 80026e0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80026d8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80026dc:	f003 f930 	bl	8005940 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80026e0:	2302      	movs	r3, #2
 80026e2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80026e6:	6820      	ldr	r0, [r4, #0]
 80026e8:	1d21      	adds	r1, r4, #4
 80026ea:	f7ff ff89 	bl	8002600 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80026ee:	2301      	movs	r3, #1
 80026f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80026f4:	2000      	movs	r0, #0
 80026f6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026f8:	2001      	movs	r0, #1
}
 80026fa:	bd10      	pop	{r4, pc}

080026fc <HAL_TIM_PWM_Init>:
{
 80026fc:	b510      	push	{r4, lr}
  if(htim == NULL)
 80026fe:	4604      	mov	r4, r0
 8002700:	b1a0      	cbz	r0, 800272c <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002702:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002706:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800270a:	b91b      	cbnz	r3, 8002714 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800270c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8002710:	f7ff febb 	bl	800248a <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8002714:	2302      	movs	r3, #2
 8002716:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800271a:	6820      	ldr	r0, [r4, #0]
 800271c:	1d21      	adds	r1, r4, #4
 800271e:	f7ff ff6f 	bl	8002600 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002722:	2301      	movs	r3, #1
 8002724:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002728:	2000      	movs	r0, #0
 800272a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800272c:	2001      	movs	r0, #1
}  
 800272e:	bd10      	pop	{r4, pc}

08002730 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002730:	6a03      	ldr	r3, [r0, #32]
 8002732:	f023 0310 	bic.w	r3, r3, #16
 8002736:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002738:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800273a:	6842      	ldr	r2, [r0, #4]
{
 800273c:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 800273e:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002740:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002742:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002746:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800274a:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800274c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002750:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002754:	4c0d      	ldr	r4, [pc, #52]	; (800278c <TIM_OC2_SetConfig+0x5c>)
 8002756:	42a0      	cmp	r0, r4
 8002758:	d009      	beq.n	800276e <TIM_OC2_SetConfig+0x3e>
 800275a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800275e:	42a0      	cmp	r0, r4
 8002760:	d005      	beq.n	800276e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8002762:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002764:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002766:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002768:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800276a:	6203      	str	r3, [r0, #32]
}
 800276c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800276e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002770:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002772:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002776:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800277a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800277c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002780:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002782:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002786:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800278a:	e7ea      	b.n	8002762 <TIM_OC2_SetConfig+0x32>
 800278c:	40010000 	.word	0x40010000

08002790 <HAL_TIM_PWM_ConfigChannel>:
{
 8002790:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002792:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002796:	2b01      	cmp	r3, #1
{
 8002798:	4604      	mov	r4, r0
 800279a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800279e:	d025      	beq.n	80027ec <HAL_TIM_PWM_ConfigChannel+0x5c>
 80027a0:	2301      	movs	r3, #1
 80027a2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80027a6:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 80027aa:	2a0c      	cmp	r2, #12
 80027ac:	d818      	bhi.n	80027e0 <HAL_TIM_PWM_ConfigChannel+0x50>
 80027ae:	e8df f002 	tbb	[pc, r2]
 80027b2:	1707      	.short	0x1707
 80027b4:	171e1717 	.word	0x171e1717
 80027b8:	172f1717 	.word	0x172f1717
 80027bc:	1717      	.short	0x1717
 80027be:	40          	.byte	0x40
 80027bf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80027c0:	6820      	ldr	r0, [r4, #0]
 80027c2:	f7ff fdd3 	bl	800236c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027c6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027c8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80027ca:	699a      	ldr	r2, [r3, #24]
 80027cc:	f042 0208 	orr.w	r2, r2, #8
 80027d0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80027d2:	699a      	ldr	r2, [r3, #24]
 80027d4:	f022 0204 	bic.w	r2, r2, #4
 80027d8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80027da:	699a      	ldr	r2, [r3, #24]
 80027dc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027de:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80027e0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80027e2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80027e4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80027e8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80027ec:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80027ee:	6820      	ldr	r0, [r4, #0]
 80027f0:	f7ff ff9e 	bl	8002730 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027f4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027f6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80027f8:	699a      	ldr	r2, [r3, #24]
 80027fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002800:	699a      	ldr	r2, [r3, #24]
 8002802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002808:	699a      	ldr	r2, [r3, #24]
 800280a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800280e:	e7e6      	b.n	80027de <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002810:	6820      	ldr	r0, [r4, #0]
 8002812:	f7ff fdd7 	bl	80023c4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002816:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002818:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800281a:	69da      	ldr	r2, [r3, #28]
 800281c:	f042 0208 	orr.w	r2, r2, #8
 8002820:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002822:	69da      	ldr	r2, [r3, #28]
 8002824:	f022 0204 	bic.w	r2, r2, #4
 8002828:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800282a:	69da      	ldr	r2, [r3, #28]
 800282c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800282e:	61da      	str	r2, [r3, #28]
    break;
 8002830:	e7d6      	b.n	80027e0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002832:	6820      	ldr	r0, [r4, #0]
 8002834:	f7ff fdf6 	bl	8002424 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002838:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800283a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800283c:	69da      	ldr	r2, [r3, #28]
 800283e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002842:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002844:	69da      	ldr	r2, [r3, #28]
 8002846:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800284a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800284c:	69da      	ldr	r2, [r3, #28]
 800284e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002852:	e7ec      	b.n	800282e <HAL_TIM_PWM_ConfigChannel+0x9e>

08002854 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8002854:	6a03      	ldr	r3, [r0, #32]
{
 8002856:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8002858:	2401      	movs	r4, #1
 800285a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800285c:	ea23 0304 	bic.w	r3, r3, r4
 8002860:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002862:	6a03      	ldr	r3, [r0, #32]
 8002864:	408a      	lsls	r2, r1
 8002866:	431a      	orrs	r2, r3
 8002868:	6202      	str	r2, [r0, #32]
 800286a:	bd10      	pop	{r4, pc}

0800286c <HAL_TIM_PWM_Start>:
{
 800286c:	b510      	push	{r4, lr}
 800286e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002870:	2201      	movs	r2, #1
 8002872:	6800      	ldr	r0, [r0, #0]
 8002874:	f7ff ffee 	bl	8002854 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8002878:	6823      	ldr	r3, [r4, #0]
 800287a:	4a08      	ldr	r2, [pc, #32]	; (800289c <HAL_TIM_PWM_Start+0x30>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d003      	beq.n	8002888 <HAL_TIM_PWM_Start+0x1c>
 8002880:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002884:	4293      	cmp	r3, r2
 8002886:	d103      	bne.n	8002890 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8002888:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800288a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800288e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	601a      	str	r2, [r3, #0]
} 
 8002898:	2000      	movs	r0, #0
 800289a:	bd10      	pop	{r4, pc}
 800289c:	40010000 	.word	0x40010000

080028a0 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80028a0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80028a4:	2b01      	cmp	r3, #1
{
 80028a6:	b510      	push	{r4, lr}
 80028a8:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80028ac:	d018      	beq.n	80028e0 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80028ae:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80028b2:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80028b4:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80028b6:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80028b8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80028ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80028be:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	4322      	orrs	r2, r4
 80028c4:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028cc:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80028d4:	2301      	movs	r3, #1
 80028d6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80028da:	2300      	movs	r3, #0
 80028dc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80028e0:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 80028e2:	bd10      	pop	{r4, pc}

080028e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80028e4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d01f      	beq.n	800292c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80028ec:	68cb      	ldr	r3, [r1, #12]
 80028ee:	688a      	ldr	r2, [r1, #8]
 80028f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80028f6:	684a      	ldr	r2, [r1, #4]
 80028f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028fc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80028fe:	680a      	ldr	r2, [r1, #0]
 8002900:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002904:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002906:	690a      	ldr	r2, [r1, #16]
 8002908:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800290c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800290e:	694a      	ldr	r2, [r1, #20]
 8002910:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002914:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002916:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002918:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800291c:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800291e:	6802      	ldr	r2, [r0, #0]
 8002920:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8002922:	2300      	movs	r3, #0
 8002924:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8002928:	4618      	mov	r0, r3
 800292a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800292c:	2002      	movs	r0, #2
}
 800292e:	4770      	bx	lr

08002930 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002930:	6803      	ldr	r3, [r0, #0]
 8002932:	68da      	ldr	r2, [r3, #12]
 8002934:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002938:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800293a:	695a      	ldr	r2, [r3, #20]
 800293c:	f022 0201 	bic.w	r2, r2, #1
 8002940:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002942:	2320      	movs	r3, #32
 8002944:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002948:	4770      	bx	lr
	...

0800294c <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800294c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002950:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002952:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8002954:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002956:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002958:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800295c:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800295e:	6133      	str	r3, [r6, #16]
{
 8002960:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002962:	6883      	ldr	r3, [r0, #8]
 8002964:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8002966:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002968:	4303      	orrs	r3, r0
 800296a:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800296c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002970:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002972:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002976:	430b      	orrs	r3, r1
 8002978:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800297a:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800297c:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800297e:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002980:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8002984:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002986:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800298a:	6173      	str	r3, [r6, #20]
 800298c:	4b7a      	ldr	r3, [pc, #488]	; (8002b78 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800298e:	d17c      	bne.n	8002a8a <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002990:	429e      	cmp	r6, r3
 8002992:	d003      	beq.n	800299c <UART_SetConfig+0x50>
 8002994:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002998:	429e      	cmp	r6, r3
 800299a:	d144      	bne.n	8002a26 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800299c:	f7ff faf4 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 80029a0:	2519      	movs	r5, #25
 80029a2:	fb05 f300 	mul.w	r3, r5, r0
 80029a6:	6860      	ldr	r0, [r4, #4]
 80029a8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80029ac:	0040      	lsls	r0, r0, #1
 80029ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80029b2:	fbb3 f3f9 	udiv	r3, r3, r9
 80029b6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80029ba:	f7ff fae5 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 80029be:	6863      	ldr	r3, [r4, #4]
 80029c0:	4368      	muls	r0, r5
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	fbb0 f7f3 	udiv	r7, r0, r3
 80029c8:	f7ff fade 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 80029cc:	6863      	ldr	r3, [r4, #4]
 80029ce:	4368      	muls	r0, r5
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d6:	fbb3 f3f9 	udiv	r3, r3, r9
 80029da:	fb09 7313 	mls	r3, r9, r3, r7
 80029de:	00db      	lsls	r3, r3, #3
 80029e0:	3332      	adds	r3, #50	; 0x32
 80029e2:	fbb3 f3f9 	udiv	r3, r3, r9
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80029ec:	f7ff facc 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 80029f0:	6862      	ldr	r2, [r4, #4]
 80029f2:	4368      	muls	r0, r5
 80029f4:	0052      	lsls	r2, r2, #1
 80029f6:	fbb0 faf2 	udiv	sl, r0, r2
 80029fa:	f7ff fac5 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80029fe:	6863      	ldr	r3, [r4, #4]
 8002a00:	4368      	muls	r0, r5
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a08:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a0c:	fb09 a313 	mls	r3, r9, r3, sl
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	3332      	adds	r3, #50	; 0x32
 8002a14:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002a1e:	443b      	add	r3, r7
 8002a20:	60b3      	str	r3, [r6, #8]
 8002a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002a26:	f7ff fa9f 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002a2a:	2519      	movs	r5, #25
 8002a2c:	fb05 f300 	mul.w	r3, r5, r0
 8002a30:	6860      	ldr	r0, [r4, #4]
 8002a32:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002a36:	0040      	lsls	r0, r0, #1
 8002a38:	fbb3 f3f0 	udiv	r3, r3, r0
 8002a3c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a40:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002a44:	f7ff fa90 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002a48:	6863      	ldr	r3, [r4, #4]
 8002a4a:	4368      	muls	r0, r5
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	fbb0 f7f3 	udiv	r7, r0, r3
 8002a52:	f7ff fa89 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002a56:	6863      	ldr	r3, [r4, #4]
 8002a58:	4368      	muls	r0, r5
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a60:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a64:	fb09 7313 	mls	r3, r9, r3, r7
 8002a68:	00db      	lsls	r3, r3, #3
 8002a6a:	3332      	adds	r3, #50	; 0x32
 8002a6c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002a76:	f7ff fa77 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002a7a:	6862      	ldr	r2, [r4, #4]
 8002a7c:	4368      	muls	r0, r5
 8002a7e:	0052      	lsls	r2, r2, #1
 8002a80:	fbb0 faf2 	udiv	sl, r0, r2
 8002a84:	f7ff fa70 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002a88:	e7b9      	b.n	80029fe <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a8a:	429e      	cmp	r6, r3
 8002a8c:	d002      	beq.n	8002a94 <UART_SetConfig+0x148>
 8002a8e:	4b3b      	ldr	r3, [pc, #236]	; (8002b7c <UART_SetConfig+0x230>)
 8002a90:	429e      	cmp	r6, r3
 8002a92:	d140      	bne.n	8002b16 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002a94:	f7ff fa78 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 8002a98:	6867      	ldr	r7, [r4, #4]
 8002a9a:	2519      	movs	r5, #25
 8002a9c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002aa0:	fb05 f300 	mul.w	r3, r5, r0
 8002aa4:	00bf      	lsls	r7, r7, #2
 8002aa6:	fbb3 f3f7 	udiv	r3, r3, r7
 8002aaa:	fbb3 f3f9 	udiv	r3, r3, r9
 8002aae:	011f      	lsls	r7, r3, #4
 8002ab0:	f7ff fa6a 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 8002ab4:	6863      	ldr	r3, [r4, #4]
 8002ab6:	4368      	muls	r0, r5
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	fbb0 f8f3 	udiv	r8, r0, r3
 8002abe:	f7ff fa63 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 8002ac2:	6863      	ldr	r3, [r4, #4]
 8002ac4:	4368      	muls	r0, r5
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002acc:	fbb3 f3f9 	udiv	r3, r3, r9
 8002ad0:	fb09 8313 	mls	r3, r9, r3, r8
 8002ad4:	011b      	lsls	r3, r3, #4
 8002ad6:	3332      	adds	r3, #50	; 0x32
 8002ad8:	fbb3 f3f9 	udiv	r3, r3, r9
 8002adc:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002ae0:	f7ff fa52 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
 8002ae4:	6862      	ldr	r2, [r4, #4]
 8002ae6:	4368      	muls	r0, r5
 8002ae8:	0092      	lsls	r2, r2, #2
 8002aea:	fbb0 faf2 	udiv	sl, r0, r2
 8002aee:	f7ff fa4b 	bl	8001f88 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002af2:	6863      	ldr	r3, [r4, #4]
 8002af4:	4368      	muls	r0, r5
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002afc:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b00:	fb09 a313 	mls	r3, r9, r3, sl
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	3332      	adds	r3, #50	; 0x32
 8002b08:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	ea43 0308 	orr.w	r3, r3, r8
 8002b14:	e783      	b.n	8002a1e <UART_SetConfig+0xd2>
 8002b16:	f7ff fa27 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002b1a:	6867      	ldr	r7, [r4, #4]
 8002b1c:	2519      	movs	r5, #25
 8002b1e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002b22:	fb05 f300 	mul.w	r3, r5, r0
 8002b26:	00bf      	lsls	r7, r7, #2
 8002b28:	fbb3 f3f7 	udiv	r3, r3, r7
 8002b2c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b30:	011f      	lsls	r7, r3, #4
 8002b32:	f7ff fa19 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002b36:	6863      	ldr	r3, [r4, #4]
 8002b38:	4368      	muls	r0, r5
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	fbb0 f8f3 	udiv	r8, r0, r3
 8002b40:	f7ff fa12 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002b44:	6863      	ldr	r3, [r4, #4]
 8002b46:	4368      	muls	r0, r5
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b4e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b52:	fb09 8313 	mls	r3, r9, r3, r8
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	3332      	adds	r3, #50	; 0x32
 8002b5a:	fbb3 f3f9 	udiv	r3, r3, r9
 8002b5e:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002b62:	f7ff fa01 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002b66:	6862      	ldr	r2, [r4, #4]
 8002b68:	4368      	muls	r0, r5
 8002b6a:	0092      	lsls	r2, r2, #2
 8002b6c:	fbb0 faf2 	udiv	sl, r0, r2
 8002b70:	f7ff f9fa 	bl	8001f68 <HAL_RCC_GetPCLK1Freq>
 8002b74:	e7bd      	b.n	8002af2 <UART_SetConfig+0x1a6>
 8002b76:	bf00      	nop
 8002b78:	40011000 	.word	0x40011000
 8002b7c:	40011400 	.word	0x40011400

08002b80 <HAL_UART_Init>:
{
 8002b80:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002b82:	4604      	mov	r4, r0
 8002b84:	b340      	cbz	r0, 8002bd8 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002b86:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002b8a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b8e:	b91b      	cbnz	r3, 8002b98 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002b90:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002b94:	f003 f800 	bl	8005b98 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002b98:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002b9a:	2324      	movs	r3, #36	; 0x24
 8002b9c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002ba0:	68d3      	ldr	r3, [r2, #12]
 8002ba2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ba6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002ba8:	4620      	mov	r0, r4
 8002baa:	f7ff fecf 	bl	800294c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bae:	6823      	ldr	r3, [r4, #0]
 8002bb0:	691a      	ldr	r2, [r3, #16]
 8002bb2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002bb6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bb8:	695a      	ldr	r2, [r3, #20]
 8002bba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002bbe:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bc6:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc8:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002bca:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bcc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002bce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002bd2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002bd6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002bd8:	2001      	movs	r0, #1
}
 8002bda:	bd10      	pop	{r4, pc}

08002bdc <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002bdc:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002be0:	2b20      	cmp	r3, #32
 8002be2:	d11c      	bne.n	8002c1e <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8002be4:	b1c9      	cbz	r1, 8002c1a <HAL_UART_Receive_IT+0x3e>
 8002be6:	b1c2      	cbz	r2, 8002c1a <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 8002be8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d016      	beq.n	8002c1e <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8002bf0:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002bf2:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bf4:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bf6:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bf8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bfa:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bfe:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002c00:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c02:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8002c04:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c08:	f041 0101 	orr.w	r1, r1, #1
 8002c0c:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002c0e:	68d1      	ldr	r1, [r2, #12]
 8002c10:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8002c14:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002c16:	4618      	mov	r0, r3
 8002c18:	4770      	bx	lr
      return HAL_ERROR;
 8002c1a:	2001      	movs	r0, #1
 8002c1c:	4770      	bx	lr
    return HAL_BUSY; 
 8002c1e:	2002      	movs	r0, #2
}
 8002c20:	4770      	bx	lr

08002c22 <HAL_UART_TxCpltCallback>:
 8002c22:	4770      	bx	lr

08002c24 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002c24:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002c28:	2b22      	cmp	r3, #34	; 0x22
{
 8002c2a:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002c2c:	d132      	bne.n	8002c94 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c2e:	6883      	ldr	r3, [r0, #8]
 8002c30:	6901      	ldr	r1, [r0, #16]
 8002c32:	6802      	ldr	r2, [r0, #0]
 8002c34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c38:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002c3a:	d11f      	bne.n	8002c7c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c3c:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002c3e:	b9c9      	cbnz	r1, 8002c74 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c44:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002c48:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002c4a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002c4c:	3c01      	subs	r4, #1
 8002c4e:	b2a4      	uxth	r4, r4
 8002c50:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002c52:	b96c      	cbnz	r4, 8002c70 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c54:	6803      	ldr	r3, [r0, #0]
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c5c:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c5e:	695a      	ldr	r2, [r3, #20]
 8002c60:	f022 0201 	bic.w	r2, r2, #1
 8002c64:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002c66:	2320      	movs	r3, #32
 8002c68:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002c6c:	f002 fa94 	bl	8005198 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002c70:	2000      	movs	r0, #0
}
 8002c72:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002c74:	b2d2      	uxtb	r2, r2
 8002c76:	f823 2b01 	strh.w	r2, [r3], #1
 8002c7a:	e7e5      	b.n	8002c48 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002c7c:	b921      	cbnz	r1, 8002c88 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c7e:	1c59      	adds	r1, r3, #1
 8002c80:	6852      	ldr	r2, [r2, #4]
 8002c82:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c84:	701a      	strb	r2, [r3, #0]
 8002c86:	e7e0      	b.n	8002c4a <UART_Receive_IT+0x26>
 8002c88:	6852      	ldr	r2, [r2, #4]
 8002c8a:	1c59      	adds	r1, r3, #1
 8002c8c:	6281      	str	r1, [r0, #40]	; 0x28
 8002c8e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002c92:	e7f7      	b.n	8002c84 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 8002c94:	2002      	movs	r0, #2
 8002c96:	bd10      	pop	{r4, pc}

08002c98 <HAL_UART_ErrorCallback>:
 8002c98:	4770      	bx	lr
	...

08002c9c <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c9c:	6803      	ldr	r3, [r0, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ca0:	68d9      	ldr	r1, [r3, #12]
{
 8002ca2:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 8002ca4:	0716      	lsls	r6, r2, #28
{
 8002ca6:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ca8:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002caa:	d107      	bne.n	8002cbc <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cac:	0696      	lsls	r6, r2, #26
 8002cae:	d55a      	bpl.n	8002d66 <HAL_UART_IRQHandler+0xca>
 8002cb0:	068d      	lsls	r5, r1, #26
 8002cb2:	d558      	bpl.n	8002d66 <HAL_UART_IRQHandler+0xca>
}
 8002cb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002cb8:	f7ff bfb4 	b.w	8002c24 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cbc:	f015 0501 	ands.w	r5, r5, #1
 8002cc0:	d102      	bne.n	8002cc8 <HAL_UART_IRQHandler+0x2c>
 8002cc2:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002cc6:	d04e      	beq.n	8002d66 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002cc8:	07d3      	lsls	r3, r2, #31
 8002cca:	d505      	bpl.n	8002cd8 <HAL_UART_IRQHandler+0x3c>
 8002ccc:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cce:	bf42      	ittt	mi
 8002cd0:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002cd2:	f043 0301 	orrmi.w	r3, r3, #1
 8002cd6:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cd8:	0750      	lsls	r0, r2, #29
 8002cda:	d504      	bpl.n	8002ce6 <HAL_UART_IRQHandler+0x4a>
 8002cdc:	b11d      	cbz	r5, 8002ce6 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cde:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ce0:	f043 0302 	orr.w	r3, r3, #2
 8002ce4:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ce6:	0793      	lsls	r3, r2, #30
 8002ce8:	d504      	bpl.n	8002cf4 <HAL_UART_IRQHandler+0x58>
 8002cea:	b11d      	cbz	r5, 8002cf4 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002cee:	f043 0304 	orr.w	r3, r3, #4
 8002cf2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cf4:	0716      	lsls	r6, r2, #28
 8002cf6:	d504      	bpl.n	8002d02 <HAL_UART_IRQHandler+0x66>
 8002cf8:	b11d      	cbz	r5, 8002d02 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cfa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002cfc:	f043 0308 	orr.w	r3, r3, #8
 8002d00:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d02:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d066      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d08:	0695      	lsls	r5, r2, #26
 8002d0a:	d504      	bpl.n	8002d16 <HAL_UART_IRQHandler+0x7a>
 8002d0c:	0688      	lsls	r0, r1, #26
 8002d0e:	d502      	bpl.n	8002d16 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002d10:	4620      	mov	r0, r4
 8002d12:	f7ff ff87 	bl	8002c24 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d16:	6823      	ldr	r3, [r4, #0]
 8002d18:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d1a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002d1c:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8002d1e:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d20:	d402      	bmi.n	8002d28 <HAL_UART_IRQHandler+0x8c>
 8002d22:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002d26:	d01a      	beq.n	8002d5e <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002d28:	f7ff fe02 	bl	8002930 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d2c:	6823      	ldr	r3, [r4, #0]
 8002d2e:	695a      	ldr	r2, [r3, #20]
 8002d30:	0652      	lsls	r2, r2, #25
 8002d32:	d510      	bpl.n	8002d56 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d34:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002d36:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d3c:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002d3e:	b150      	cbz	r0, 8002d56 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d40:	4b25      	ldr	r3, [pc, #148]	; (8002dd8 <HAL_UART_IRQHandler+0x13c>)
 8002d42:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d44:	f7fe fa01 	bl	800114a <HAL_DMA_Abort_IT>
 8002d48:	2800      	cmp	r0, #0
 8002d4a:	d044      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d4c:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002d4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d52:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d54:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002d56:	4620      	mov	r0, r4
 8002d58:	f7ff ff9e 	bl	8002c98 <HAL_UART_ErrorCallback>
 8002d5c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002d5e:	f7ff ff9b 	bl	8002c98 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d62:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002d64:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d66:	0616      	lsls	r6, r2, #24
 8002d68:	d527      	bpl.n	8002dba <HAL_UART_IRQHandler+0x11e>
 8002d6a:	060d      	lsls	r5, r1, #24
 8002d6c:	d525      	bpl.n	8002dba <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d6e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002d72:	2a21      	cmp	r2, #33	; 0x21
 8002d74:	d12f      	bne.n	8002dd6 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d76:	68a2      	ldr	r2, [r4, #8]
 8002d78:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002d7c:	6a22      	ldr	r2, [r4, #32]
 8002d7e:	d117      	bne.n	8002db0 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d80:	8811      	ldrh	r1, [r2, #0]
 8002d82:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002d86:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002d88:	6921      	ldr	r1, [r4, #16]
 8002d8a:	b979      	cbnz	r1, 8002dac <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002d8c:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002d8e:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002d90:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002d92:	3a01      	subs	r2, #1
 8002d94:	b292      	uxth	r2, r2
 8002d96:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002d98:	b9ea      	cbnz	r2, 8002dd6 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d9a:	68da      	ldr	r2, [r3, #12]
 8002d9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002da0:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002dac:	3201      	adds	r2, #1
 8002dae:	e7ee      	b.n	8002d8e <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002db0:	1c51      	adds	r1, r2, #1
 8002db2:	6221      	str	r1, [r4, #32]
 8002db4:	7812      	ldrb	r2, [r2, #0]
 8002db6:	605a      	str	r2, [r3, #4]
 8002db8:	e7ea      	b.n	8002d90 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002dba:	0650      	lsls	r0, r2, #25
 8002dbc:	d50b      	bpl.n	8002dd6 <HAL_UART_IRQHandler+0x13a>
 8002dbe:	064a      	lsls	r2, r1, #25
 8002dc0:	d509      	bpl.n	8002dd6 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002dc2:	68da      	ldr	r2, [r3, #12]
 8002dc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dc8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002dca:	2320      	movs	r3, #32
 8002dcc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002dd0:	4620      	mov	r0, r4
 8002dd2:	f7ff ff26 	bl	8002c22 <HAL_UART_TxCpltCallback>
 8002dd6:	bd70      	pop	{r4, r5, r6, pc}
 8002dd8:	08002ddd 	.word	0x08002ddd

08002ddc <UART_DMAAbortOnError>:
{
 8002ddc:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dde:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002de0:	2300      	movs	r3, #0
 8002de2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002de4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002de6:	f7ff ff57 	bl	8002c98 <HAL_UART_ErrorCallback>
 8002dea:	bd08      	pop	{r3, pc}

08002dec <conmp_Filter_Calc>:


float AccXangle, AccYangle, GyroXangle, GyroYangle, CRoll, CPitch, CYaw;

void conmp_Filter_Calc(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz,float dt)
{
 8002dec:	b500      	push	{lr}
 8002dee:	ed2d 8b02 	vpush	{d8}

	//AccXangle = (atan2(ay, (sqrt((pow(ax, 2) + pow(az, 2))))) * 57.3);
	//AccYangle = (atan2(ax, (sqrt((pow(ay, 2) + pow(az, 2))))) * 57.3);
	if(mx < 0)
 8002df2:	eeb5 3ac0 	vcmpe.f32	s6, #0.0
 8002df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	eeb0 8a63 	vmov.f32	s16, s7
	if(mx < 0)
 8002e00:	d518      	bpl.n	8002e34 <conmp_Filter_Calc+0x48>
		CYaw = 180 - atan2(my, mx);
 8002e02:	ee13 0a10 	vmov	r0, s6
 8002e06:	f7fd fb63 	bl	80004d0 <__aeabi_f2d>
 8002e0a:	e9cd 0100 	strd	r0, r1, [sp]
 8002e0e:	ee18 0a10 	vmov	r0, s16
 8002e12:	f7fd fb5d 	bl	80004d0 <__aeabi_f2d>
 8002e16:	ed9d 1b00 	vldr	d1, [sp]
 8002e1a:	ec41 0b10 	vmov	d0, r0, r1
 8002e1e:	f003 fa8d 	bl	800633c <atan2>
 8002e22:	4929      	ldr	r1, [pc, #164]	; (8002ec8 <conmp_Filter_Calc+0xdc>)
 8002e24:	ec53 2b10 	vmov	r2, r3, d0
 8002e28:	2000      	movs	r0, #0
	else if(mx > 0 && my < 0)
		CYaw = -atan2(my,mx);
	else if(mx > 0 && my > 0)
		CYaw = 360 - atan2(my,mx);
 8002e2a:	f7fd f9f1 	bl	8000210 <__aeabi_dsub>
 8002e2e:	f7fd fe9b 	bl	8000b68 <__aeabi_d2f>
 8002e32:	e01b      	b.n	8002e6c <conmp_Filter_Calc+0x80>
	else if(mx > 0 && my < 0)
 8002e34:	dd37      	ble.n	8002ea6 <conmp_Filter_Calc+0xba>
 8002e36:	eef5 3ac0 	vcmpe.f32	s7, #0.0
 8002e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e3e:	d51c      	bpl.n	8002e7a <conmp_Filter_Calc+0x8e>
		CYaw = -atan2(my,mx);
 8002e40:	ee13 0a10 	vmov	r0, s6
 8002e44:	f7fd fb44 	bl	80004d0 <__aeabi_f2d>
 8002e48:	e9cd 0100 	strd	r0, r1, [sp]
 8002e4c:	ee18 0a10 	vmov	r0, s16
 8002e50:	f7fd fb3e 	bl	80004d0 <__aeabi_f2d>
 8002e54:	ed9d 1b00 	vldr	d1, [sp]
 8002e58:	ec41 0b10 	vmov	d0, r0, r1
 8002e5c:	f003 fa6e 	bl	800633c <atan2>
 8002e60:	ec51 0b10 	vmov	r0, r1, d0
 8002e64:	f7fd fe80 	bl	8000b68 <__aeabi_d2f>
 8002e68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8002e6c:	4b17      	ldr	r3, [pc, #92]	; (8002ecc <conmp_Filter_Calc+0xe0>)
 8002e6e:	6018      	str	r0, [r3, #0]
	//GyroYangle += (gy)*dt;

	//CRoll = (0.99*(CRoll + ((gx) * dt))) + (0.01*AccXangle);
	//CPitch = (0.99*(CPitch + ((gy) * dt))) + (0.01*AccYangle);

}
 8002e70:	b003      	add	sp, #12
 8002e72:	ecbd 8b02 	vpop	{d8}
 8002e76:	f85d fb04 	ldr.w	pc, [sp], #4
	else if(mx > 0 && my > 0)
 8002e7a:	ddf9      	ble.n	8002e70 <conmp_Filter_Calc+0x84>
		CYaw = 360 - atan2(my,mx);
 8002e7c:	ee13 0a10 	vmov	r0, s6
 8002e80:	f7fd fb26 	bl	80004d0 <__aeabi_f2d>
 8002e84:	e9cd 0100 	strd	r0, r1, [sp]
 8002e88:	ee18 0a10 	vmov	r0, s16
 8002e8c:	f7fd fb20 	bl	80004d0 <__aeabi_f2d>
 8002e90:	ed9d 1b00 	vldr	d1, [sp]
 8002e94:	ec41 0b10 	vmov	d0, r0, r1
 8002e98:	f003 fa50 	bl	800633c <atan2>
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	ec53 2b10 	vmov	r2, r3, d0
 8002ea2:	490b      	ldr	r1, [pc, #44]	; (8002ed0 <conmp_Filter_Calc+0xe4>)
 8002ea4:	e7c1      	b.n	8002e2a <conmp_Filter_Calc+0x3e>
	else if(mx == 0 && my < 0)
 8002ea6:	eeb5 3a40 	vcmp.f32	s6, #0.0
 8002eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eae:	d1df      	bne.n	8002e70 <conmp_Filter_Calc+0x84>
 8002eb0:	eef5 3ac0 	vcmpe.f32	s7, #0.0
 8002eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb8:	d503      	bpl.n	8002ec2 <conmp_Filter_Calc+0xd6>
		CYaw = 90;
 8002eba:	4a06      	ldr	r2, [pc, #24]	; (8002ed4 <conmp_Filter_Calc+0xe8>)
		CYaw = 270;
 8002ebc:	4b03      	ldr	r3, [pc, #12]	; (8002ecc <conmp_Filter_Calc+0xe0>)
 8002ebe:	601a      	str	r2, [r3, #0]
}
 8002ec0:	e7d6      	b.n	8002e70 <conmp_Filter_Calc+0x84>
	else if(mx == 0 && my > 0)
 8002ec2:	ddd5      	ble.n	8002e70 <conmp_Filter_Calc+0x84>
		CYaw = 270;
 8002ec4:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <conmp_Filter_Calc+0xec>)
 8002ec6:	e7f9      	b.n	8002ebc <conmp_Filter_Calc+0xd0>
 8002ec8:	40668000 	.word	0x40668000
 8002ecc:	200002cc 	.word	0x200002cc
 8002ed0:	40768000 	.word	0x40768000
 8002ed4:	42b40000 	.word	0x42b40000
 8002ed8:	43870000 	.word	0x43870000

08002edc <getGPS>:

}
*/
void getGPS()
{
	f_get_position(&latitude, &longitude, &fix_age);
 8002edc:	4a02      	ldr	r2, [pc, #8]	; (8002ee8 <getGPS+0xc>)
 8002ede:	4903      	ldr	r1, [pc, #12]	; (8002eec <getGPS+0x10>)
 8002ee0:	4803      	ldr	r0, [pc, #12]	; (8002ef0 <getGPS+0x14>)
 8002ee2:	f000 bac5 	b.w	8003470 <f_get_position>
 8002ee6:	bf00      	nop
 8002ee8:	20000ae4 	.word	0x20000ae4
 8002eec:	200006e0 	.word	0x200006e0
 8002ef0:	20000ae8 	.word	0x20000ae8

08002ef4 <LPF_Init>:
float Sdt;


void LPF_Init()
{
	Pre_Accel.X = 0.0;
 8002ef4:	4a04      	ldr	r2, [pc, #16]	; (8002f08 <LPF_Init+0x14>)
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	6013      	str	r3, [r2, #0]
	Pre_Accel.Y = 0.0;
 8002efa:	6053      	str	r3, [r2, #4]
	Pre_Accel.Z = 0.0;
 8002efc:	6093      	str	r3, [r2, #8]

	Pre_Gyro.X = 0.0;
 8002efe:	4a03      	ldr	r2, [pc, #12]	; (8002f0c <LPF_Init+0x18>)
 8002f00:	6013      	str	r3, [r2, #0]
	Pre_Gyro.Y = 0.0;
 8002f02:	6053      	str	r3, [r2, #4]
	Pre_Gyro.Z = 0.0;
 8002f04:	6093      	str	r3, [r2, #8]
 8002f06:	4770      	bx	lr
 8002f08:	20000b04 	.word	0x20000b04
 8002f0c:	20000af0 	.word	0x20000af0

08002f10 <TinyGPS>:
#define _GPRMC_TERM   "GPRMC"
#define _GPGGA_TERM   "GPGGA"

void TinyGPS()
{
  _time = GPS_INVALID_TIME;
 8002f10:	4b15      	ldr	r3, [pc, #84]	; (8002f68 <TinyGPS+0x58>)
  _date = GPS_INVALID_DATE;
 8002f12:	4a16      	ldr	r2, [pc, #88]	; (8002f6c <TinyGPS+0x5c>)
  _latitude = GPS_INVALID_ANGLE;
 8002f14:	4816      	ldr	r0, [pc, #88]	; (8002f70 <TinyGPS+0x60>)
  _time = GPS_INVALID_TIME;
 8002f16:	f04f 31ff 	mov.w	r1, #4294967295
 8002f1a:	6019      	str	r1, [r3, #0]
  _date = GPS_INVALID_DATE;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	6013      	str	r3, [r2, #0]
  _latitude = GPS_INVALID_ANGLE;
 8002f20:	4a14      	ldr	r2, [pc, #80]	; (8002f74 <TinyGPS+0x64>)
 8002f22:	6002      	str	r2, [r0, #0]
  _longitude = GPS_INVALID_ANGLE;
 8002f24:	4814      	ldr	r0, [pc, #80]	; (8002f78 <TinyGPS+0x68>)
 8002f26:	6002      	str	r2, [r0, #0]
  _altitude = GPS_INVALID_ALTITUDE;
 8002f28:	4814      	ldr	r0, [pc, #80]	; (8002f7c <TinyGPS+0x6c>)
 8002f2a:	6002      	str	r2, [r0, #0]
  _speed = GPS_INVALID_SPEED;
 8002f2c:	4814      	ldr	r0, [pc, #80]	; (8002f80 <TinyGPS+0x70>)
 8002f2e:	6002      	str	r2, [r0, #0]
  _course = GPS_INVALID_ANGLE;
 8002f30:	4814      	ldr	r0, [pc, #80]	; (8002f84 <TinyGPS+0x74>)
 8002f32:	6002      	str	r2, [r0, #0]
  _hdop = GPS_INVALID_HDOP;
 8002f34:	4a14      	ldr	r2, [pc, #80]	; (8002f88 <TinyGPS+0x78>)
 8002f36:	6011      	str	r1, [r2, #0]
  _numsats = GPS_INVALID_SATELLITES;
 8002f38:	4a14      	ldr	r2, [pc, #80]	; (8002f8c <TinyGPS+0x7c>)
 8002f3a:	20ff      	movs	r0, #255	; 0xff
 8002f3c:	8010      	strh	r0, [r2, #0]
  _last_time_fix = GPS_INVALID_FIX_TIME;
 8002f3e:	4a14      	ldr	r2, [pc, #80]	; (8002f90 <TinyGPS+0x80>)
 8002f40:	6011      	str	r1, [r2, #0]
  _last_position_fix = GPS_INVALID_FIX_TIME;
 8002f42:	4a14      	ldr	r2, [pc, #80]	; (8002f94 <TinyGPS+0x84>)
 8002f44:	6011      	str	r1, [r2, #0]
  _parity = 0;
 8002f46:	4a14      	ldr	r2, [pc, #80]	; (8002f98 <TinyGPS+0x88>)
 8002f48:	7013      	strb	r3, [r2, #0]
  _is_checksum_term = false;
 8002f4a:	4a14      	ldr	r2, [pc, #80]	; (8002f9c <TinyGPS+0x8c>)
 8002f4c:	7013      	strb	r3, [r2, #0]
  _sentence_type = _GPS_SENTENCE_OTHER;
 8002f4e:	4a14      	ldr	r2, [pc, #80]	; (8002fa0 <TinyGPS+0x90>)
 8002f50:	2102      	movs	r1, #2
 8002f52:	7011      	strb	r1, [r2, #0]
  _term_number = 0;
 8002f54:	4a13      	ldr	r2, [pc, #76]	; (8002fa4 <TinyGPS+0x94>)
 8002f56:	7013      	strb	r3, [r2, #0]
  _term_offset = 0;
 8002f58:	4a13      	ldr	r2, [pc, #76]	; (8002fa8 <TinyGPS+0x98>)
 8002f5a:	7013      	strb	r3, [r2, #0]
  _gps_data_good = false;
 8002f5c:	4a13      	ldr	r2, [pc, #76]	; (8002fac <TinyGPS+0x9c>)
 8002f5e:	7013      	strb	r3, [r2, #0]
  _term[0] = '\0';
 8002f60:	4a13      	ldr	r2, [pc, #76]	; (8002fb0 <TinyGPS+0xa0>)
 8002f62:	7013      	strb	r3, [r2, #0]
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	20000b60 	.word	0x20000b60
 8002f6c:	20000b14 	.word	0x20000b14
 8002f70:	20000b80 	.word	0x20000b80
 8002f74:	3b9ac9ff 	.word	0x3b9ac9ff
 8002f78:	20000b7c 	.word	0x20000b7c
 8002f7c:	20000b28 	.word	0x20000b28
 8002f80:	20000b34 	.word	0x20000b34
 8002f84:	20000b44 	.word	0x20000b44
 8002f88:	20000b78 	.word	0x20000b78
 8002f8c:	20000b8a 	.word	0x20000b8a
 8002f90:	20000b38 	.word	0x20000b38
 8002f94:	20000b70 	.word	0x20000b70
 8002f98:	20000b8d 	.word	0x20000b8d
 8002f9c:	20000b64 	.word	0x20000b64
 8002fa0:	20000b18 	.word	0x20000b18
 8002fa4:	20000b8c 	.word	0x20000b8c
 8002fa8:	20000b48 	.word	0x20000b48
 8002fac:	20000b49 	.word	0x20000b49
 8002fb0:	20000b19 	.word	0x20000b19

08002fb4 <from_hex>:
//
// internal utilities
//
int from_hex(char a)
{
  if (a >= 'A' && a <= 'F')
 8002fb4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8002fb8:	2b05      	cmp	r3, #5
 8002fba:	d801      	bhi.n	8002fc0 <from_hex+0xc>
    return a - 'A' + 10;
 8002fbc:	3837      	subs	r0, #55	; 0x37
 8002fbe:	4770      	bx	lr
  else if (a >= 'a' && a <= 'f')
 8002fc0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8002fc4:	2b05      	cmp	r3, #5
    return a - 'a' + 10;
 8002fc6:	bf94      	ite	ls
 8002fc8:	3857      	subls	r0, #87	; 0x57
  else
    return a - '0';
 8002fca:	3830      	subhi	r0, #48	; 0x30
}
 8002fcc:	4770      	bx	lr

08002fce <gpsatol>:

  return false;
}

long gpsatol(const char *str)
{
 8002fce:	b510      	push	{r4, lr}
 8002fd0:	1e42      	subs	r2, r0, #1
  long ret = 0;
  while (gpsisdigit(*str))
    ret = 10 * ret + *str++ - '0';
 8002fd2:	240a      	movs	r4, #10
  long ret = 0;
 8002fd4:	2000      	movs	r0, #0
  while (gpsisdigit(*str))
 8002fd6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8002fda:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8002fde:	2909      	cmp	r1, #9
 8002fe0:	d900      	bls.n	8002fe4 <gpsatol+0x16>
  return ret;
}
 8002fe2:	bd10      	pop	{r4, pc}
    ret = 10 * ret + *str++ - '0';
 8002fe4:	fb04 3000 	mla	r0, r4, r0, r3
 8002fe8:	3830      	subs	r0, #48	; 0x30
 8002fea:	e7f4      	b.n	8002fd6 <gpsatol+0x8>

08002fec <parse_decimal>:
{
 8002fec:	b538      	push	{r3, r4, r5, lr}
  bool isneg = *p == '-';
 8002fee:	4b14      	ldr	r3, [pc, #80]	; (8003040 <parse_decimal+0x54>)
 8002ff0:	461c      	mov	r4, r3
 8002ff2:	f814 5b01 	ldrb.w	r5, [r4], #1
  if (isneg) ++p;
 8002ff6:	2d2d      	cmp	r5, #45	; 0x2d
 8002ff8:	bf18      	it	ne
 8002ffa:	461c      	movne	r4, r3
  unsigned long ret = 100UL * gpsatol(p);
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	f7ff ffe6 	bl	8002fce <gpsatol>
 8003002:	2364      	movs	r3, #100	; 0x64
 8003004:	4358      	muls	r0, r3
 8003006:	4623      	mov	r3, r4
 8003008:	461a      	mov	r2, r3
  while (gpsisdigit(*p)) ++p;
 800300a:	f813 1b01 	ldrb.w	r1, [r3], #1
 800300e:	f1a1 0430 	sub.w	r4, r1, #48	; 0x30
 8003012:	2c09      	cmp	r4, #9
 8003014:	d9f8      	bls.n	8003008 <parse_decimal+0x1c>
  if (*p == '.')
 8003016:	292e      	cmp	r1, #46	; 0x2e
 8003018:	d10d      	bne.n	8003036 <parse_decimal+0x4a>
    if (gpsisdigit(p[1]))
 800301a:	7853      	ldrb	r3, [r2, #1]
  bool gpsisdigit(char c) { return c >= '0' && c <= '9'; }
 800301c:	3b30      	subs	r3, #48	; 0x30
    if (gpsisdigit(p[1]))
 800301e:	b2d9      	uxtb	r1, r3
 8003020:	2909      	cmp	r1, #9
 8003022:	d808      	bhi.n	8003036 <parse_decimal+0x4a>
      ret += 10 * (p[1] - '0');
 8003024:	210a      	movs	r1, #10
 8003026:	fb01 0003 	mla	r0, r1, r3, r0
      if (gpsisdigit(p[2]))
 800302a:	7893      	ldrb	r3, [r2, #2]
  bool gpsisdigit(char c) { return c >= '0' && c <= '9'; }
 800302c:	3b30      	subs	r3, #48	; 0x30
      if (gpsisdigit(p[2]))
 800302e:	b2da      	uxtb	r2, r3
 8003030:	2a09      	cmp	r2, #9
        ret += p[2] - '0';
 8003032:	bf98      	it	ls
 8003034:	18c0      	addls	r0, r0, r3
  return isneg ? -ret : ret;
 8003036:	2d2d      	cmp	r5, #45	; 0x2d
 8003038:	bf08      	it	eq
 800303a:	4240      	negeq	r0, r0
}
 800303c:	bd38      	pop	{r3, r4, r5, pc}
 800303e:	bf00      	nop
 8003040:	20000b19 	.word	0x20000b19

08003044 <parse_degrees>:
{
 8003044:	b570      	push	{r4, r5, r6, lr}
  unsigned long left_of_decimal = gpsatol(_term);
 8003046:	4817      	ldr	r0, [pc, #92]	; (80030a4 <parse_degrees+0x60>)
 8003048:	4c16      	ldr	r4, [pc, #88]	; (80030a4 <parse_degrees+0x60>)
 800304a:	f7ff ffc0 	bl	8002fce <gpsatol>
  unsigned long hundred1000ths_of_minute = (left_of_decimal % 100UL) * 100000UL;
 800304e:	2264      	movs	r2, #100	; 0x64
 8003050:	fbb0 f3f2 	udiv	r3, r0, r2
 8003054:	fb02 0213 	mls	r2, r2, r3, r0
 8003058:	4b13      	ldr	r3, [pc, #76]	; (80030a8 <parse_degrees+0x64>)
 800305a:	4353      	muls	r3, r2
  for (p=_term; gpsisdigit(*p); ++p);
 800305c:	7822      	ldrb	r2, [r4, #0]
 800305e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8003062:	2d09      	cmp	r5, #9
 8003064:	4621      	mov	r1, r4
 8003066:	f104 0401 	add.w	r4, r4, #1
 800306a:	d9f7      	bls.n	800305c <parse_degrees+0x18>
  if (*p == '.')
 800306c:	2a2e      	cmp	r2, #46	; 0x2e
 800306e:	d108      	bne.n	8003082 <parse_degrees+0x3e>
 8003070:	f242 7410 	movw	r4, #10000	; 0x2710
      mult /= 10;
 8003074:	260a      	movs	r6, #10
    while (gpsisdigit(*++p))
 8003076:	f811 2f01 	ldrb.w	r2, [r1, #1]!
  bool gpsisdigit(char c) { return c >= '0' && c <= '9'; }
 800307a:	3a30      	subs	r2, #48	; 0x30
    while (gpsisdigit(*++p))
 800307c:	b2d5      	uxtb	r5, r2
 800307e:	2d09      	cmp	r5, #9
 8003080:	d90a      	bls.n	8003098 <parse_degrees+0x54>
  return (left_of_decimal / 100) * 1000000 + (hundred1000ths_of_minute + 3) / 6;
 8003082:	2264      	movs	r2, #100	; 0x64
 8003084:	3303      	adds	r3, #3
 8003086:	fbb0 f0f2 	udiv	r0, r0, r2
 800308a:	2206      	movs	r2, #6
 800308c:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003090:	4a06      	ldr	r2, [pc, #24]	; (80030ac <parse_degrees+0x68>)
 8003092:	fb02 3000 	mla	r0, r2, r0, r3
 8003096:	bd70      	pop	{r4, r5, r6, pc}
      hundred1000ths_of_minute += mult * (*p - '0');
 8003098:	fb04 3302 	mla	r3, r4, r2, r3
      mult /= 10;
 800309c:	fbb4 f4f6 	udiv	r4, r4, r6
 80030a0:	e7e9      	b.n	8003076 <parse_degrees+0x32>
 80030a2:	bf00      	nop
 80030a4:	20000b19 	.word	0x20000b19
 80030a8:	000186a0 	.word	0x000186a0
 80030ac:	000f4240 	.word	0x000f4240

080030b0 <gpsstrcmp>:

int gpsstrcmp(const char *str1, const char *str2)
{
 80030b0:	1e43      	subs	r3, r0, #1
 80030b2:	3901      	subs	r1, #1
  while (*str1 && *str1 == *str2)
 80030b4:	f813 0f01 	ldrb.w	r0, [r3, #1]!
 80030b8:	b118      	cbz	r0, 80030c2 <gpsstrcmp+0x12>
 80030ba:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80030be:	4282      	cmp	r2, r0
 80030c0:	d0f8      	beq.n	80030b4 <gpsstrcmp+0x4>
    ++str1, ++str2;
  return *str1;
}
 80030c2:	4770      	bx	lr

080030c4 <term_complete>:
{
 80030c4:	b538      	push	{r3, r4, r5, lr}
  if (_is_checksum_term)
 80030c6:	4b90      	ldr	r3, [pc, #576]	; (8003308 <term_complete+0x244>)
 80030c8:	781c      	ldrb	r4, [r3, #0]
 80030ca:	2c00      	cmp	r4, #0
 80030cc:	d05d      	beq.n	800318a <term_complete+0xc6>
    byte checksum = 16 * from_hex(_term[0]) + from_hex(_term[1]);
 80030ce:	498f      	ldr	r1, [pc, #572]	; (800330c <term_complete+0x248>)
 80030d0:	7808      	ldrb	r0, [r1, #0]
 80030d2:	f7ff ff6f 	bl	8002fb4 <from_hex>
 80030d6:	4602      	mov	r2, r0
 80030d8:	7848      	ldrb	r0, [r1, #1]
 80030da:	f7ff ff6b 	bl	8002fb4 <from_hex>
    if (checksum == _parity)
 80030de:	4b8c      	ldr	r3, [pc, #560]	; (8003310 <term_complete+0x24c>)
    byte checksum = 16 * from_hex(_term[0]) + from_hex(_term[1]);
 80030e0:	eb00 1002 	add.w	r0, r0, r2, lsl #4
    if (checksum == _parity)
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	b2c0      	uxtb	r0, r0
 80030e8:	4283      	cmp	r3, r0
 80030ea:	d147      	bne.n	800317c <term_complete+0xb8>
      if (_gps_data_good)
 80030ec:	4b89      	ldr	r3, [pc, #548]	; (8003314 <term_complete+0x250>)
 80030ee:	781c      	ldrb	r4, [r3, #0]
 80030f0:	2c00      	cmp	r4, #0
 80030f2:	d048      	beq.n	8003186 <term_complete+0xc2>
        ++_good_sentences;
 80030f4:	4a88      	ldr	r2, [pc, #544]	; (8003318 <term_complete+0x254>)
 80030f6:	8813      	ldrh	r3, [r2, #0]
 80030f8:	3301      	adds	r3, #1
 80030fa:	8013      	strh	r3, [r2, #0]
        _last_time_fix = _new_time_fix;
 80030fc:	4b87      	ldr	r3, [pc, #540]	; (800331c <term_complete+0x258>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	4b87      	ldr	r3, [pc, #540]	; (8003320 <term_complete+0x25c>)
 8003102:	601a      	str	r2, [r3, #0]
        _last_position_fix = _new_position_fix;
 8003104:	4b87      	ldr	r3, [pc, #540]	; (8003324 <term_complete+0x260>)
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	4b87      	ldr	r3, [pc, #540]	; (8003328 <term_complete+0x264>)
 800310a:	601a      	str	r2, [r3, #0]
        switch(_sentence_type)
 800310c:	4b87      	ldr	r3, [pc, #540]	; (800332c <term_complete+0x268>)
 800310e:	781c      	ldrb	r4, [r3, #0]
 8003110:	b1d4      	cbz	r4, 8003148 <term_complete+0x84>
 8003112:	2c01      	cmp	r4, #1
 8003114:	d130      	bne.n	8003178 <term_complete+0xb4>
          _time      = _new_time;
 8003116:	4b86      	ldr	r3, [pc, #536]	; (8003330 <term_complete+0x26c>)
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	4b86      	ldr	r3, [pc, #536]	; (8003334 <term_complete+0x270>)
 800311c:	601a      	str	r2, [r3, #0]
          _date      = _new_date;
 800311e:	4b86      	ldr	r3, [pc, #536]	; (8003338 <term_complete+0x274>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	4b86      	ldr	r3, [pc, #536]	; (800333c <term_complete+0x278>)
 8003124:	601a      	str	r2, [r3, #0]
          _latitude  = _new_latitude;
 8003126:	4b86      	ldr	r3, [pc, #536]	; (8003340 <term_complete+0x27c>)
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	4b86      	ldr	r3, [pc, #536]	; (8003344 <term_complete+0x280>)
 800312c:	601a      	str	r2, [r3, #0]
          _longitude = _new_longitude;
 800312e:	4b86      	ldr	r3, [pc, #536]	; (8003348 <term_complete+0x284>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	4b86      	ldr	r3, [pc, #536]	; (800334c <term_complete+0x288>)
 8003134:	601a      	str	r2, [r3, #0]
          _speed     = _new_speed;
 8003136:	4b86      	ldr	r3, [pc, #536]	; (8003350 <term_complete+0x28c>)
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	4b86      	ldr	r3, [pc, #536]	; (8003354 <term_complete+0x290>)
 800313c:	601a      	str	r2, [r3, #0]
          _course    = _new_course;
 800313e:	4b86      	ldr	r3, [pc, #536]	; (8003358 <term_complete+0x294>)
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	4b86      	ldr	r3, [pc, #536]	; (800335c <term_complete+0x298>)
      _new_position_fix = millis();
 8003144:	601a      	str	r2, [r3, #0]
      break;
 8003146:	e01e      	b.n	8003186 <term_complete+0xc2>
          _altitude  = _new_altitude;
 8003148:	4b85      	ldr	r3, [pc, #532]	; (8003360 <term_complete+0x29c>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	4b85      	ldr	r3, [pc, #532]	; (8003364 <term_complete+0x2a0>)
 800314e:	601a      	str	r2, [r3, #0]
          _time      = _new_time;
 8003150:	4b77      	ldr	r3, [pc, #476]	; (8003330 <term_complete+0x26c>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	4b77      	ldr	r3, [pc, #476]	; (8003334 <term_complete+0x270>)
 8003156:	601a      	str	r2, [r3, #0]
          _latitude  = _new_latitude;
 8003158:	4b79      	ldr	r3, [pc, #484]	; (8003340 <term_complete+0x27c>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	4b79      	ldr	r3, [pc, #484]	; (8003344 <term_complete+0x280>)
 800315e:	601a      	str	r2, [r3, #0]
          _longitude = _new_longitude;
 8003160:	4b79      	ldr	r3, [pc, #484]	; (8003348 <term_complete+0x284>)
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	4b79      	ldr	r3, [pc, #484]	; (800334c <term_complete+0x288>)
 8003166:	601a      	str	r2, [r3, #0]
          _numsats   = _new_numsats;
 8003168:	4b7f      	ldr	r3, [pc, #508]	; (8003368 <term_complete+0x2a4>)
 800316a:	881a      	ldrh	r2, [r3, #0]
 800316c:	4b7f      	ldr	r3, [pc, #508]	; (800336c <term_complete+0x2a8>)
 800316e:	801a      	strh	r2, [r3, #0]
          _hdop      = _new_hdop;
 8003170:	4b7f      	ldr	r3, [pc, #508]	; (8003370 <term_complete+0x2ac>)
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	4b7f      	ldr	r3, [pc, #508]	; (8003374 <term_complete+0x2b0>)
 8003176:	601a      	str	r2, [r3, #0]
        return true;
 8003178:	2401      	movs	r4, #1
 800317a:	e004      	b.n	8003186 <term_complete+0xc2>
      ++_failed_checksum;
 800317c:	4a7e      	ldr	r2, [pc, #504]	; (8003378 <term_complete+0x2b4>)
 800317e:	8813      	ldrh	r3, [r2, #0]
 8003180:	3301      	adds	r3, #1
 8003182:	8013      	strh	r3, [r2, #0]
    return false;
 8003184:	2400      	movs	r4, #0
}
 8003186:	4620      	mov	r0, r4
 8003188:	bd38      	pop	{r3, r4, r5, pc}
  if (_term_number == 0)
 800318a:	4b7c      	ldr	r3, [pc, #496]	; (800337c <term_complete+0x2b8>)
 800318c:	4d67      	ldr	r5, [pc, #412]	; (800332c <term_complete+0x268>)
 800318e:	781a      	ldrb	r2, [r3, #0]
 8003190:	b982      	cbnz	r2, 80031b4 <term_complete+0xf0>
    if (!gpsstrcmp(_term, _GPRMC_TERM))
 8003192:	497b      	ldr	r1, [pc, #492]	; (8003380 <term_complete+0x2bc>)
 8003194:	485d      	ldr	r0, [pc, #372]	; (800330c <term_complete+0x248>)
 8003196:	f7ff ff8b 	bl	80030b0 <gpsstrcmp>
 800319a:	b910      	cbnz	r0, 80031a2 <term_complete+0xde>
      _sentence_type = _GPS_SENTENCE_GPRMC;
 800319c:	2301      	movs	r3, #1
      _sentence_type = _GPS_SENTENCE_OTHER;
 800319e:	702b      	strb	r3, [r5, #0]
 80031a0:	e7f1      	b.n	8003186 <term_complete+0xc2>
    else if (!gpsstrcmp(_term, _GPGGA_TERM))
 80031a2:	4978      	ldr	r1, [pc, #480]	; (8003384 <term_complete+0x2c0>)
 80031a4:	4859      	ldr	r0, [pc, #356]	; (800330c <term_complete+0x248>)
 80031a6:	f7ff ff83 	bl	80030b0 <gpsstrcmp>
 80031aa:	b908      	cbnz	r0, 80031b0 <term_complete+0xec>
      _sentence_type = _GPS_SENTENCE_GPGGA;
 80031ac:	702c      	strb	r4, [r5, #0]
 80031ae:	e7ea      	b.n	8003186 <term_complete+0xc2>
      _sentence_type = _GPS_SENTENCE_OTHER;
 80031b0:	2302      	movs	r3, #2
 80031b2:	e7f4      	b.n	800319e <term_complete+0xda>
  if (_sentence_type != _GPS_SENTENCE_OTHER && _term[0])
 80031b4:	7829      	ldrb	r1, [r5, #0]
 80031b6:	2902      	cmp	r1, #2
 80031b8:	d0e5      	beq.n	8003186 <term_complete+0xc2>
 80031ba:	4b54      	ldr	r3, [pc, #336]	; (800330c <term_complete+0x248>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0e1      	beq.n	8003186 <term_complete+0xc2>
    switch(COMBINE(_sentence_type, _term_number))
 80031c2:	ea42 1241 	orr.w	r2, r2, r1, lsl #5
 80031c6:	3a01      	subs	r2, #1
 80031c8:	2a28      	cmp	r2, #40	; 0x28
 80031ca:	d8dc      	bhi.n	8003186 <term_complete+0xc2>
 80031cc:	a101      	add	r1, pc, #4	; (adr r1, 80031d4 <term_complete+0x110>)
 80031ce:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	08003279 	.word	0x08003279
 80031d8:	08003295 	.word	0x08003295
 80031dc:	080032a3 	.word	0x080032a3
 80031e0:	080032b3 	.word	0x080032b3
 80031e4:	080032bd 	.word	0x080032bd
 80031e8:	080032e1 	.word	0x080032e1
 80031ec:	080032eb 	.word	0x080032eb
 80031f0:	080032f9 	.word	0x080032f9
 80031f4:	08003301 	.word	0x08003301
 80031f8:	08003187 	.word	0x08003187
 80031fc:	08003187 	.word	0x08003187
 8003200:	08003187 	.word	0x08003187
 8003204:	08003187 	.word	0x08003187
 8003208:	08003187 	.word	0x08003187
 800320c:	08003187 	.word	0x08003187
 8003210:	08003187 	.word	0x08003187
 8003214:	08003187 	.word	0x08003187
 8003218:	08003187 	.word	0x08003187
 800321c:	08003187 	.word	0x08003187
 8003220:	08003187 	.word	0x08003187
 8003224:	08003187 	.word	0x08003187
 8003228:	08003187 	.word	0x08003187
 800322c:	08003187 	.word	0x08003187
 8003230:	08003187 	.word	0x08003187
 8003234:	08003187 	.word	0x08003187
 8003238:	08003187 	.word	0x08003187
 800323c:	08003187 	.word	0x08003187
 8003240:	08003187 	.word	0x08003187
 8003244:	08003187 	.word	0x08003187
 8003248:	08003187 	.word	0x08003187
 800324c:	08003187 	.word	0x08003187
 8003250:	08003187 	.word	0x08003187
 8003254:	08003279 	.word	0x08003279
 8003258:	08003287 	.word	0x08003287
 800325c:	08003295 	.word	0x08003295
 8003260:	080032a3 	.word	0x080032a3
 8003264:	080032b3 	.word	0x080032b3
 8003268:	080032bd 	.word	0x080032bd
 800326c:	080032c7 	.word	0x080032c7
 8003270:	080032cf 	.word	0x080032cf
 8003274:	080032d7 	.word	0x080032d7
      _new_time = parse_decimal();
 8003278:	f7ff feb8 	bl	8002fec <parse_decimal>
 800327c:	4b2c      	ldr	r3, [pc, #176]	; (8003330 <term_complete+0x26c>)
      _new_time_fix = millis();
 800327e:	2200      	movs	r2, #0
      _new_time = parse_decimal();
 8003280:	6018      	str	r0, [r3, #0]
      _new_time_fix = millis();
 8003282:	4b26      	ldr	r3, [pc, #152]	; (800331c <term_complete+0x258>)
 8003284:	e75e      	b.n	8003144 <term_complete+0x80>
      _gps_data_good = _term[0] == 'A';
 8003286:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800328a:	4253      	negs	r3, r2
 800328c:	4153      	adcs	r3, r2
      _gps_data_good = _term[0] > '0';
 800328e:	4a21      	ldr	r2, [pc, #132]	; (8003314 <term_complete+0x250>)
 8003290:	7013      	strb	r3, [r2, #0]
      break;
 8003292:	e778      	b.n	8003186 <term_complete+0xc2>
      _new_latitude = parse_degrees();
 8003294:	f7ff fed6 	bl	8003044 <parse_degrees>
 8003298:	4b29      	ldr	r3, [pc, #164]	; (8003340 <term_complete+0x27c>)
      _new_position_fix = millis();
 800329a:	2200      	movs	r2, #0
      _new_latitude = parse_degrees();
 800329c:	6018      	str	r0, [r3, #0]
      _new_position_fix = millis();
 800329e:	4b21      	ldr	r3, [pc, #132]	; (8003324 <term_complete+0x260>)
 80032a0:	e750      	b.n	8003144 <term_complete+0x80>
      if (_term[0] == 'S')
 80032a2:	2b53      	cmp	r3, #83	; 0x53
 80032a4:	f47f af6f 	bne.w	8003186 <term_complete+0xc2>
        _new_latitude = -_new_latitude;
 80032a8:	4a25      	ldr	r2, [pc, #148]	; (8003340 <term_complete+0x27c>)
        _new_longitude = -_new_longitude;
 80032aa:	6813      	ldr	r3, [r2, #0]
 80032ac:	425b      	negs	r3, r3
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	e769      	b.n	8003186 <term_complete+0xc2>
      _new_longitude = parse_degrees();
 80032b2:	f7ff fec7 	bl	8003044 <parse_degrees>
 80032b6:	4b24      	ldr	r3, [pc, #144]	; (8003348 <term_complete+0x284>)
      _new_altitude = parse_decimal();
 80032b8:	6018      	str	r0, [r3, #0]
      break;
 80032ba:	e764      	b.n	8003186 <term_complete+0xc2>
      if (_term[0] == 'W')
 80032bc:	2b57      	cmp	r3, #87	; 0x57
 80032be:	f47f af62 	bne.w	8003186 <term_complete+0xc2>
        _new_longitude = -_new_longitude;
 80032c2:	4a21      	ldr	r2, [pc, #132]	; (8003348 <term_complete+0x284>)
 80032c4:	e7f1      	b.n	80032aa <term_complete+0x1e6>
      _new_speed = parse_decimal();
 80032c6:	f7ff fe91 	bl	8002fec <parse_decimal>
 80032ca:	4b21      	ldr	r3, [pc, #132]	; (8003350 <term_complete+0x28c>)
 80032cc:	e7f4      	b.n	80032b8 <term_complete+0x1f4>
      _new_course = parse_decimal();
 80032ce:	f7ff fe8d 	bl	8002fec <parse_decimal>
 80032d2:	4b21      	ldr	r3, [pc, #132]	; (8003358 <term_complete+0x294>)
 80032d4:	e7f0      	b.n	80032b8 <term_complete+0x1f4>
      _new_date = gpsatol(_term);
 80032d6:	480d      	ldr	r0, [pc, #52]	; (800330c <term_complete+0x248>)
 80032d8:	f7ff fe79 	bl	8002fce <gpsatol>
 80032dc:	4b16      	ldr	r3, [pc, #88]	; (8003338 <term_complete+0x274>)
 80032de:	e7eb      	b.n	80032b8 <term_complete+0x1f4>
      _gps_data_good = _term[0] > '0';
 80032e0:	2b30      	cmp	r3, #48	; 0x30
 80032e2:	bf94      	ite	ls
 80032e4:	2300      	movls	r3, #0
 80032e6:	2301      	movhi	r3, #1
 80032e8:	e7d1      	b.n	800328e <term_complete+0x1ca>
      _new_numsats = (unsigned char)atoi(_term);
 80032ea:	4808      	ldr	r0, [pc, #32]	; (800330c <term_complete+0x248>)
 80032ec:	f002 fd09 	bl	8005d02 <atoi>
 80032f0:	4b1d      	ldr	r3, [pc, #116]	; (8003368 <term_complete+0x2a4>)
 80032f2:	b2c0      	uxtb	r0, r0
 80032f4:	8018      	strh	r0, [r3, #0]
      break;
 80032f6:	e746      	b.n	8003186 <term_complete+0xc2>
      _new_hdop = parse_decimal();
 80032f8:	f7ff fe78 	bl	8002fec <parse_decimal>
 80032fc:	4b1c      	ldr	r3, [pc, #112]	; (8003370 <term_complete+0x2ac>)
 80032fe:	e7db      	b.n	80032b8 <term_complete+0x1f4>
      _new_altitude = parse_decimal();
 8003300:	f7ff fe74 	bl	8002fec <parse_decimal>
 8003304:	4b16      	ldr	r3, [pc, #88]	; (8003360 <term_complete+0x29c>)
 8003306:	e7d7      	b.n	80032b8 <term_complete+0x1f4>
 8003308:	20000b64 	.word	0x20000b64
 800330c:	20000b19 	.word	0x20000b19
 8003310:	20000b8d 	.word	0x20000b8d
 8003314:	20000b49 	.word	0x20000b49
 8003318:	20000b50 	.word	0x20000b50
 800331c:	20000b3c 	.word	0x20000b3c
 8003320:	20000b38 	.word	0x20000b38
 8003324:	20000b6c 	.word	0x20000b6c
 8003328:	20000b70 	.word	0x20000b70
 800332c:	20000b18 	.word	0x20000b18
 8003330:	20000b58 	.word	0x20000b58
 8003334:	20000b60 	.word	0x20000b60
 8003338:	20000b68 	.word	0x20000b68
 800333c:	20000b14 	.word	0x20000b14
 8003340:	20000b30 	.word	0x20000b30
 8003344:	20000b80 	.word	0x20000b80
 8003348:	20000b5c 	.word	0x20000b5c
 800334c:	20000b7c 	.word	0x20000b7c
 8003350:	20000b74 	.word	0x20000b74
 8003354:	20000b34 	.word	0x20000b34
 8003358:	20000b2c 	.word	0x20000b2c
 800335c:	20000b44 	.word	0x20000b44
 8003360:	20000b84 	.word	0x20000b84
 8003364:	20000b28 	.word	0x20000b28
 8003368:	20000b88 	.word	0x20000b88
 800336c:	20000b8a 	.word	0x20000b8a
 8003370:	20000b4c 	.word	0x20000b4c
 8003374:	20000b78 	.word	0x20000b78
 8003378:	20000b66 	.word	0x20000b66
 800337c:	20000b8c 	.word	0x20000b8c
 8003380:	08007728 	.word	0x08007728
 8003384:	0800772e 	.word	0x0800772e

08003388 <encode>:
  ++_encoded_characters;
 8003388:	4a25      	ldr	r2, [pc, #148]	; (8003420 <encode+0x98>)
 800338a:	6813      	ldr	r3, [r2, #0]
  switch(c)
 800338c:	2824      	cmp	r0, #36	; 0x24
  ++_encoded_characters;
 800338e:	f103 0301 	add.w	r3, r3, #1
{
 8003392:	b570      	push	{r4, r5, r6, lr}
 8003394:	4604      	mov	r4, r0
  ++_encoded_characters;
 8003396:	6013      	str	r3, [r2, #0]
 8003398:	4d22      	ldr	r5, [pc, #136]	; (8003424 <encode+0x9c>)
 800339a:	4e23      	ldr	r6, [pc, #140]	; (8003428 <encode+0xa0>)
  switch(c)
 800339c:	d023      	beq.n	80033e6 <encode+0x5e>
 800339e:	d818      	bhi.n	80033d2 <encode+0x4a>
 80033a0:	280a      	cmp	r0, #10
 80033a2:	d001      	beq.n	80033a8 <encode+0x20>
 80033a4:	280d      	cmp	r0, #13
 80033a6:	d12b      	bne.n	8003400 <encode+0x78>
    if (_term_offset < sizeof(_term))
 80033a8:	782b      	ldrb	r3, [r5, #0]
 80033aa:	2b0e      	cmp	r3, #14
 80033ac:	f04f 0000 	mov.w	r0, #0
 80033b0:	d803      	bhi.n	80033ba <encode+0x32>
      _term[_term_offset] = 0;
 80033b2:	4a1e      	ldr	r2, [pc, #120]	; (800342c <encode+0xa4>)
 80033b4:	54d0      	strb	r0, [r2, r3]
      valid_sentence = term_complete();
 80033b6:	f7ff fe85 	bl	80030c4 <term_complete>
    ++_term_number;
 80033ba:	4a1d      	ldr	r2, [pc, #116]	; (8003430 <encode+0xa8>)
 80033bc:	7813      	ldrb	r3, [r2, #0]
 80033be:	3301      	adds	r3, #1
 80033c0:	7013      	strb	r3, [r2, #0]
    _term_offset = 0;
 80033c2:	2300      	movs	r3, #0
 80033c4:	702b      	strb	r3, [r5, #0]
    _is_checksum_term = c == '*';
 80033c6:	f1a4 032a 	sub.w	r3, r4, #42	; 0x2a
 80033ca:	425c      	negs	r4, r3
 80033cc:	415c      	adcs	r4, r3
 80033ce:	7034      	strb	r4, [r6, #0]
    return valid_sentence;
 80033d0:	bd70      	pop	{r4, r5, r6, pc}
  switch(c)
 80033d2:	282a      	cmp	r0, #42	; 0x2a
 80033d4:	d0e8      	beq.n	80033a8 <encode+0x20>
 80033d6:	282c      	cmp	r0, #44	; 0x2c
 80033d8:	d112      	bne.n	8003400 <encode+0x78>
    _parity ^= c;
 80033da:	4a16      	ldr	r2, [pc, #88]	; (8003434 <encode+0xac>)
 80033dc:	7813      	ldrb	r3, [r2, #0]
 80033de:	f083 032c 	eor.w	r3, r3, #44	; 0x2c
 80033e2:	7013      	strb	r3, [r2, #0]
 80033e4:	e7e0      	b.n	80033a8 <encode+0x20>
    _term_number = _term_offset = 0;
 80033e6:	4b12      	ldr	r3, [pc, #72]	; (8003430 <encode+0xa8>)
 80033e8:	2000      	movs	r0, #0
 80033ea:	7018      	strb	r0, [r3, #0]
    _parity = 0;
 80033ec:	4b11      	ldr	r3, [pc, #68]	; (8003434 <encode+0xac>)
    _term_number = _term_offset = 0;
 80033ee:	7028      	strb	r0, [r5, #0]
    _parity = 0;
 80033f0:	7018      	strb	r0, [r3, #0]
    _sentence_type = _GPS_SENTENCE_OTHER;
 80033f2:	4b11      	ldr	r3, [pc, #68]	; (8003438 <encode+0xb0>)
    _is_checksum_term = false;
 80033f4:	7030      	strb	r0, [r6, #0]
    _sentence_type = _GPS_SENTENCE_OTHER;
 80033f6:	2202      	movs	r2, #2
 80033f8:	701a      	strb	r2, [r3, #0]
    _gps_data_good = false;
 80033fa:	4b10      	ldr	r3, [pc, #64]	; (800343c <encode+0xb4>)
 80033fc:	7018      	strb	r0, [r3, #0]
    return valid_sentence;
 80033fe:	bd70      	pop	{r4, r5, r6, pc}
  if (_term_offset < sizeof(_term) - 1)
 8003400:	782b      	ldrb	r3, [r5, #0]
  if (!_is_checksum_term)
 8003402:	7830      	ldrb	r0, [r6, #0]
  if (_term_offset < sizeof(_term) - 1)
 8003404:	2b0d      	cmp	r3, #13
    _term[_term_offset++] = c;
 8003406:	bf9f      	itttt	ls
 8003408:	1c5a      	addls	r2, r3, #1
 800340a:	702a      	strbls	r2, [r5, #0]
 800340c:	4a07      	ldrls	r2, [pc, #28]	; (800342c <encode+0xa4>)
 800340e:	54d4      	strbls	r4, [r2, r3]
  if (!_is_checksum_term)
 8003410:	b920      	cbnz	r0, 800341c <encode+0x94>
    _parity ^= c;
 8003412:	4b08      	ldr	r3, [pc, #32]	; (8003434 <encode+0xac>)
 8003414:	781a      	ldrb	r2, [r3, #0]
 8003416:	4054      	eors	r4, r2
 8003418:	701c      	strb	r4, [r3, #0]
 800341a:	bd70      	pop	{r4, r5, r6, pc}
  return valid_sentence;
 800341c:	2000      	movs	r0, #0
}
 800341e:	bd70      	pop	{r4, r5, r6, pc}
 8003420:	20000b54 	.word	0x20000b54
 8003424:	20000b48 	.word	0x20000b48
 8003428:	20000b64 	.word	0x20000b64
 800342c:	20000b19 	.word	0x20000b19
 8003430:	20000b8c 	.word	0x20000b8c
 8003434:	20000b8d 	.word	0x20000b8d
 8003438:	20000b18 	.word	0x20000b18
 800343c:	20000b49 	.word	0x20000b49

08003440 <get_position>:

// lat/long in MILLIONTHs of a degree and age of fix in milliseconds
// (note: versions 12 and earlier gave this value in 100,000ths of a degree.
void get_position(long *latitude, long *longitude, unsigned long *fix_age)
{
  if (latitude) *latitude = _latitude;
 8003440:	b110      	cbz	r0, 8003448 <get_position+0x8>
 8003442:	4b07      	ldr	r3, [pc, #28]	; (8003460 <get_position+0x20>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	6003      	str	r3, [r0, #0]
  if (longitude) *longitude = _longitude;
 8003448:	b111      	cbz	r1, 8003450 <get_position+0x10>
 800344a:	4b06      	ldr	r3, [pc, #24]	; (8003464 <get_position+0x24>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	600b      	str	r3, [r1, #0]
  if (fix_age) *fix_age = _last_position_fix == GPS_INVALID_FIX_TIME ?
 8003450:	b12a      	cbz	r2, 800345e <get_position+0x1e>
 8003452:	4b05      	ldr	r3, [pc, #20]	; (8003468 <get_position+0x28>)
 8003454:	681b      	ldr	r3, [r3, #0]
   GPS_INVALID_AGE : millis() - _last_position_fix;
 8003456:	1c59      	adds	r1, r3, #1
 8003458:	bf18      	it	ne
 800345a:	425b      	negne	r3, r3
  if (fix_age) *fix_age = _last_position_fix == GPS_INVALID_FIX_TIME ?
 800345c:	6013      	str	r3, [r2, #0]
 800345e:	4770      	bx	lr
 8003460:	20000b80 	.word	0x20000b80
 8003464:	20000b7c 	.word	0x20000b7c
 8003468:	20000b70 	.word	0x20000b70
 800346c:	00000000 	.word	0x00000000

08003470 <f_get_position>:
  if (age) *age = _last_time_fix == GPS_INVALID_FIX_TIME ?
   GPS_INVALID_AGE : millis() - _last_time_fix;
}

void f_get_position(float *latitude, float *longitude, unsigned long *fix_age)
{
 8003470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003472:	4607      	mov	r7, r0
 8003474:	460e      	mov	r6, r1
  long lat, lon;
  get_position(&lat, &lon, fix_age);
 8003476:	4668      	mov	r0, sp
 8003478:	a901      	add	r1, sp, #4
 800347a:	f7ff ffe1 	bl	8003440 <get_position>
  *latitude = lat == GPS_INVALID_ANGLE ? GPS_INVALID_F_ANGLE : (lat / 1000000.0);
 800347e:	4c14      	ldr	r4, [pc, #80]	; (80034d0 <f_get_position+0x60>)
 8003480:	9d00      	ldr	r5, [sp, #0]
 8003482:	42a5      	cmp	r5, r4
 8003484:	d019      	beq.n	80034ba <f_get_position+0x4a>
 8003486:	4628      	mov	r0, r5
 8003488:	f7fd f810 	bl	80004ac <__aeabi_i2d>
 800348c:	a30e      	add	r3, pc, #56	; (adr r3, 80034c8 <f_get_position+0x58>)
 800348e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003492:	f7fd f99b 	bl	80007cc <__aeabi_ddiv>
 8003496:	f7fd fb67 	bl	8000b68 <__aeabi_d2f>
  *longitude = lat == GPS_INVALID_ANGLE ? GPS_INVALID_F_ANGLE : (lon / 1000000.0);
 800349a:	42a5      	cmp	r5, r4
  *latitude = lat == GPS_INVALID_ANGLE ? GPS_INVALID_F_ANGLE : (lat / 1000000.0);
 800349c:	6038      	str	r0, [r7, #0]
  *longitude = lat == GPS_INVALID_ANGLE ? GPS_INVALID_F_ANGLE : (lon / 1000000.0);
 800349e:	d00e      	beq.n	80034be <f_get_position+0x4e>
 80034a0:	9801      	ldr	r0, [sp, #4]
 80034a2:	f7fd f803 	bl	80004ac <__aeabi_i2d>
 80034a6:	a308      	add	r3, pc, #32	; (adr r3, 80034c8 <f_get_position+0x58>)
 80034a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ac:	f7fd f98e 	bl	80007cc <__aeabi_ddiv>
 80034b0:	f7fd fb5a 	bl	8000b68 <__aeabi_d2f>
 80034b4:	6030      	str	r0, [r6, #0]
}
 80034b6:	b003      	add	sp, #12
 80034b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  *latitude = lat == GPS_INVALID_ANGLE ? GPS_INVALID_F_ANGLE : (lat / 1000000.0);
 80034ba:	4806      	ldr	r0, [pc, #24]	; (80034d4 <f_get_position+0x64>)
 80034bc:	e7ed      	b.n	800349a <f_get_position+0x2a>
  *longitude = lat == GPS_INVALID_ANGLE ? GPS_INVALID_F_ANGLE : (lon / 1000000.0);
 80034be:	4805      	ldr	r0, [pc, #20]	; (80034d4 <f_get_position+0x64>)
 80034c0:	e7f8      	b.n	80034b4 <f_get_position+0x44>
 80034c2:	bf00      	nop
 80034c4:	f3af 8000 	nop.w
 80034c8:	00000000 	.word	0x00000000
 80034cc:	412e8480 	.word	0x412e8480
 80034d0:	3b9ac9ff 	.word	0x3b9ac9ff
 80034d4:	447a0000 	.word	0x447a0000

080034d8 <altitude>:
  float sk = f_speed_knots();
  return sk == GPS_INVALID_F_SPEED ? GPS_INVALID_F_SPEED : _GPS_KMPH_PER_KNOT * sk;
}

// signed altitude in centimeters (from GPGGA sentence)
long altitude() { return _altitude; }
 80034d8:	4b01      	ldr	r3, [pc, #4]	; (80034e0 <altitude+0x8>)
 80034da:	6818      	ldr	r0, [r3, #0]
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	20000b28 	.word	0x20000b28

080034e4 <Total_Init>:
int sa, sb, S1, sc;
int Thrust;


void Total_Init()
{
 80034e4:	b510      	push	{r4, lr}




	//Motor PWM Init
	Motor_init();
 80034e6:	f000 ffb9 	bl	800445c <Motor_init>

	//PID gain value default Set
	PIDControl_Init();
 80034ea:	f001 f8d3 	bl	8004694 <PIDControl_Init>

	//IMU Sensor calibration
	commandaltitude = Total_Calibration();
 80034ee:	f000 fd05 	bl	8003efc <Total_Calibration>
 80034f2:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <Total_Init+0x3c>)
	//RxInterupt Set
	usart_DMA_init();

	Busprotocol();

	sc = SignalGet();
 80034f4:	4c0b      	ldr	r4, [pc, #44]	; (8003524 <Total_Init+0x40>)
	commandaltitude = Total_Calibration();
 80034f6:	6018      	str	r0, [r3, #0]
	usart_DMA_init();
 80034f8:	f001 fe34 	bl	8005164 <usart_DMA_init>
	Busprotocol();
 80034fc:	f001 fed2 	bl	80052a4 <Busprotocol>
	sc = SignalGet();
 8003500:	f001 fe9a 	bl	8005238 <SignalGet>
 8003504:	6020      	str	r0, [r4, #0]
	while(1)
	{
		Mag_calibration();
 8003506:	f000 fe3b 	bl	8004180 <Mag_calibration>
		Busprotocol();
 800350a:	f001 fecb 	bl	80052a4 <Busprotocol>
		sc = SignalGet();
 800350e:	f001 fe93 	bl	8005238 <SignalGet>
 8003512:	6020      	str	r0, [r4, #0]
		//CommandGet(&actuatorThrust, &Command_Roll, &Command_Pitch, &sa, &sb, &S1, &sc, &S_flag);
		if(sc != 0)break;
 8003514:	2800      	cmp	r0, #0
 8003516:	d0f6      	beq.n	8003506 <Total_Init+0x22>
	}
	//setup();
	//gps_setup();

	LPF_Init();
}
 8003518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LPF_Init();
 800351c:	f7ff bcea 	b.w	8002ef4 <LPF_Init>
 8003520:	20000bf4 	.word	0x20000bf4
 8003524:	20000ba0 	.word	0x20000ba0

08003528 <stabilizer_Loop>:

void stabilizer_Loop()
{
 8003528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//pressure data Read
	altitude = Read_MSData(cnt_t);
 800352c:	4c80      	ldr	r4, [pc, #512]	; (8003730 <stabilizer_Loop+0x208>)
	if(cnt_t >= 100 ) cnt_t = 0;


	//Read 9axis data
	Read_9axisData(&Accel, &Gyro, &Mage);
 800352e:	4f81      	ldr	r7, [pc, #516]	; (8003734 <stabilizer_Loop+0x20c>)
	altitude = Read_MSData(cnt_t);
 8003530:	6820      	ldr	r0, [r4, #0]
	Read_9axisData(&Accel, &Gyro, &Mage);
 8003532:	4d81      	ldr	r5, [pc, #516]	; (8003738 <stabilizer_Loop+0x210>)

	Busprotocol();


	//Receiver get Command
	CommandGet(&actuatorThrust, &Command_Roll, &Command_Pitch, &sa, &sb, &S1, &sc, &S_flag);
 8003534:	f8df 9250 	ldr.w	r9, [pc, #592]	; 8003788 <stabilizer_Loop+0x260>
 8003538:	f8df 8250 	ldr.w	r8, [pc, #592]	; 800378c <stabilizer_Loop+0x264>


	cnt_t += CNT_Register;
	dt = CNT_Register / 10000.0;
 800353c:	4e7f      	ldr	r6, [pc, #508]	; (800373c <stabilizer_Loop+0x214>)

	Thrust = PIDThrustControl((int)altitude, commandaltitude);

	//Attitude PIDControl start

	PIDAttitudeControl(Roll, Pitch, Yaw , Command_Roll, -Command_Pitch, Command_Yaw, &RollRate, &PitchRate, &YawRate);
 800353e:	f8df b250 	ldr.w	fp, [pc, #592]	; 8003790 <stabilizer_Loop+0x268>
 8003542:	f8df a250 	ldr.w	sl, [pc, #592]	; 8003794 <stabilizer_Loop+0x26c>
{
 8003546:	b095      	sub	sp, #84	; 0x54
	altitude = Read_MSData(cnt_t);
 8003548:	f000 ff56 	bl	80043f8 <Read_MSData>
 800354c:	4b7c      	ldr	r3, [pc, #496]	; (8003740 <stabilizer_Loop+0x218>)
 800354e:	6018      	str	r0, [r3, #0]
	if(cnt_t >= 100 ) cnt_t = 0;
 8003550:	6823      	ldr	r3, [r4, #0]
 8003552:	2b63      	cmp	r3, #99	; 0x63
 8003554:	bfc4      	itt	gt
 8003556:	2300      	movgt	r3, #0
 8003558:	6023      	strgt	r3, [r4, #0]
	Read_9axisData(&Accel, &Gyro, &Mage);
 800355a:	4c7a      	ldr	r4, [pc, #488]	; (8003744 <stabilizer_Loop+0x21c>)
 800355c:	463a      	mov	r2, r7
 800355e:	4621      	mov	r1, r4
 8003560:	4628      	mov	r0, r5
 8003562:	f000 fe7f 	bl	8004264 <Read_9axisData>
	Busprotocol();
 8003566:	f001 fe9d 	bl	80052a4 <Busprotocol>
	CommandGet(&actuatorThrust, &Command_Roll, &Command_Pitch, &sa, &sb, &S1, &sc, &S_flag);
 800356a:	4b77      	ldr	r3, [pc, #476]	; (8003748 <stabilizer_Loop+0x220>)
 800356c:	9303      	str	r3, [sp, #12]
 800356e:	4b77      	ldr	r3, [pc, #476]	; (800374c <stabilizer_Loop+0x224>)
 8003570:	9301      	str	r3, [sp, #4]
 8003572:	4b77      	ldr	r3, [pc, #476]	; (8003750 <stabilizer_Loop+0x228>)
 8003574:	9300      	str	r3, [sp, #0]
 8003576:	f8cd 8008 	str.w	r8, [sp, #8]
 800357a:	464b      	mov	r3, r9
 800357c:	4a75      	ldr	r2, [pc, #468]	; (8003754 <stabilizer_Loop+0x22c>)
 800357e:	4976      	ldr	r1, [pc, #472]	; (8003758 <stabilizer_Loop+0x230>)
 8003580:	4876      	ldr	r0, [pc, #472]	; (800375c <stabilizer_Loop+0x234>)
 8003582:	f001 fe5f 	bl	8005244 <CommandGet>
	cnt_t += CNT_Register;
 8003586:	4a76      	ldr	r2, [pc, #472]	; (8003760 <stabilizer_Loop+0x238>)
 8003588:	4969      	ldr	r1, [pc, #420]	; (8003730 <stabilizer_Loop+0x208>)
 800358a:	6810      	ldr	r0, [r2, #0]
 800358c:	680b      	ldr	r3, [r1, #0]
 800358e:	4403      	add	r3, r0
 8003590:	600b      	str	r3, [r1, #0]
	dt = CNT_Register / 10000.0;
 8003592:	6810      	ldr	r0, [r2, #0]
 8003594:	f7fc ff7a 	bl	800048c <__aeabi_ui2d>
 8003598:	a363      	add	r3, pc, #396	; (adr r3, 8003728 <stabilizer_Loop+0x200>)
 800359a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800359e:	f7fd f915 	bl	80007cc <__aeabi_ddiv>
 80035a2:	f7fd fae1 	bl	8000b68 <__aeabi_d2f>
 80035a6:	6030      	str	r0, [r6, #0]
	DT_Reset();
 80035a8:	f000 ff52 	bl	8004450 <DT_Reset>
	sensorcalcQ_mahony(Gyro.X, Gyro.Y, Gyro.Z, Accel.X, Accel.Y, Accel.Z, dt);
 80035ac:	ed96 3a00 	vldr	s6, [r6]
 80035b0:	edd5 2a02 	vldr	s5, [r5, #8]
 80035b4:	ed95 2a01 	vldr	s4, [r5, #4]
 80035b8:	edd5 1a00 	vldr	s3, [r5]
 80035bc:	ed94 1a02 	vldr	s2, [r4, #8]
 80035c0:	edd4 0a01 	vldr	s1, [r4, #4]
 80035c4:	ed94 0a00 	vldr	s0, [r4]
 80035c8:	f001 fb24 	bl	8004c14 <sensorcalcQ_mahony>
	conmp_Filter_Calc(Gyro.X, Gyro.Y, Gyro.Z, Accel.X, Accel.Y, Accel.Z, Mage.X, Mage.Y, Mage.Z, dt);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f7fc ff7f 	bl	80004d0 <__aeabi_f2d>
 80035d2:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80035d6:	6838      	ldr	r0, [r7, #0]
 80035d8:	f7fc ff7a 	bl	80004d0 <__aeabi_f2d>
 80035dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80035e0:	68a8      	ldr	r0, [r5, #8]
 80035e2:	f7fc ff75 	bl	80004d0 <__aeabi_f2d>
 80035e6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80035ea:	6868      	ldr	r0, [r5, #4]
 80035ec:	f7fc ff70 	bl	80004d0 <__aeabi_f2d>
 80035f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80035f4:	6828      	ldr	r0, [r5, #0]
	calc_Q_to_E(&Roll, &Pitch, &Yaw);
 80035f6:	4d5b      	ldr	r5, [pc, #364]	; (8003764 <stabilizer_Loop+0x23c>)
	conmp_Filter_Calc(Gyro.X, Gyro.Y, Gyro.Z, Accel.X, Accel.Y, Accel.Z, Mage.X, Mage.Y, Mage.Z, dt);
 80035f8:	f7fc ff6a 	bl	80004d0 <__aeabi_f2d>
 80035fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003600:	68a0      	ldr	r0, [r4, #8]
 8003602:	f7fc ff65 	bl	80004d0 <__aeabi_f2d>
 8003606:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800360a:	6860      	ldr	r0, [r4, #4]
 800360c:	f7fc ff60 	bl	80004d0 <__aeabi_f2d>
 8003610:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003614:	6820      	ldr	r0, [r4, #0]
 8003616:	f7fc ff5b 	bl	80004d0 <__aeabi_f2d>
 800361a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800361e:	6830      	ldr	r0, [r6, #0]
 8003620:	f7fc ff56 	bl	80004d0 <__aeabi_f2d>
 8003624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003628:	68b8      	ldr	r0, [r7, #8]
 800362a:	f7fc ff51 	bl	80004d0 <__aeabi_f2d>
 800362e:	ed9d 7b12 	vldr	d7, [sp, #72]	; 0x48
 8003632:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8003636:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 800363a:	ed9d 4b0c 	vldr	d4, [sp, #48]	; 0x30
 800363e:	ed9d 3b0a 	vldr	d3, [sp, #40]	; 0x28
 8003642:	ed9d 2b08 	vldr	d2, [sp, #32]
 8003646:	ed9d 1b06 	vldr	d1, [sp, #24]
 800364a:	ed9d 0b04 	vldr	d0, [sp, #16]
 800364e:	e9cd 0100 	strd	r0, r1, [sp]
 8003652:	f7ff fbcb 	bl	8002dec <conmp_Filter_Calc>
	PIDdtSet(dt);
 8003656:	ed96 0a00 	vldr	s0, [r6]
	calc_Q_to_E(&Roll, &Pitch, &Yaw);
 800365a:	4e43      	ldr	r6, [pc, #268]	; (8003768 <stabilizer_Loop+0x240>)
	PIDdtSet(dt);
 800365c:	f001 f992 	bl	8004984 <PIDdtSet>
	calc_Q_to_E(&Roll, &Pitch, &Yaw);
 8003660:	4b42      	ldr	r3, [pc, #264]	; (800376c <stabilizer_Loop+0x244>)
 8003662:	9304      	str	r3, [sp, #16]
 8003664:	461a      	mov	r2, r3
 8003666:	4631      	mov	r1, r6
 8003668:	4628      	mov	r0, r5
 800366a:	f001 fd09 	bl	8005080 <calc_Q_to_E>
	Yaw_data_get(Mage.X, Mage.Y, Mage.Z, Roll, Pitch);
 800366e:	ed96 2a00 	vldr	s4, [r6]
 8003672:	edd5 1a00 	vldr	s3, [r5]
 8003676:	ed97 1a02 	vldr	s2, [r7, #8]
 800367a:	edd7 0a01 	vldr	s1, [r7, #4]
 800367e:	ed97 0a00 	vldr	s0, [r7]
	Thrust = PIDThrustControl((int)altitude, commandaltitude);
 8003682:	4f3b      	ldr	r7, [pc, #236]	; (8003770 <stabilizer_Loop+0x248>)
	Yaw_data_get(Mage.X, Mage.Y, Mage.Z, Roll, Pitch);
 8003684:	f001 fbec 	bl	8004e60 <Yaw_data_get>
	Thrust = PIDThrustControl((int)altitude, commandaltitude);
 8003688:	4a3a      	ldr	r2, [pc, #232]	; (8003774 <stabilizer_Loop+0x24c>)
 800368a:	ed92 0a00 	vldr	s0, [r2]
 800368e:	4a2c      	ldr	r2, [pc, #176]	; (8003740 <stabilizer_Loop+0x218>)
 8003690:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 8003694:	6810      	ldr	r0, [r2, #0]
 8003696:	f001 f8fd 	bl	8004894 <PIDThrustControl>
	PIDAttitudeControl(Roll, Pitch, Yaw , Command_Roll, -Command_Pitch, Command_Yaw, &RollRate, &PitchRate, &YawRate);
 800369a:	4b2e      	ldr	r3, [pc, #184]	; (8003754 <stabilizer_Loop+0x22c>)
 800369c:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8003798 <stabilizer_Loop+0x270>
 80036a0:	ed93 2a00 	vldr	s4, [r3]
 80036a4:	4b2c      	ldr	r3, [pc, #176]	; (8003758 <stabilizer_Loop+0x230>)
 80036a6:	edde 2a00 	vldr	s5, [lr]
 80036aa:	edd3 1a00 	vldr	s3, [r3]
 80036ae:	9b04      	ldr	r3, [sp, #16]
	Thrust = PIDThrustControl((int)altitude, commandaltitude);
 80036b0:	6038      	str	r0, [r7, #0]
	PIDAttitudeControl(Roll, Pitch, Yaw , Command_Roll, -Command_Pitch, Command_Yaw, &RollRate, &PitchRate, &YawRate);
 80036b2:	465a      	mov	r2, fp
 80036b4:	4651      	mov	r1, sl
 80036b6:	4830      	ldr	r0, [pc, #192]	; (8003778 <stabilizer_Loop+0x250>)
 80036b8:	ed93 1a00 	vldr	s2, [r3]
 80036bc:	edd6 0a00 	vldr	s1, [r6]
 80036c0:	ed95 0a00 	vldr	s0, [r5]
	PIDRateControl(Gyro.X, -Gyro.Y, Gyro.Z, RollRate, PitchRate, YawRate);



		//total Axis value out
	PIDControlOut(&actuatorRoll, &actuatorPitch, &actuatorYaw);
 80036c4:	4e2d      	ldr	r6, [pc, #180]	; (800377c <stabilizer_Loop+0x254>)
 80036c6:	4d2e      	ldr	r5, [pc, #184]	; (8003780 <stabilizer_Loop+0x258>)
	PIDAttitudeControl(Roll, Pitch, Yaw , Command_Roll, -Command_Pitch, Command_Yaw, &RollRate, &PitchRate, &YawRate);
 80036c8:	eeb1 2a42 	vneg.f32	s4, s4
 80036cc:	f001 f900 	bl	80048d0 <PIDAttitudeControl>
	PIDRateControl(Gyro.X, -Gyro.Y, Gyro.Z, RollRate, PitchRate, YawRate);
 80036d0:	4b29      	ldr	r3, [pc, #164]	; (8003778 <stabilizer_Loop+0x250>)
 80036d2:	edd4 0a01 	vldr	s1, [r4, #4]
 80036d6:	ed94 1a02 	vldr	s2, [r4, #8]
 80036da:	ed94 0a00 	vldr	s0, [r4]
	PIDControlOut(&actuatorRoll, &actuatorPitch, &actuatorYaw);
 80036de:	4c29      	ldr	r4, [pc, #164]	; (8003784 <stabilizer_Loop+0x25c>)
	PIDRateControl(Gyro.X, -Gyro.Y, Gyro.Z, RollRate, PitchRate, YawRate);
 80036e0:	edd3 1a00 	vldr	s3, [r3]
 80036e4:	eddb 2a00 	vldr	s5, [fp]
 80036e8:	ed9a 2a00 	vldr	s4, [sl]
 80036ec:	eef1 0a60 	vneg.f32	s1, s1
 80036f0:	f001 f9b0 	bl	8004a54 <PIDRateControl>
	PIDControlOut(&actuatorRoll, &actuatorPitch, &actuatorYaw);
 80036f4:	4632      	mov	r2, r6
 80036f6:	4629      	mov	r1, r5
 80036f8:	4620      	mov	r0, r4
 80036fa:	f001 f975 	bl	80049e8 <PIDControlOut>



	//Motor Output Control
	Motor_Control(actuatorThrust, actuatorRoll, actuatorPitch, actuatorYaw, Thrust, sa, sc);
 80036fe:	4817      	ldr	r0, [pc, #92]	; (800375c <stabilizer_Loop+0x234>)
 8003700:	f9b4 1000 	ldrsh.w	r1, [r4]
 8003704:	f8d8 4000 	ldr.w	r4, [r8]
 8003708:	f9b6 3000 	ldrsh.w	r3, [r6]
 800370c:	f9b5 2000 	ldrsh.w	r2, [r5]
 8003710:	8800      	ldrh	r0, [r0, #0]
 8003712:	9402      	str	r4, [sp, #8]
 8003714:	f8d9 4000 	ldr.w	r4, [r9]
 8003718:	9401      	str	r4, [sp, #4]
 800371a:	683c      	ldr	r4, [r7, #0]
 800371c:	9400      	str	r4, [sp, #0]
 800371e:	f000 fed3 	bl	80044c8 <Motor_Control>





}
 8003722:	b015      	add	sp, #84	; 0x54
 8003724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003728:	00000000 	.word	0x00000000
 800372c:	40c38800 	.word	0x40c38800
 8003730:	20000be8 	.word	0x20000be8
 8003734:	20000ba4 	.word	0x20000ba4
 8003738:	20000bbc 	.word	0x20000bbc
 800373c:	20000008 	.word	0x20000008
 8003740:	080034d9 	.word	0x080034d9
 8003744:	20000bdc 	.word	0x20000bdc
 8003748:	20000288 	.word	0x20000288
 800374c:	20000b9c 	.word	0x20000b9c
 8003750:	20000bc8 	.word	0x20000bc8
 8003754:	2000027c 	.word	0x2000027c
 8003758:	20000280 	.word	0x20000280
 800375c:	20000bb2 	.word	0x20000bb2
 8003760:	40014424 	.word	0x40014424
 8003764:	20000b98 	.word	0x20000b98
 8003768:	20000bf0 	.word	0x20000bf0
 800376c:	20000b90 	.word	0x20000b90
 8003770:	20000bd4 	.word	0x20000bd4
 8003774:	20000bf4 	.word	0x20000bf4
 8003778:	20000bb4 	.word	0x20000bb4
 800377c:	20000bb0 	.word	0x20000bb0
 8003780:	20000bd8 	.word	0x20000bd8
 8003784:	20000bcc 	.word	0x20000bcc
 8003788:	20000bec 	.word	0x20000bec
 800378c:	20000ba0 	.word	0x20000ba0
 8003790:	20000b94 	.word	0x20000b94
 8003794:	20000bb8 	.word	0x20000bb8
 8003798:	20000284 	.word	0x20000284

0800379c <Write_reg>:
	return Tmp_buffer[0];
}


void Write_reg(unsigned char senser_Add, unsigned char Register_Add, unsigned char data)		//I2C      
{
 800379c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	unsigned char buffer[2] = { Register_Add, data };
	HAL_I2C_Master_Transmit(&hi2c1, senser_Add, buffer, 2, 100);
 800379e:	2364      	movs	r3, #100	; 0x64
	unsigned char buffer[2] = { Register_Add, data };
 80037a0:	f88d 100c 	strb.w	r1, [sp, #12]
 80037a4:	f88d 200d 	strb.w	r2, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c1, senser_Add, buffer, 2, 100);
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	4601      	mov	r1, r0
 80037ac:	2302      	movs	r3, #2
 80037ae:	aa03      	add	r2, sp, #12
 80037b0:	4802      	ldr	r0, [pc, #8]	; (80037bc <Write_reg+0x20>)
 80037b2:	f7fd ffa1 	bl	80016f8 <HAL_I2C_Master_Transmit>
}
 80037b6:	b005      	add	sp, #20
 80037b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80037bc:	20000f08 	.word	0x20000f08

080037c0 <Calc_TP>:


void Calc_TP()																					//        
{
 80037c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_T = D_TEMPER - TREF * pow(2, 8);
 80037c4:	4b96      	ldr	r3, [pc, #600]	; (8003a20 <Calc_TP+0x260>)
{
 80037c6:	b085      	sub	sp, #20
	d_T = D_TEMPER - TREF * pow(2, 8);
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	f7fc fe5f 	bl	800048c <__aeabi_ui2d>
 80037ce:	4b95      	ldr	r3, [pc, #596]	; (8003a24 <Calc_TP+0x264>)
 80037d0:	4604      	mov	r4, r0
 80037d2:	8818      	ldrh	r0, [r3, #0]
 80037d4:	460d      	mov	r5, r1
 80037d6:	f7fc fe69 	bl	80004ac <__aeabi_i2d>
 80037da:	2200      	movs	r2, #0
 80037dc:	4b92      	ldr	r3, [pc, #584]	; (8003a28 <Calc_TP+0x268>)
 80037de:	f7fc fecb 	bl	8000578 <__aeabi_dmul>
 80037e2:	4602      	mov	r2, r0
 80037e4:	460b      	mov	r3, r1
 80037e6:	4620      	mov	r0, r4
 80037e8:	4629      	mov	r1, r5
 80037ea:	f7fc fd11 	bl	8000210 <__aeabi_dsub>
 80037ee:	f7fd f973 	bl	8000ad8 <__aeabi_d2iz>
 80037f2:	4b8e      	ldr	r3, [pc, #568]	; (8003a2c <Calc_TP+0x26c>)
 80037f4:	6018      	str	r0, [r3, #0]
	TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 80037f6:	4b8e      	ldr	r3, [pc, #568]	; (8003a30 <Calc_TP+0x270>)
	d_T = D_TEMPER - TREF * pow(2, 8);
 80037f8:	4605      	mov	r5, r0
	TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 80037fa:	8818      	ldrh	r0, [r3, #0]
 80037fc:	4368      	muls	r0, r5
 80037fe:	f7fc fe55 	bl	80004ac <__aeabi_i2d>
 8003802:	2200      	movs	r2, #0
 8003804:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8003808:	f7fc feb6 	bl	8000578 <__aeabi_dmul>
 800380c:	2200      	movs	r2, #0
 800380e:	4b89      	ldr	r3, [pc, #548]	; (8003a34 <Calc_TP+0x274>)
 8003810:	f7fc fd00 	bl	8000214 <__adddf3>
 8003814:	f7fd f960 	bl	8000ad8 <__aeabi_d2iz>

	OFF = OFF_t1 * pow(2, 16) + (TCO * d_T) / pow(2, 7);
 8003818:	4b87      	ldr	r3, [pc, #540]	; (8003a38 <Calc_TP+0x278>)
	TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 800381a:	4604      	mov	r4, r0
	OFF = OFF_t1 * pow(2, 16) + (TCO * d_T) / pow(2, 7);
 800381c:	8818      	ldrh	r0, [r3, #0]
 800381e:	4368      	muls	r0, r5
 8003820:	f7fc fe44 	bl	80004ac <__aeabi_i2d>
 8003824:	2200      	movs	r2, #0
 8003826:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800382a:	f7fc fea5 	bl	8000578 <__aeabi_dmul>
 800382e:	4b83      	ldr	r3, [pc, #524]	; (8003a3c <Calc_TP+0x27c>)
 8003830:	4606      	mov	r6, r0
 8003832:	8818      	ldrh	r0, [r3, #0]
 8003834:	460f      	mov	r7, r1
 8003836:	f7fc fe39 	bl	80004ac <__aeabi_i2d>
 800383a:	2200      	movs	r2, #0
 800383c:	4b80      	ldr	r3, [pc, #512]	; (8003a40 <Calc_TP+0x280>)
 800383e:	f7fc fe9b 	bl	8000578 <__aeabi_dmul>
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	4630      	mov	r0, r6
 8003848:	4639      	mov	r1, r7
 800384a:	f7fc fce3 	bl	8000214 <__adddf3>
 800384e:	f7fd f9f3 	bl	8000c38 <__aeabi_d2lz>
	SENS = SENS_t1 * pow(2, 15) + (TCS * d_T) / pow(2, 8);
 8003852:	4b7c      	ldr	r3, [pc, #496]	; (8003a44 <Calc_TP+0x284>)
	OFF = OFF_t1 * pow(2, 16) + (TCO * d_T) / pow(2, 7);
 8003854:	e9cd 0100 	strd	r0, r1, [sp]
	SENS = SENS_t1 * pow(2, 15) + (TCS * d_T) / pow(2, 8);
 8003858:	8818      	ldrh	r0, [r3, #0]
 800385a:	4368      	muls	r0, r5
 800385c:	f7fc fe26 	bl	80004ac <__aeabi_i2d>
 8003860:	2200      	movs	r2, #0
 8003862:	4b79      	ldr	r3, [pc, #484]	; (8003a48 <Calc_TP+0x288>)
 8003864:	f7fc fe88 	bl	8000578 <__aeabi_dmul>
 8003868:	4b78      	ldr	r3, [pc, #480]	; (8003a4c <Calc_TP+0x28c>)
 800386a:	4606      	mov	r6, r0
 800386c:	8818      	ldrh	r0, [r3, #0]
 800386e:	460f      	mov	r7, r1
 8003870:	f7fc fe1c 	bl	80004ac <__aeabi_i2d>
 8003874:	2200      	movs	r2, #0
 8003876:	4b76      	ldr	r3, [pc, #472]	; (8003a50 <Calc_TP+0x290>)
 8003878:	f7fc fe7e 	bl	8000578 <__aeabi_dmul>
 800387c:	4602      	mov	r2, r0
 800387e:	460b      	mov	r3, r1
 8003880:	4630      	mov	r0, r6
 8003882:	4639      	mov	r1, r7
 8003884:	f7fc fcc6 	bl	8000214 <__adddf3>
 8003888:	f7fd f9d6 	bl	8000c38 <__aeabi_d2lz>


	//      
	if (TEMP < 2000) {
 800388c:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
	SENS = SENS_t1 * pow(2, 15) + (TCS * d_T) / pow(2, 8);
 8003890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003894:	4e6f      	ldr	r6, [pc, #444]	; (8003a54 <Calc_TP+0x294>)
	if (TEMP < 2000) {
 8003896:	f280 80b7 	bge.w	8003a08 <Calc_TP+0x248>
		T2 = pow(d_T, 2) / pow(2, 31);
 800389a:	4628      	mov	r0, r5
 800389c:	f7fc fe06 	bl	80004ac <__aeabi_i2d>
 80038a0:	4602      	mov	r2, r0
 80038a2:	460b      	mov	r3, r1
 80038a4:	f7fc fe68 	bl	8000578 <__aeabi_dmul>
 80038a8:	2200      	movs	r2, #0
 80038aa:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
 80038ae:	f7fc fe63 	bl	8000578 <__aeabi_dmul>
 80038b2:	f7fd f9c1 	bl	8000c38 <__aeabi_d2lz>
 80038b6:	e9c6 0100 	strd	r0, r1, [r6]
		OFF2 = 5 * pow((TEMP - 2000), 2) / 2;
 80038ba:	f5a4 60fa 	sub.w	r0, r4, #2000	; 0x7d0
 80038be:	f7fc fdf5 	bl	80004ac <__aeabi_i2d>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	f7fc fe57 	bl	8000578 <__aeabi_dmul>
 80038ca:	2200      	movs	r2, #0
 80038cc:	4b62      	ldr	r3, [pc, #392]	; (8003a58 <Calc_TP+0x298>)
		SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 80038ce:	4d63      	ldr	r5, [pc, #396]	; (8003a5c <Calc_TP+0x29c>)
		OFF2 = 5 * pow((TEMP - 2000), 2) / 2;
 80038d0:	f7fc fe52 	bl	8000578 <__aeabi_dmul>
 80038d4:	2200      	movs	r2, #0
 80038d6:	4b62      	ldr	r3, [pc, #392]	; (8003a60 <Calc_TP+0x2a0>)
 80038d8:	4680      	mov	r8, r0
 80038da:	4689      	mov	r9, r1
 80038dc:	f7fc fe4c 	bl	8000578 <__aeabi_dmul>
 80038e0:	f7fd f9aa 	bl	8000c38 <__aeabi_d2lz>
 80038e4:	4b5f      	ldr	r3, [pc, #380]	; (8003a64 <Calc_TP+0x2a4>)
 80038e6:	4606      	mov	r6, r0
 80038e8:	460f      	mov	r7, r1
 80038ea:	e9c3 6700 	strd	r6, r7, [r3]
		SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 80038ee:	2200      	movs	r2, #0
 80038f0:	4b5d      	ldr	r3, [pc, #372]	; (8003a68 <Calc_TP+0x2a8>)
 80038f2:	4640      	mov	r0, r8
 80038f4:	4649      	mov	r1, r9
 80038f6:	f7fc fe3f 	bl	8000578 <__aeabi_dmul>
 80038fa:	f7fd f99d 	bl	8000c38 <__aeabi_d2lz>
		if (TEMP < -1500) {
 80038fe:	4b5b      	ldr	r3, [pc, #364]	; (8003a6c <Calc_TP+0x2ac>)
		SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 8003900:	4682      	mov	sl, r0
 8003902:	468b      	mov	fp, r1
		if (TEMP < -1500) {
 8003904:	429c      	cmp	r4, r3
		SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 8003906:	e9c5 ab00 	strd	sl, fp, [r5]
		if (TEMP < -1500) {
 800390a:	da3a      	bge.n	8003982 <Calc_TP+0x1c2>
			OFF2 = OFF2 + 7 * pow((TEMP + 1500), 2);
 800390c:	f204 50dc 	addw	r0, r4, #1500	; 0x5dc
 8003910:	f7fc fdcc 	bl	80004ac <__aeabi_i2d>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	f7fc fe2e 	bl	8000578 <__aeabi_dmul>
 800391c:	4680      	mov	r8, r0
 800391e:	4689      	mov	r9, r1
 8003920:	4630      	mov	r0, r6
 8003922:	4639      	mov	r1, r7
 8003924:	f7fc fdfa 	bl	800051c <__aeabi_l2d>
 8003928:	2200      	movs	r2, #0
 800392a:	4606      	mov	r6, r0
 800392c:	460f      	mov	r7, r1
 800392e:	4b50      	ldr	r3, [pc, #320]	; (8003a70 <Calc_TP+0x2b0>)
 8003930:	4640      	mov	r0, r8
 8003932:	4649      	mov	r1, r9
 8003934:	f7fc fe20 	bl	8000578 <__aeabi_dmul>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4630      	mov	r0, r6
 800393e:	4639      	mov	r1, r7
 8003940:	f7fc fc68 	bl	8000214 <__adddf3>
 8003944:	f7fd f978 	bl	8000c38 <__aeabi_d2lz>
 8003948:	4b46      	ldr	r3, [pc, #280]	; (8003a64 <Calc_TP+0x2a4>)
			SENS2 = SENS2 + 11 * pow((TEMP + 1500), 2) / 2;
 800394a:	2200      	movs	r2, #0
			OFF2 = OFF2 + 7 * pow((TEMP + 1500), 2);
 800394c:	e9c3 0100 	strd	r0, r1, [r3]
			SENS2 = SENS2 + 11 * pow((TEMP + 1500), 2) / 2;
 8003950:	4b48      	ldr	r3, [pc, #288]	; (8003a74 <Calc_TP+0x2b4>)
 8003952:	4640      	mov	r0, r8
 8003954:	4649      	mov	r1, r9
 8003956:	f7fc fe0f 	bl	8000578 <__aeabi_dmul>
 800395a:	2200      	movs	r2, #0
 800395c:	4b40      	ldr	r3, [pc, #256]	; (8003a60 <Calc_TP+0x2a0>)
 800395e:	f7fc fe0b 	bl	8000578 <__aeabi_dmul>
 8003962:	4606      	mov	r6, r0
 8003964:	460f      	mov	r7, r1
 8003966:	4650      	mov	r0, sl
 8003968:	4659      	mov	r1, fp
 800396a:	f7fc fdd7 	bl	800051c <__aeabi_l2d>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	4630      	mov	r0, r6
 8003974:	4639      	mov	r1, r7
 8003976:	f7fc fc4d 	bl	8000214 <__adddf3>
 800397a:	f7fd f95d 	bl	8000c38 <__aeabi_d2lz>
 800397e:	e9c5 0100 	strd	r0, r1, [r5]
		T2 = 0;
		OFF2 = 0;
		SENS2 = 0;
	}

	TEMP -= T2;
 8003982:	4b34      	ldr	r3, [pc, #208]	; (8003a54 <Calc_TP+0x294>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	1ae4      	subs	r4, r4, r3
 8003988:	4b3b      	ldr	r3, [pc, #236]	; (8003a78 <Calc_TP+0x2b8>)
 800398a:	601c      	str	r4, [r3, #0]
	OFF -= OFF2;
 800398c:	4b35      	ldr	r3, [pc, #212]	; (8003a64 <Calc_TP+0x2a4>)
 800398e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003992:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003996:	1b12      	subs	r2, r2, r4
 8003998:	eb63 0305 	sbc.w	r3, r3, r5
 800399c:	461d      	mov	r5, r3
 800399e:	4b37      	ldr	r3, [pc, #220]	; (8003a7c <Calc_TP+0x2bc>)
 80039a0:	4614      	mov	r4, r2
 80039a2:	e9c3 4500 	strd	r4, r5, [r3]
	SENS -= SENS2;
 80039a6:	4b2d      	ldr	r3, [pc, #180]	; (8003a5c <Calc_TP+0x29c>)
 80039a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80039ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b0:	1a80      	subs	r0, r0, r2
 80039b2:	eb61 0103 	sbc.w	r1, r1, r3
 80039b6:	460b      	mov	r3, r1
 80039b8:	4931      	ldr	r1, [pc, #196]	; (8003a80 <Calc_TP+0x2c0>)
 80039ba:	4602      	mov	r2, r0
 80039bc:	e9c1 2300 	strd	r2, r3, [r1]

	Pressure = (D_PRESS * SENS / pow(2, 21) - OFF) / pow(2, 15);
 80039c0:	4930      	ldr	r1, [pc, #192]	; (8003a84 <Calc_TP+0x2c4>)
 80039c2:	680e      	ldr	r6, [r1, #0]
 80039c4:	fba6 0100 	umull	r0, r1, r6, r0
 80039c8:	fb06 1103 	mla	r1, r6, r3, r1
 80039cc:	f7fc fda6 	bl	800051c <__aeabi_l2d>
 80039d0:	2200      	movs	r2, #0
 80039d2:	4b2d      	ldr	r3, [pc, #180]	; (8003a88 <Calc_TP+0x2c8>)
 80039d4:	f7fc fdd0 	bl	8000578 <__aeabi_dmul>
 80039d8:	4606      	mov	r6, r0
 80039da:	460f      	mov	r7, r1
 80039dc:	4620      	mov	r0, r4
 80039de:	4629      	mov	r1, r5
 80039e0:	f7fc fd9c 	bl	800051c <__aeabi_l2d>
 80039e4:	4602      	mov	r2, r0
 80039e6:	460b      	mov	r3, r1
 80039e8:	4630      	mov	r0, r6
 80039ea:	4639      	mov	r1, r7
 80039ec:	f7fc fc10 	bl	8000210 <__aeabi_dsub>
 80039f0:	2200      	movs	r2, #0
 80039f2:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80039f6:	f7fc fdbf 	bl	8000578 <__aeabi_dmul>
 80039fa:	f7fd f86d 	bl	8000ad8 <__aeabi_d2iz>
 80039fe:	4b23      	ldr	r3, [pc, #140]	; (8003a8c <Calc_TP+0x2cc>)
 8003a00:	6018      	str	r0, [r3, #0]

}
 8003a02:	b005      	add	sp, #20
 8003a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		OFF2 = 0;
 8003a08:	4916      	ldr	r1, [pc, #88]	; (8003a64 <Calc_TP+0x2a4>)
		T2 = 0;
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	2300      	movs	r3, #0
		OFF2 = 0;
 8003a0e:	e9c1 2300 	strd	r2, r3, [r1]
		SENS2 = 0;
 8003a12:	4912      	ldr	r1, [pc, #72]	; (8003a5c <Calc_TP+0x29c>)
		T2 = 0;
 8003a14:	e9c6 2300 	strd	r2, r3, [r6]
		SENS2 = 0;
 8003a18:	e9c1 2300 	strd	r2, r3, [r1]
 8003a1c:	e7b1      	b.n	8003982 <Calc_TP+0x1c2>
 8003a1e:	bf00      	nop
 8003a20:	20000c58 	.word	0x20000c58
 8003a24:	20000c08 	.word	0x20000c08
 8003a28:	40700000 	.word	0x40700000
 8003a2c:	20000c90 	.word	0x20000c90
 8003a30:	20000ca4 	.word	0x20000ca4
 8003a34:	409f4000 	.word	0x409f4000
 8003a38:	20000c84 	.word	0x20000c84
 8003a3c:	20000c34 	.word	0x20000c34
 8003a40:	40f00000 	.word	0x40f00000
 8003a44:	20000c48 	.word	0x20000c48
 8003a48:	3f700000 	.word	0x3f700000
 8003a4c:	20000c94 	.word	0x20000c94
 8003a50:	40e00000 	.word	0x40e00000
 8003a54:	20000c00 	.word	0x20000c00
 8003a58:	40140000 	.word	0x40140000
 8003a5c:	20000c60 	.word	0x20000c60
 8003a60:	3fe00000 	.word	0x3fe00000
 8003a64:	20000bf8 	.word	0x20000bf8
 8003a68:	3fd00000 	.word	0x3fd00000
 8003a6c:	fffffa24 	.word	0xfffffa24
 8003a70:	401c0000 	.word	0x401c0000
 8003a74:	40260000 	.word	0x40260000
 8003a78:	20000c4c 	.word	0x20000c4c
 8003a7c:	20000c10 	.word	0x20000c10
 8003a80:	20000c20 	.word	0x20000c20
 8003a84:	20000c6c 	.word	0x20000c6c
 8003a88:	3ea00000 	.word	0x3ea00000
 8003a8c:	20000ca0 	.word	0x20000ca0

08003a90 <MPU_6050_init>:


void MPU_6050_init()									//MPU_6050    
{
 8003a90:	b508      	push	{r3, lr}
	Write_reg(MPU_6050_ADDRESS, 0x6b, 0x00);			//sleep mode disable
 8003a92:	2200      	movs	r2, #0
 8003a94:	216b      	movs	r1, #107	; 0x6b
 8003a96:	20d0      	movs	r0, #208	; 0xd0
 8003a98:	f7ff fe80 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x19, 0x00);			//sample rate setting	1khz / 1 = 1Khz
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2119      	movs	r1, #25
 8003aa0:	20d0      	movs	r0, #208	; 0xd0
 8003aa2:	f7ff fe7b 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x1a, 0x06);			//DLPF setting 5hz, 18.6ms,  total sample rate = 1khz
 8003aa6:	2206      	movs	r2, #6
 8003aa8:	211a      	movs	r1, #26
 8003aaa:	20d0      	movs	r0, #208	; 0xd0
 8003aac:	f7ff fe76 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x1b, 0x18);			//gyroscope full scale	+- 2000dps		131LSB
 8003ab0:	2218      	movs	r2, #24
 8003ab2:	211b      	movs	r1, #27
 8003ab4:	20d0      	movs	r0, #208	; 0xd0
 8003ab6:	f7ff fe71 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x1c, 0x10);			//accelerometer full scale  +-8g	8192
 8003aba:	20d0      	movs	r0, #208	; 0xd0
 8003abc:	2210      	movs	r2, #16
 8003abe:	211c      	movs	r1, #28
 8003ac0:	f7ff fe6c 	bl	800379c <Write_reg>

	HAL_Delay(100);										//   
 8003ac4:	2064      	movs	r0, #100	; 0x64
}
 8003ac6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(100);										//   
 8003aca:	f7fd bab1 	b.w	8001030 <HAL_Delay>

08003ace <HMC5883L_init>:


void HMC5883L_init()									//HMC5883L  MPU6050   
{
 8003ace:	b508      	push	{r3, lr}

	Write_reg(MPU_6050_ADDRESS, 0x6a, 0x00);			//mpu_6050 master mode off
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	216a      	movs	r1, #106	; 0x6a
 8003ad4:	20d0      	movs	r0, #208	; 0xd0
 8003ad6:	f7ff fe61 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x37, 0x02);			//mpu_6050 bypass mode on
 8003ada:	2202      	movs	r2, #2
 8003adc:	2137      	movs	r1, #55	; 0x37
 8003ade:	20d0      	movs	r0, #208	; 0xd0
 8003ae0:	f7ff fe5c 	bl	800379c <Write_reg>

	Write_reg(HMC5883L_ADDRESS, 0x00, 0x78);			//configuration register : Samples averaged = 8, Output rate = 75Hz, Measurement Mode = Normal
 8003ae4:	2278      	movs	r2, #120	; 0x78
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	203c      	movs	r0, #60	; 0x3c
 8003aea:	f7ff fe57 	bl	800379c <Write_reg>
	Write_reg(HMC5883L_ADDRESS, 0x01, 0x40);			//configuration register : Sensor Field Range = +-1.9Ga, Gain = 820
 8003aee:	2240      	movs	r2, #64	; 0x40
 8003af0:	2101      	movs	r1, #1
 8003af2:	203c      	movs	r0, #60	; 0x3c
 8003af4:	f7ff fe52 	bl	800379c <Write_reg>
	Write_reg(HMC5883L_ADDRESS, 0x02, 0x00);			//Mode register : Operating Mode = Continuous-Measurement Mode
 8003af8:	2200      	movs	r2, #0
 8003afa:	2102      	movs	r1, #2
 8003afc:	203c      	movs	r0, #60	; 0x3c
 8003afe:	f7ff fe4d 	bl	800379c <Write_reg>

	Write_reg(MPU_6050_ADDRESS, 0x37, 0x00);			//mpu_6050 bypass mode off
 8003b02:	2200      	movs	r2, #0
 8003b04:	2137      	movs	r1, #55	; 0x37
 8003b06:	20d0      	movs	r0, #208	; 0xd0
 8003b08:	f7ff fe48 	bl	800379c <Write_reg>

	HAL_Delay(100);										//HMC5883    
 8003b0c:	2064      	movs	r0, #100	; 0x64
 8003b0e:	f7fd fa8f 	bl	8001030 <HAL_Delay>

	//magdata_X slave setting
	Write_reg(MPU_6050_ADDRESS, 0x25, 0x9e);			//slave read,write set and slave addr set
 8003b12:	229e      	movs	r2, #158	; 0x9e
 8003b14:	2125      	movs	r1, #37	; 0x25
 8003b16:	20d0      	movs	r0, #208	; 0xd0
 8003b18:	f7ff fe40 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x26, 0x03);			//slave register addr set
 8003b1c:	2203      	movs	r2, #3
 8003b1e:	2126      	movs	r1, #38	; 0x26
 8003b20:	20d0      	movs	r0, #208	; 0xd0
 8003b22:	f7ff fe3b 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x27, 0x82);			//slave en, bytsw, dis, group, len set
 8003b26:	2282      	movs	r2, #130	; 0x82
 8003b28:	2127      	movs	r1, #39	; 0x27
 8003b2a:	20d0      	movs	r0, #208	; 0xd0
 8003b2c:	f7ff fe36 	bl	800379c <Write_reg>

	//magdata_Z slave setting
	Write_reg(MPU_6050_ADDRESS, 0x28, 0x9e);			//slave read,write set and slave addr set
 8003b30:	229e      	movs	r2, #158	; 0x9e
 8003b32:	2128      	movs	r1, #40	; 0x28
 8003b34:	20d0      	movs	r0, #208	; 0xd0
 8003b36:	f7ff fe31 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x29, 0x05);			//slave register addr set
 8003b3a:	2205      	movs	r2, #5
 8003b3c:	2129      	movs	r1, #41	; 0x29
 8003b3e:	20d0      	movs	r0, #208	; 0xd0
 8003b40:	f7ff fe2c 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x2a, 0x82);			//slave en, bytsw, dis, group, len set
 8003b44:	2282      	movs	r2, #130	; 0x82
 8003b46:	212a      	movs	r1, #42	; 0x2a
 8003b48:	20d0      	movs	r0, #208	; 0xd0
 8003b4a:	f7ff fe27 	bl	800379c <Write_reg>

	//magdata_Y slave setting
	Write_reg(MPU_6050_ADDRESS, 0x2b, 0x9e);			//slave read,write set and slave addr set
 8003b4e:	229e      	movs	r2, #158	; 0x9e
 8003b50:	212b      	movs	r1, #43	; 0x2b
 8003b52:	20d0      	movs	r0, #208	; 0xd0
 8003b54:	f7ff fe22 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x2c, 0x07);			//slave register addr set
 8003b58:	2207      	movs	r2, #7
 8003b5a:	212c      	movs	r1, #44	; 0x2c
 8003b5c:	20d0      	movs	r0, #208	; 0xd0
 8003b5e:	f7ff fe1d 	bl	800379c <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x2d, 0x82);			//slave en, bytsw, dis, group, len set
 8003b62:	2282      	movs	r2, #130	; 0x82
 8003b64:	212d      	movs	r1, #45	; 0x2d
 8003b66:	20d0      	movs	r0, #208	; 0xd0
 8003b68:	f7ff fe18 	bl	800379c <Write_reg>

	Write_reg(MPU_6050_ADDRESS, 0x6a, 0x20);			//mpu_6050 master mode on
 8003b6c:	20d0      	movs	r0, #208	; 0xd0
 8003b6e:	2220      	movs	r2, #32
 8003b70:	216a      	movs	r1, #106	; 0x6a
 8003b72:	f7ff fe13 	bl	800379c <Write_reg>

	HAL_Delay(100);										//MPU6050    
 8003b76:	2064      	movs	r0, #100	; 0x64
}
 8003b78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(100);										//MPU6050    
 8003b7c:	f7fd ba58 	b.w	8001030 <HAL_Delay>

08003b80 <MS5611_init>:


void MS5611_init()													//MS5611     
{
 8003b80:	b570      	push	{r4, r5, r6, lr}
 8003b82:	b08a      	sub	sp, #40	; 0x28
	uint8_t command = 0x1e;
 8003b84:	231e      	movs	r3, #30
 8003b86:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t temp_R[6] = { 0xa2, 0xa4, 0xa6, 0xa8, 0xaa, 0xac };		//calibration data register
 8003b8a:	23a2      	movs	r3, #162	; 0xa2
 8003b8c:	f88d 3014 	strb.w	r3, [sp, #20]
 8003b90:	23a4      	movs	r3, #164	; 0xa4
 8003b92:	f88d 3015 	strb.w	r3, [sp, #21]
 8003b96:	23a6      	movs	r3, #166	; 0xa6
 8003b98:	f88d 3016 	strb.w	r3, [sp, #22]
 8003b9c:	23a8      	movs	r3, #168	; 0xa8
 8003b9e:	f88d 3017 	strb.w	r3, [sp, #23]
 8003ba2:	23aa      	movs	r3, #170	; 0xaa
 8003ba4:	f88d 3018 	strb.w	r3, [sp, #24]
	uint16_t Data[6];
	unsigned short int calc_data;									//16bit unsigned int value pointer calc
	uint8_t *calcA = &calc_data, *calcB;
	calcB = calcA + 1;

	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &command, 1, 100);
 8003ba8:	2564      	movs	r5, #100	; 0x64
	uint8_t temp_R[6] = { 0xa2, 0xa4, 0xa6, 0xa8, 0xaa, 0xac };		//calibration data register
 8003baa:	23ac      	movs	r3, #172	; 0xac
 8003bac:	f88d 3019 	strb.w	r3, [sp, #25]
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &command, 1, 100);
 8003bb0:	f10d 020f 	add.w	r2, sp, #15
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	21ee      	movs	r1, #238	; 0xee
 8003bb8:	9500      	str	r5, [sp, #0]
 8003bba:	4822      	ldr	r0, [pc, #136]	; (8003c44 <MS5611_init+0xc4>)
	HAL_Delay(10);
	for (int i = 0; i < 6; i++) {
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &temp_R[i], 1, 100);
 8003bbc:	4e21      	ldr	r6, [pc, #132]	; (8003c44 <MS5611_init+0xc4>)
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &command, 1, 100);
 8003bbe:	f7fd fd9b 	bl	80016f8 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8003bc2:	200a      	movs	r0, #10
 8003bc4:	f7fd fa34 	bl	8001030 <HAL_Delay>
	for (int i = 0; i < 6; i++) {
 8003bc8:	2400      	movs	r4, #0
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &temp_R[i], 1, 100);
 8003bca:	aa05      	add	r2, sp, #20
 8003bcc:	4422      	add	r2, r4
 8003bce:	2301      	movs	r3, #1
 8003bd0:	21ee      	movs	r1, #238	; 0xee
 8003bd2:	9500      	str	r5, [sp, #0]
 8003bd4:	4630      	mov	r0, r6
 8003bd6:	f7fd fd8f 	bl	80016f8 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_D, 2, 200);
 8003bda:	23c8      	movs	r3, #200	; 0xc8
 8003bdc:	9300      	str	r3, [sp, #0]
 8003bde:	aa04      	add	r2, sp, #16
 8003be0:	2302      	movs	r3, #2
 8003be2:	21ef      	movs	r1, #239	; 0xef
 8003be4:	4630      	mov	r0, r6
 8003be6:	f7fd fe5d 	bl	80018a4 <HAL_I2C_Master_Receive>
		calc_data = temp_D[1];
 8003bea:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8003bee:	f8ad 3012 	strh.w	r3, [sp, #18]
		*calcB = temp_D[0];
 8003bf2:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003bf6:	f88d 3013 	strb.w	r3, [sp, #19]
		Data[i] = calc_data;
 8003bfa:	ab07      	add	r3, sp, #28
 8003bfc:	f8bd 2012 	ldrh.w	r2, [sp, #18]
 8003c00:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for (int i = 0; i < 6; i++) {
 8003c04:	3401      	adds	r4, #1
 8003c06:	2c06      	cmp	r4, #6
 8003c08:	d1df      	bne.n	8003bca <MS5611_init+0x4a>
	}
	//calibration data
	SENS_t1 = Data[0];
 8003c0a:	4b0f      	ldr	r3, [pc, #60]	; (8003c48 <MS5611_init+0xc8>)
 8003c0c:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8003c10:	801a      	strh	r2, [r3, #0]
	OFF_t1 = Data[1];
 8003c12:	4b0e      	ldr	r3, [pc, #56]	; (8003c4c <MS5611_init+0xcc>)
 8003c14:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8003c18:	801a      	strh	r2, [r3, #0]
	TCS = Data[2];
 8003c1a:	4b0d      	ldr	r3, [pc, #52]	; (8003c50 <MS5611_init+0xd0>)
 8003c1c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8003c20:	801a      	strh	r2, [r3, #0]
	TCO = Data[3];
 8003c22:	4b0c      	ldr	r3, [pc, #48]	; (8003c54 <MS5611_init+0xd4>)
 8003c24:	f8bd 2022 	ldrh.w	r2, [sp, #34]	; 0x22
 8003c28:	801a      	strh	r2, [r3, #0]
	TREF = Data[4];
 8003c2a:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <MS5611_init+0xd8>)
 8003c2c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8003c30:	801a      	strh	r2, [r3, #0]
	TEMPSENS = Data[5];
 8003c32:	4b0a      	ldr	r3, [pc, #40]	; (8003c5c <MS5611_init+0xdc>)
 8003c34:	f8bd 2026 	ldrh.w	r2, [sp, #38]	; 0x26
 8003c38:	801a      	strh	r2, [r3, #0]
	HAL_Delay(10);
 8003c3a:	200a      	movs	r0, #10
 8003c3c:	f7fd f9f8 	bl	8001030 <HAL_Delay>
}
 8003c40:	b00a      	add	sp, #40	; 0x28
 8003c42:	bd70      	pop	{r4, r5, r6, pc}
 8003c44:	20000f08 	.word	0x20000f08
 8003c48:	20000c94 	.word	0x20000c94
 8003c4c:	20000c34 	.word	0x20000c34
 8003c50:	20000c48 	.word	0x20000c48
 8003c54:	20000c84 	.word	0x20000c84
 8003c58:	20000c08 	.word	0x20000c08
 8003c5c:	20000ca4 	.word	0x20000ca4

08003c60 <Read_MPU6050_Data>:


void Read_MPU6050_Data(unsigned char senser_Add, unsigned char Register_Add)					//MPU6050    
{
 8003c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c62:	b08f      	sub	sp, #60	; 0x3c
	unsigned char Tmp_buffer[14] = { Register_Add };
 8003c64:	ac06      	add	r4, sp, #24
 8003c66:	260e      	movs	r6, #14
{
 8003c68:	460d      	mov	r5, r1
 8003c6a:	4607      	mov	r7, r0
	unsigned char Tmp_buffer[14] = { Register_Add };
 8003c6c:	4632      	mov	r2, r6
 8003c6e:	2100      	movs	r1, #0
 8003c70:	4620      	mov	r0, r4
 8003c72:	f002 f86f 	bl	8005d54 <memset>
	short int temp_d[7];
	char *calcA = &Out_data;
	char *calcB;
	calcB = calcA + 1;

	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 14, 100);		//       
 8003c76:	2364      	movs	r3, #100	; 0x64
 8003c78:	9302      	str	r3, [sp, #8]
 8003c7a:	462a      	mov	r2, r5
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e88d 0050 	stmia.w	sp, {r4, r6}
 8003c82:	4639      	mov	r1, r7
 8003c84:	4830      	ldr	r0, [pc, #192]	; (8003d48 <Read_MPU6050_Data+0xe8>)
	unsigned char Tmp_buffer[14] = { Register_Add };
 8003c86:	f88d 5018 	strb.w	r5, [sp, #24]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 14, 100);		//       
 8003c8a:	f7fd ff81 	bl	8001b90 <HAL_I2C_Mem_Read>
 8003c8e:	2300      	movs	r3, #0
	//HAL_I2C_Master_Receive(&hi2c1, (senser_Add | 0x01), Tmp_buffer, 14, 200);								//burst read sequence

	for (int i = 0; i < 7; i++) {
		*calcB = Tmp_buffer[(2 * i)];
		*calcA = Tmp_buffer[(2 * i) + 1];
		temp_d[i] = Out_data;
 8003c90:	aa0a      	add	r2, sp, #40	; 0x28
		*calcB = Tmp_buffer[(2 * i)];
 8003c92:	5ce1      	ldrb	r1, [r4, r3]
 8003c94:	f88d 1017 	strb.w	r1, [sp, #23]
		*calcA = Tmp_buffer[(2 * i) + 1];
 8003c98:	18e1      	adds	r1, r4, r3
 8003c9a:	7849      	ldrb	r1, [r1, #1]
 8003c9c:	f88d 1016 	strb.w	r1, [sp, #22]
		temp_d[i] = Out_data;
 8003ca0:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8003ca4:	5299      	strh	r1, [r3, r2]
 8003ca6:	3302      	adds	r3, #2
	for (int i = 0; i < 7; i++) {
 8003ca8:	2b0e      	cmp	r3, #14
 8003caa:	d1f2      	bne.n	8003c92 <Read_MPU6050_Data+0x32>
	}

	//Accel X,Y,Z  and Gyro X,Y,Z data save
	Accel_X = temp_d[0];
 8003cac:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
	Accel_Y = temp_d[1];
	Accel_Z = temp_d[2];
	Temperature = temp_d[3] / 340 + 36.53;
 8003cb0:	f9bd 002e 	ldrsh.w	r0, [sp, #46]	; 0x2e
	Accel_X = temp_d[0];
 8003cb4:	ee07 3a90 	vmov	s15, r3
 8003cb8:	4b24      	ldr	r3, [pc, #144]	; (8003d4c <Read_MPU6050_Data+0xec>)
 8003cba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cbe:	edc3 7a00 	vstr	s15, [r3]
	Accel_Y = temp_d[1];
 8003cc2:	f9bd 302a 	ldrsh.w	r3, [sp, #42]	; 0x2a
 8003cc6:	ee07 3a90 	vmov	s15, r3
 8003cca:	4b21      	ldr	r3, [pc, #132]	; (8003d50 <Read_MPU6050_Data+0xf0>)
 8003ccc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cd0:	edc3 7a00 	vstr	s15, [r3]
	Accel_Z = temp_d[2];
 8003cd4:	f9bd 302c 	ldrsh.w	r3, [sp, #44]	; 0x2c
 8003cd8:	ee07 3a90 	vmov	s15, r3
 8003cdc:	4b1d      	ldr	r3, [pc, #116]	; (8003d54 <Read_MPU6050_Data+0xf4>)
 8003cde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ce2:	edc3 7a00 	vstr	s15, [r3]
	Temperature = temp_d[3] / 340 + 36.53;
 8003ce6:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8003cea:	fb90 f0f3 	sdiv	r0, r0, r3
 8003cee:	f7fc fbdd 	bl	80004ac <__aeabi_i2d>
 8003cf2:	a313      	add	r3, pc, #76	; (adr r3, 8003d40 <Read_MPU6050_Data+0xe0>)
 8003cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf8:	f7fc fa8c 	bl	8000214 <__adddf3>
 8003cfc:	f7fc ff34 	bl	8000b68 <__aeabi_d2f>
 8003d00:	4b15      	ldr	r3, [pc, #84]	; (8003d58 <Read_MPU6050_Data+0xf8>)
 8003d02:	6018      	str	r0, [r3, #0]
	Gyro_X = temp_d[4];
 8003d04:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
 8003d08:	ee07 3a90 	vmov	s15, r3
 8003d0c:	4b13      	ldr	r3, [pc, #76]	; (8003d5c <Read_MPU6050_Data+0xfc>)
 8003d0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d12:	edc3 7a00 	vstr	s15, [r3]
	Gyro_Y = temp_d[5];
 8003d16:	f9bd 3032 	ldrsh.w	r3, [sp, #50]	; 0x32
 8003d1a:	ee07 3a90 	vmov	s15, r3
 8003d1e:	4b10      	ldr	r3, [pc, #64]	; (8003d60 <Read_MPU6050_Data+0x100>)
 8003d20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d24:	edc3 7a00 	vstr	s15, [r3]
	Gyro_Z = temp_d[6];
 8003d28:	f9bd 3034 	ldrsh.w	r3, [sp, #52]	; 0x34
 8003d2c:	ee07 3a90 	vmov	s15, r3
 8003d30:	4b0c      	ldr	r3, [pc, #48]	; (8003d64 <Read_MPU6050_Data+0x104>)
 8003d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d36:	edc3 7a00 	vstr	s15, [r3]
}
 8003d3a:	b00f      	add	sp, #60	; 0x3c
 8003d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	0a3d70a4 	.word	0x0a3d70a4
 8003d44:	404243d7 	.word	0x404243d7
 8003d48:	20000f08 	.word	0x20000f08
 8003d4c:	20000c3c 	.word	0x20000c3c
 8003d50:	20000c88 	.word	0x20000c88
 8003d54:	20000c18 	.word	0x20000c18
 8003d58:	20000c1c 	.word	0x20000c1c
 8003d5c:	20000cc0 	.word	0x20000cc0
 8003d60:	20000ca8 	.word	0x20000ca8
 8003d64:	20000c68 	.word	0x20000c68

08003d68 <Read_HMC5883L_Data>:


void Read_HMC5883L_Data(unsigned char senser_Add, unsigned char Register_Add)
{
 8003d68:	b530      	push	{r4, r5, lr}
 8003d6a:	b08b      	sub	sp, #44	; 0x2c
	unsigned char Tmp_buffer[6] = { Register_Add };
 8003d6c:	ad06      	add	r5, sp, #24
 8003d6e:	2400      	movs	r4, #0
	short int temp_d[3];
	char *calcA = &Out_data;
	char *calcB;
	calcB = calcA + 1;

	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8003d70:	2364      	movs	r3, #100	; 0x64
	unsigned char Tmp_buffer[6] = { Register_Add };
 8003d72:	80ac      	strh	r4, [r5, #4]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8003d74:	9302      	str	r3, [sp, #8]
 8003d76:	2306      	movs	r3, #6
{
 8003d78:	460a      	mov	r2, r1
	unsigned char Tmp_buffer[6] = { Register_Add };
 8003d7a:	9406      	str	r4, [sp, #24]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8003d7c:	9301      	str	r3, [sp, #4]
	unsigned char Tmp_buffer[6] = { Register_Add };
 8003d7e:	f88d 1018 	strb.w	r1, [sp, #24]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8003d82:	2301      	movs	r3, #1
 8003d84:	4601      	mov	r1, r0
 8003d86:	9500      	str	r5, [sp, #0]
 8003d88:	482b      	ldr	r0, [pc, #172]	; (8003e38 <Read_HMC5883L_Data+0xd0>)
 8003d8a:	f7fd ff01 	bl	8001b90 <HAL_I2C_Mem_Read>
 8003d8e:	4623      	mov	r3, r4
	//HAL_I2C_Master_Receive(&hi2c1, (senser_Add | 0x01), Tmp_buffer, 6, 200);

	for (int i = 0; i < 3; i++) {
		*calcB = Tmp_buffer[(2 * i)];
		*calcA = Tmp_buffer[(2 * i) + 1];
		temp_d[i] = Out_data;
 8003d90:	aa08      	add	r2, sp, #32
		*calcB = Tmp_buffer[(2 * i)];
 8003d92:	5ce9      	ldrb	r1, [r5, r3]
 8003d94:	f88d 1017 	strb.w	r1, [sp, #23]
		*calcA = Tmp_buffer[(2 * i) + 1];
 8003d98:	18e9      	adds	r1, r5, r3
 8003d9a:	7849      	ldrb	r1, [r1, #1]
 8003d9c:	f88d 1016 	strb.w	r1, [sp, #22]
		temp_d[i] = Out_data;
 8003da0:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8003da4:	5299      	strh	r1, [r3, r2]
 8003da6:	3302      	adds	r3, #2
	for (int i = 0; i < 3; i++) {
 8003da8:	2b06      	cmp	r3, #6
 8003daa:	d1f2      	bne.n	8003d92 <Read_HMC5883L_Data+0x2a>
	}

	//Magnet X,Y,Z data save
	Magnet_X = temp_d[0];
 8003dac:	f9bd 3020 	ldrsh.w	r3, [sp, #32]
 8003db0:	ee07 3a10 	vmov	s14, r3
 8003db4:	4b21      	ldr	r3, [pc, #132]	; (8003e3c <Read_HMC5883L_Data+0xd4>)
 8003db6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003dba:	ed83 7a00 	vstr	s14, [r3]
	Magnet_Y = temp_d[2];
 8003dbe:	f9bd 3024 	ldrsh.w	r3, [sp, #36]	; 0x24
 8003dc2:	ee07 3a90 	vmov	s15, r3
 8003dc6:	4b1e      	ldr	r3, [pc, #120]	; (8003e40 <Read_HMC5883L_Data+0xd8>)
 8003dc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dcc:	edc3 7a00 	vstr	s15, [r3]
	Magnet_Z = temp_d[1];
 8003dd0:	f9bd 3022 	ldrsh.w	r3, [sp, #34]	; 0x22
 8003dd4:	ee06 3a90 	vmov	s13, r3
 8003dd8:	4b1a      	ldr	r3, [pc, #104]	; (8003e44 <Read_HMC5883L_Data+0xdc>)
 8003dda:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003dde:	edc3 6a00 	vstr	s13, [r3]
	if(Magnet_X > mag_mx) mag_mx = Magnet_X;
 8003de2:	4b19      	ldr	r3, [pc, #100]	; (8003e48 <Read_HMC5883L_Data+0xe0>)
 8003de4:	edd3 6a00 	vldr	s13, [r3]
 8003de8:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8003dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003df0:	bfc8      	it	gt
 8003df2:	ed83 7a00 	vstrgt	s14, [r3]
	if(Magnet_Y > mag_my) mag_my = Magnet_Y;
 8003df6:	4b15      	ldr	r3, [pc, #84]	; (8003e4c <Read_HMC5883L_Data+0xe4>)
 8003df8:	edd3 6a00 	vldr	s13, [r3]
 8003dfc:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e04:	bfc8      	it	gt
 8003e06:	edc3 7a00 	vstrgt	s15, [r3]
	if(Magnet_X < mag_lx) mag_lx = Magnet_X;
 8003e0a:	4b11      	ldr	r3, [pc, #68]	; (8003e50 <Read_HMC5883L_Data+0xe8>)
 8003e0c:	edd3 6a00 	vldr	s13, [r3]
 8003e10:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8003e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e18:	bf48      	it	mi
 8003e1a:	ed83 7a00 	vstrmi	s14, [r3]
	if(Magnet_Y < mag_ly) mag_ly = Magnet_Y;
 8003e1e:	4b0d      	ldr	r3, [pc, #52]	; (8003e54 <Read_HMC5883L_Data+0xec>)
 8003e20:	ed93 7a00 	vldr	s14, [r3]
 8003e24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e2c:	bf48      	it	mi
 8003e2e:	edc3 7a00 	vstrmi	s15, [r3]

}
 8003e32:	b00b      	add	sp, #44	; 0x2c
 8003e34:	bd30      	pop	{r4, r5, pc}
 8003e36:	bf00      	nop
 8003e38:	20000f08 	.word	0x20000f08
 8003e3c:	20000c8c 	.word	0x20000c8c
 8003e40:	20000c2c 	.word	0x20000c2c
 8003e44:	20000c78 	.word	0x20000c78
 8003e48:	20000c28 	.word	0x20000c28
 8003e4c:	20000cc4 	.word	0x20000cc4
 8003e50:	20000c38 	.word	0x20000c38
 8003e54:	20000c74 	.word	0x20000c74

08003e58 <Read_MS5611_Data>:


void Read_MS5611_Data(int Type)
{
 8003e58:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	uint8_t temp_A[4] = { 0, };
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	9202      	str	r2, [sp, #8]
	uint32_t Data = 0;
 8003e5e:	9203      	str	r2, [sp, #12]
	calcB = calcC + 1;
	calcA = calcC + 2;

	//MS5611     ADC    10ms     switch   ADC  10  
	// 20       
	switch (Type) {
 8003e60:	1c42      	adds	r2, r0, #1
{
 8003e62:	4603      	mov	r3, r0
	switch (Type) {
 8003e64:	d022      	beq.n	8003eac <Read_MS5611_Data+0x54>
 8003e66:	2801      	cmp	r0, #1
 8003e68:	d11d      	bne.n	8003ea6 <Read_MS5611_Data+0x4e>

	case 1:			//    switch
		//HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
		//HAL_Delay(10);
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[2], 1, 100);
 8003e6a:	2264      	movs	r2, #100	; 0x64
 8003e6c:	9200      	str	r2, [sp, #0]
 8003e6e:	21ee      	movs	r1, #238	; 0xee
 8003e70:	4a1e      	ldr	r2, [pc, #120]	; (8003eec <Read_MS5611_Data+0x94>)
 8003e72:	481f      	ldr	r0, [pc, #124]	; (8003ef0 <Read_MS5611_Data+0x98>)
 8003e74:	f7fd fc40 	bl	80016f8 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_A, 4, 200);
 8003e78:	23c8      	movs	r3, #200	; 0xc8
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	aa02      	add	r2, sp, #8
 8003e7e:	2304      	movs	r3, #4
 8003e80:	21ef      	movs	r1, #239	; 0xef
 8003e82:	481b      	ldr	r0, [pc, #108]	; (8003ef0 <Read_MS5611_Data+0x98>)
 8003e84:	f7fd fd0e 	bl	80018a4 <HAL_I2C_Master_Receive>
		*calcC = temp_A[2];
 8003e88:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8003e8c:	f88d 300c 	strb.w	r3, [sp, #12]
		*calcB = temp_A[1];
 8003e90:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8003e94:	f88d 300d 	strb.w	r3, [sp, #13]
		*calcA = temp_A[0];
 8003e98:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003e9c:	f88d 300e 	strb.w	r3, [sp, #14]
		D_PRESS = Data;
 8003ea0:	9a03      	ldr	r2, [sp, #12]
 8003ea2:	4b14      	ldr	r3, [pc, #80]	; (8003ef4 <Read_MS5611_Data+0x9c>)
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[2], 1, 100);
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_A, 4, 200);
		*calcC = temp_A[2];
		*calcB = temp_A[1];
		*calcA = temp_A[0];
		D_TEMPER = Data;
 8003ea4:	601a      	str	r2, [r3, #0]
		break;
	}
}
 8003ea6:	b005      	add	sp, #20
 8003ea8:	f85d fb04 	ldr.w	pc, [sp], #4
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[2], 1, 100);
 8003eac:	2364      	movs	r3, #100	; 0x64
 8003eae:	9300      	str	r3, [sp, #0]
 8003eb0:	4a0e      	ldr	r2, [pc, #56]	; (8003eec <Read_MS5611_Data+0x94>)
 8003eb2:	480f      	ldr	r0, [pc, #60]	; (8003ef0 <Read_MS5611_Data+0x98>)
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	21ee      	movs	r1, #238	; 0xee
 8003eb8:	f7fd fc1e 	bl	80016f8 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_A, 4, 200);
 8003ebc:	23c8      	movs	r3, #200	; 0xc8
 8003ebe:	9300      	str	r3, [sp, #0]
 8003ec0:	aa02      	add	r2, sp, #8
 8003ec2:	2304      	movs	r3, #4
 8003ec4:	21ef      	movs	r1, #239	; 0xef
 8003ec6:	480a      	ldr	r0, [pc, #40]	; (8003ef0 <Read_MS5611_Data+0x98>)
 8003ec8:	f7fd fcec 	bl	80018a4 <HAL_I2C_Master_Receive>
		*calcC = temp_A[2];
 8003ecc:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8003ed0:	f88d 300c 	strb.w	r3, [sp, #12]
		*calcB = temp_A[1];
 8003ed4:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8003ed8:	f88d 300d 	strb.w	r3, [sp, #13]
		*calcA = temp_A[0];
 8003edc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8003ee0:	f88d 300e 	strb.w	r3, [sp, #14]
		D_TEMPER = Data;
 8003ee4:	9a03      	ldr	r2, [sp, #12]
 8003ee6:	4b04      	ldr	r3, [pc, #16]	; (8003ef8 <Read_MS5611_Data+0xa0>)
 8003ee8:	e7dc      	b.n	8003ea4 <Read_MS5611_Data+0x4c>
 8003eea:	bf00      	nop
 8003eec:	2000000e 	.word	0x2000000e
 8003ef0:	20000f08 	.word	0x20000f08
 8003ef4:	20000c6c 	.word	0x20000c6c
 8003ef8:	20000c58 	.word	0x20000c58

08003efc <Total_Calibration>:


int32_t Total_Calibration()					//while         
{
 8003efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f00:	ed2d 8b02 	vpush	{d8}
 8003f04:	b085      	sub	sp, #20

	MPU_6050_init();
 8003f06:	f7ff fdc3 	bl	8003a90 <MPU_6050_init>
	HMC5883L_init();
 8003f0a:	f7ff fde0 	bl	8003ace <HMC5883L_init>
	MS5611_init();
 8003f0e:	f7ff fe37 	bl	8003b80 <MS5611_init>

	for(int i = 0 ; i < 200 ; i++){
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8003f12:	f8df 8214 	ldr.w	r8, [pc, #532]	; 8004128 <Total_Calibration+0x22c>
 8003f16:	4f80      	ldr	r7, [pc, #512]	; (8004118 <Total_Calibration+0x21c>)
	MS5611_init();
 8003f18:	26c8      	movs	r6, #200	; 0xc8
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8003f1a:	2564      	movs	r5, #100	; 0x64
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	4642      	mov	r2, r8
 8003f20:	21ee      	movs	r1, #238	; 0xee
 8003f22:	9500      	str	r5, [sp, #0]
 8003f24:	4638      	mov	r0, r7
 8003f26:	f7fd fbe7 	bl	80016f8 <HAL_I2C_Master_Transmit>
	HAL_Delay(15);
 8003f2a:	200f      	movs	r0, #15
 8003f2c:	f7fd f880 	bl	8001030 <HAL_Delay>
	Read_MS5611_Data(1);
 8003f30:	2001      	movs	r0, #1
 8003f32:	f7ff ff91 	bl	8003e58 <Read_MS5611_Data>
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
 8003f36:	2301      	movs	r3, #1
 8003f38:	4a78      	ldr	r2, [pc, #480]	; (800411c <Total_Calibration+0x220>)
 8003f3a:	9500      	str	r5, [sp, #0]
 8003f3c:	21ee      	movs	r1, #238	; 0xee
 8003f3e:	4638      	mov	r0, r7
 8003f40:	f7fd fbda 	bl	80016f8 <HAL_I2C_Master_Transmit>
	HAL_Delay(15);
 8003f44:	200f      	movs	r0, #15
 8003f46:	f7fd f873 	bl	8001030 <HAL_Delay>
	Read_MS5611_Data(-1);
 8003f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4e:	f7ff ff83 	bl	8003e58 <Read_MS5611_Data>

	Calc_TP();

	base_Pressure += Pressure;
 8003f52:	4c73      	ldr	r4, [pc, #460]	; (8004120 <Total_Calibration+0x224>)
	Calc_TP();
 8003f54:	f7ff fc34 	bl	80037c0 <Calc_TP>
	base_Pressure += Pressure;
 8003f58:	4a72      	ldr	r2, [pc, #456]	; (8004124 <Total_Calibration+0x228>)
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	6812      	ldr	r2, [r2, #0]
	for(int i = 0 ; i < 200 ; i++){
 8003f5e:	3e01      	subs	r6, #1
	base_Pressure += Pressure;
 8003f60:	4413      	add	r3, r2
 8003f62:	6023      	str	r3, [r4, #0]
	for(int i = 0 ; i < 200 ; i++){
 8003f64:	d1d9      	bne.n	8003f1a <Total_Calibration+0x1e>

	}
	base_Pressure /= 200;

	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8003f66:	21ee      	movs	r1, #238	; 0xee
	base_Pressure /= 200;
 8003f68:	22c8      	movs	r2, #200	; 0xc8
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8003f6a:	486b      	ldr	r0, [pc, #428]	; (8004118 <Total_Calibration+0x21c>)
	base_Pressure /= 200;
 8003f6c:	fb93 f3f2 	sdiv	r3, r3, r2
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8003f70:	4a6d      	ldr	r2, [pc, #436]	; (8004128 <Total_Calibration+0x22c>)
	base_Pressure /= 200;
 8003f72:	6023      	str	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8003f74:	2301      	movs	r3, #1
 8003f76:	9500      	str	r5, [sp, #0]
 8003f78:	f7fd fbbe 	bl	80016f8 <HAL_I2C_Master_Transmit>
	HAL_Delay(15);
 8003f7c:	200f      	movs	r0, #15
 8003f7e:	f7fd f857 	bl	8001030 <HAL_Delay>
	Read_MS5611_Data(1);
 8003f82:	2001      	movs	r0, #1
 8003f84:	f7ff ff68 	bl	8003e58 <Read_MS5611_Data>
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
 8003f88:	2301      	movs	r3, #1
 8003f8a:	4a64      	ldr	r2, [pc, #400]	; (800411c <Total_Calibration+0x220>)
 8003f8c:	9500      	str	r5, [sp, #0]
 8003f8e:	21ee      	movs	r1, #238	; 0xee
 8003f90:	4861      	ldr	r0, [pc, #388]	; (8004118 <Total_Calibration+0x21c>)
	for (int i = 0; i < 2000; i++)
	{
		Read_HMC5883L_Data(MPU_6050_ADDRESS, 0x49);
		Read_MPU6050_Data(MPU_6050_ADDRESS, 0x3b);

		Base_Accel_X += Accel_X;
 8003f92:	f8df a1e0 	ldr.w	sl, [pc, #480]	; 8004174 <Total_Calibration+0x278>
		Base_Accel_Y += Accel_Y;
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 8003f96:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 8004178 <Total_Calibration+0x27c>
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
 8003f9a:	f7fd fbad 	bl	80016f8 <HAL_I2C_Master_Transmit>
	HAL_Delay(15);
 8003f9e:	200f      	movs	r0, #15
 8003fa0:	f7fd f846 	bl	8001030 <HAL_Delay>
	Read_MS5611_Data(-1);
 8003fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa8:	f7ff ff56 	bl	8003e58 <Read_MS5611_Data>
	Calc_TP();
 8003fac:	f7ff fc08 	bl	80037c0 <Calc_TP>
	commandA = base_Pressure - 2000;
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	4a5e      	ldr	r2, [pc, #376]	; (800412c <Total_Calibration+0x230>)
 8003fb4:	9203      	str	r2, [sp, #12]
 8003fb6:	f5a3 63fa 	sub.w	r3, r3, #2000	; 0x7d0
 8003fba:	6013      	str	r3, [r2, #0]
 8003fbc:	f44f 6bfa 	mov.w	fp, #2000	; 0x7d0
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 8003fc0:	f04f 0800 	mov.w	r8, #0
		Read_HMC5883L_Data(MPU_6050_ADDRESS, 0x49);
 8003fc4:	2149      	movs	r1, #73	; 0x49
 8003fc6:	20d0      	movs	r0, #208	; 0xd0
 8003fc8:	f7ff fece 	bl	8003d68 <Read_HMC5883L_Data>
		Read_MPU6050_Data(MPU_6050_ADDRESS, 0x3b);
 8003fcc:	213b      	movs	r1, #59	; 0x3b
 8003fce:	20d0      	movs	r0, #208	; 0xd0
 8003fd0:	f7ff fe46 	bl	8003c60 <Read_MPU6050_Data>
		Base_Accel_X += Accel_X;
 8003fd4:	4b56      	ldr	r3, [pc, #344]	; (8004130 <Total_Calibration+0x234>)
 8003fd6:	edda 8a00 	vldr	s17, [sl]
 8003fda:	edd3 7a00 	vldr	s15, [r3]
		Base_Accel_Y += Accel_Y;
 8003fde:	4d55      	ldr	r5, [pc, #340]	; (8004134 <Total_Calibration+0x238>)
 8003fe0:	4b55      	ldr	r3, [pc, #340]	; (8004138 <Total_Calibration+0x23c>)
 8003fe2:	ed95 8a00 	vldr	s16, [r5]
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 8003fe6:	4c55      	ldr	r4, [pc, #340]	; (800413c <Total_Calibration+0x240>)
		Base_Accel_X += Accel_X;
 8003fe8:	ee78 8aa7 	vadd.f32	s17, s17, s15
		Base_Accel_Y += Accel_Y;
 8003fec:	edd3 7a00 	vldr	s15, [r3]
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 8003ff0:	4b53      	ldr	r3, [pc, #332]	; (8004140 <Total_Calibration+0x244>)
		Base_Accel_X += Accel_X;
 8003ff2:	edca 8a00 	vstr	s17, [sl]
		Base_Accel_Y += Accel_Y;
 8003ff6:	ee38 8a27 	vadd.f32	s16, s16, s15
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 8003ffa:	6818      	ldr	r0, [r3, #0]
		Base_Accel_Y += Accel_Y;
 8003ffc:	ed85 8a00 	vstr	s16, [r5]
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 8004000:	f7fc fa66 	bl	80004d0 <__aeabi_f2d>
 8004004:	4642      	mov	r2, r8
 8004006:	464b      	mov	r3, r9
 8004008:	f7fc f902 	bl	8000210 <__aeabi_dsub>
 800400c:	4606      	mov	r6, r0
 800400e:	6820      	ldr	r0, [r4, #0]
 8004010:	460f      	mov	r7, r1
 8004012:	f7fc fa5d 	bl	80004d0 <__aeabi_f2d>
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	4630      	mov	r0, r6
 800401c:	4639      	mov	r1, r7
 800401e:	f7fc f8f9 	bl	8000214 <__adddf3>
 8004022:	f7fc fda1 	bl	8000b68 <__aeabi_d2f>

		Base_Gyro_X += Gyro_X;
 8004026:	4f47      	ldr	r7, [pc, #284]	; (8004144 <Total_Calibration+0x248>)
 8004028:	4b47      	ldr	r3, [pc, #284]	; (8004148 <Total_Calibration+0x24c>)
 800402a:	edd7 4a00 	vldr	s9, [r7]
 800402e:	edd3 7a00 	vldr	s15, [r3]
		Base_Gyro_Y += Gyro_Y;
 8004032:	4e46      	ldr	r6, [pc, #280]	; (800414c <Total_Calibration+0x250>)
 8004034:	4b46      	ldr	r3, [pc, #280]	; (8004150 <Total_Calibration+0x254>)
 8004036:	ed96 5a00 	vldr	s10, [r6]
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 800403a:	6020      	str	r0, [r4, #0]
		Base_Gyro_X += Gyro_X;
 800403c:	ee74 4aa7 	vadd.f32	s9, s9, s15
		Base_Accel_Z = Base_Accel_Z + (Accel_Z - 4096.0);
 8004040:	ee04 0a10 	vmov	s8, r0
		Base_Gyro_Y += Gyro_Y;
 8004044:	edd3 7a00 	vldr	s15, [r3]
		Base_Gyro_Z += Gyro_Z;
 8004048:	4842      	ldr	r0, [pc, #264]	; (8004154 <Total_Calibration+0x258>)
 800404a:	4b43      	ldr	r3, [pc, #268]	; (8004158 <Total_Calibration+0x25c>)
 800404c:	edd0 5a00 	vldr	s11, [r0]

		Base_Mage_X += Magnet_X;
 8004050:	4942      	ldr	r1, [pc, #264]	; (800415c <Total_Calibration+0x260>)
		Base_Mage_Y += Magnet_Y;
 8004052:	4a43      	ldr	r2, [pc, #268]	; (8004160 <Total_Calibration+0x264>)
		Base_Mage_X += Magnet_X;
 8004054:	ed91 6a00 	vldr	s12, [r1]
		Base_Mage_Y += Magnet_Y;
 8004058:	edd2 6a00 	vldr	s13, [r2]
		Base_Mage_Z += Magnet_Z;
 800405c:	f8df e11c 	ldr.w	lr, [pc, #284]	; 800417c <Total_Calibration+0x280>
		Base_Gyro_X += Gyro_X;
 8004060:	edc7 4a00 	vstr	s9, [r7]
		Base_Gyro_Y += Gyro_Y;
 8004064:	ee35 5a27 	vadd.f32	s10, s10, s15
		Base_Gyro_Z += Gyro_Z;
 8004068:	edd3 7a00 	vldr	s15, [r3]
		Base_Mage_X += Magnet_X;
 800406c:	4b3d      	ldr	r3, [pc, #244]	; (8004164 <Total_Calibration+0x268>)
		Base_Gyro_Y += Gyro_Y;
 800406e:	ed86 5a00 	vstr	s10, [r6]
		Base_Gyro_Z += Gyro_Z;
 8004072:	ee75 5aa7 	vadd.f32	s11, s11, s15
		Base_Mage_X += Magnet_X;
 8004076:	edd3 7a00 	vldr	s15, [r3]
		Base_Mage_Y += Magnet_Y;
 800407a:	4b3b      	ldr	r3, [pc, #236]	; (8004168 <Total_Calibration+0x26c>)
		Base_Gyro_Z += Gyro_Z;
 800407c:	edc0 5a00 	vstr	s11, [r0]
		Base_Mage_X += Magnet_X;
 8004080:	ee36 6a27 	vadd.f32	s12, s12, s15
		Base_Mage_Y += Magnet_Y;
 8004084:	edd3 7a00 	vldr	s15, [r3]
		Base_Mage_Z += Magnet_Z;
 8004088:	4b38      	ldr	r3, [pc, #224]	; (800416c <Total_Calibration+0x270>)
		Base_Mage_X += Magnet_X;
 800408a:	ed81 6a00 	vstr	s12, [r1]
		Base_Mage_Y += Magnet_Y;
 800408e:	ee76 6aa7 	vadd.f32	s13, s13, s15
		Base_Mage_Z += Magnet_Z;
 8004092:	ed93 7a00 	vldr	s14, [r3]
 8004096:	edde 7a00 	vldr	s15, [lr]
		Base_Mage_Y += Magnet_Y;
 800409a:	edc2 6a00 	vstr	s13, [r2]
		Base_Mage_Z += Magnet_Z;
 800409e:	ee37 7a27 	vadd.f32	s14, s14, s15
	for (int i = 0; i < 2000; i++)
 80040a2:	f1bb 0b01 	subs.w	fp, fp, #1
		Base_Mage_Z += Magnet_Z;
 80040a6:	ed83 7a00 	vstr	s14, [r3]
	for (int i = 0; i < 2000; i++)
 80040aa:	d18b      	bne.n	8003fc4 <Total_Calibration+0xc8>
	}



	Base_Accel_X /= 2000;
 80040ac:	eddf 7a30 	vldr	s15, [pc, #192]	; 8004170 <Total_Calibration+0x274>
 80040b0:	eec8 3aa7 	vdiv.f32	s7, s17, s15
 80040b4:	edca 3a00 	vstr	s7, [sl]
	Base_Accel_Y /= 2000;
 80040b8:	eec8 3a27 	vdiv.f32	s7, s16, s15
 80040bc:	edc5 3a00 	vstr	s7, [r5]
	Base_Accel_Z /= 2000;
 80040c0:	eec4 3a27 	vdiv.f32	s7, s8, s15

	Base_Gyro_X /= 2000;
 80040c4:	ee84 4aa7 	vdiv.f32	s8, s9, s15
	Base_Gyro_Y /= 2000;
 80040c8:	eec5 4a27 	vdiv.f32	s9, s10, s15
	Base_Gyro_Z /= 2000;
 80040cc:	ee85 5aa7 	vdiv.f32	s10, s11, s15


	Base_Mage_X /= 2000;
 80040d0:	eec6 5a27 	vdiv.f32	s11, s12, s15
	Base_Mage_Y /= 2000;
 80040d4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
	Base_Mage_Z /= 2000;
 80040d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
	Base_Gyro_Z /= 2000;
 80040dc:	ed80 5a00 	vstr	s10, [r0]
	Base_Mage_Z /= 2000;
 80040e0:	edc3 6a00 	vstr	s13, [r3]


	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 80040e4:	2364      	movs	r3, #100	; 0x64
	Base_Mage_X /= 2000;
 80040e6:	edc1 5a00 	vstr	s11, [r1]
	Base_Mage_Y /= 2000;
 80040ea:	ed82 6a00 	vstr	s12, [r2]
	Base_Accel_Z /= 2000;
 80040ee:	edc4 3a00 	vstr	s7, [r4]
	Base_Gyro_X /= 2000;
 80040f2:	ed87 4a00 	vstr	s8, [r7]
	Base_Gyro_Y /= 2000;
 80040f6:	edc6 4a00 	vstr	s9, [r6]
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 80040fa:	4a0b      	ldr	r2, [pc, #44]	; (8004128 <Total_Calibration+0x22c>)
 80040fc:	9300      	str	r3, [sp, #0]
 80040fe:	21ee      	movs	r1, #238	; 0xee
 8004100:	2301      	movs	r3, #1
 8004102:	4805      	ldr	r0, [pc, #20]	; (8004118 <Total_Calibration+0x21c>)
 8004104:	f7fd faf8 	bl	80016f8 <HAL_I2C_Master_Transmit>



	return commandA;

}
 8004108:	9b03      	ldr	r3, [sp, #12]
 800410a:	6818      	ldr	r0, [r3, #0]
 800410c:	b005      	add	sp, #20
 800410e:	ecbd 8b02 	vpop	{d8}
 8004112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004116:	bf00      	nop
 8004118:	20000f08 	.word	0x20000f08
 800411c:	2000000d 	.word	0x2000000d
 8004120:	20000c7c 	.word	0x20000c7c
 8004124:	20000ca0 	.word	0x20000ca0
 8004128:	2000000c 	.word	0x2000000c
 800412c:	20000cac 	.word	0x20000cac
 8004130:	20000c3c 	.word	0x20000c3c
 8004134:	20000c9c 	.word	0x20000c9c
 8004138:	20000c88 	.word	0x20000c88
 800413c:	20000c40 	.word	0x20000c40
 8004140:	20000c18 	.word	0x20000c18
 8004144:	20000c0c 	.word	0x20000c0c
 8004148:	20000cc0 	.word	0x20000cc0
 800414c:	20000c98 	.word	0x20000c98
 8004150:	20000ca8 	.word	0x20000ca8
 8004154:	20000cb8 	.word	0x20000cb8
 8004158:	20000c68 	.word	0x20000c68
 800415c:	20000c80 	.word	0x20000c80
 8004160:	20000c44 	.word	0x20000c44
 8004164:	20000c8c 	.word	0x20000c8c
 8004168:	20000c2c 	.word	0x20000c2c
 800416c:	20000c54 	.word	0x20000c54
 8004170:	44fa0000 	.word	0x44fa0000
 8004174:	20000c30 	.word	0x20000c30
 8004178:	40b00000 	.word	0x40b00000
 800417c:	20000c78 	.word	0x20000c78

08004180 <Mag_calibration>:

void Mag_calibration()
{
 8004180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	Read_HMC5883L_Data(MPU_6050_ADDRESS, 0x49);
 8004182:	2149      	movs	r1, #73	; 0x49
 8004184:	20d0      	movs	r0, #208	; 0xd0
 8004186:	f7ff fdef 	bl	8003d68 <Read_HMC5883L_Data>

	Magnet_X -= Base_Mage_X;
 800418a:	4b2c      	ldr	r3, [pc, #176]	; (800423c <Mag_calibration+0xbc>)
 800418c:	4a2c      	ldr	r2, [pc, #176]	; (8004240 <Mag_calibration+0xc0>)
 800418e:	ed93 7a00 	vldr	s14, [r3]
 8004192:	edd2 7a00 	vldr	s15, [r2]
	Magnet_Y -= Base_Mage_Y;
 8004196:	4a2b      	ldr	r2, [pc, #172]	; (8004244 <Mag_calibration+0xc4>)

	if(Magnet_X > mag_mx) mag_mx = Magnet_X;
 8004198:	4f2b      	ldr	r7, [pc, #172]	; (8004248 <Mag_calibration+0xc8>)
	Magnet_Y -= Base_Mage_Y;
 800419a:	edd2 6a00 	vldr	s13, [r2]
	if(Magnet_Y > mag_my) mag_my = Magnet_Y;
 800419e:	4d2b      	ldr	r5, [pc, #172]	; (800424c <Mag_calibration+0xcc>)
	if(Magnet_X < mag_lx) mag_lx = Magnet_X;
 80041a0:	4e2b      	ldr	r6, [pc, #172]	; (8004250 <Mag_calibration+0xd0>)
	if(Magnet_Y < mag_ly) mag_ly = Magnet_Y;
 80041a2:	4c2c      	ldr	r4, [pc, #176]	; (8004254 <Mag_calibration+0xd4>)
	Magnet_X -= Base_Mage_X;
 80041a4:	ee37 7a67 	vsub.f32	s14, s14, s15

	HAL_Delay(30);
 80041a8:	201e      	movs	r0, #30
	Magnet_X -= Base_Mage_X;
 80041aa:	ed83 7a00 	vstr	s14, [r3]
	Magnet_Y -= Base_Mage_Y;
 80041ae:	4b2a      	ldr	r3, [pc, #168]	; (8004258 <Mag_calibration+0xd8>)
 80041b0:	edd3 7a00 	vldr	s15, [r3]
 80041b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
	if(Magnet_X > mag_mx) mag_mx = Magnet_X;
 80041b8:	edd7 6a00 	vldr	s13, [r7]
	Magnet_Y -= Base_Mage_Y;
 80041bc:	edc3 7a00 	vstr	s15, [r3]
	if(Magnet_X > mag_mx) mag_mx = Magnet_X;
 80041c0:	eeb4 7ae6 	vcmpe.f32	s14, s13
	if(Magnet_Y > mag_my) mag_my = Magnet_Y;
 80041c4:	edd5 6a00 	vldr	s13, [r5]
	if(Magnet_X > mag_mx) mag_mx = Magnet_X;
 80041c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if(Magnet_Y > mag_my) mag_my = Magnet_Y;
 80041cc:	eef4 7ae6 	vcmpe.f32	s15, s13
	if(Magnet_X < mag_lx) mag_lx = Magnet_X;
 80041d0:	edd6 6a00 	vldr	s13, [r6]
	if(Magnet_X > mag_mx) mag_mx = Magnet_X;
 80041d4:	bfc8      	it	gt
 80041d6:	ed87 7a00 	vstrgt	s14, [r7]
	if(Magnet_Y > mag_my) mag_my = Magnet_Y;
 80041da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if(Magnet_X < mag_lx) mag_lx = Magnet_X;
 80041de:	eeb4 7ae6 	vcmpe.f32	s14, s13
	if(Magnet_Y > mag_my) mag_my = Magnet_Y;
 80041e2:	bfc8      	it	gt
 80041e4:	edc5 7a00 	vstrgt	s15, [r5]
	if(Magnet_X < mag_lx) mag_lx = Magnet_X;
 80041e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ec:	bf48      	it	mi
 80041ee:	ed86 7a00 	vstrmi	s14, [r6]
	if(Magnet_Y < mag_ly) mag_ly = Magnet_Y;
 80041f2:	ed94 7a00 	vldr	s14, [r4]
 80041f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fe:	bf48      	it	mi
 8004200:	edc4 7a00 	vstrmi	s15, [r4]
	HAL_Delay(30);
 8004204:	f7fc ff14 	bl	8001030 <HAL_Delay>

	offset_x = (mag_mx + mag_lx) /2;
 8004208:	edd6 7a00 	vldr	s15, [r6]
 800420c:	ed97 7a00 	vldr	s14, [r7]
 8004210:	4b12      	ldr	r3, [pc, #72]	; (800425c <Mag_calibration+0xdc>)
 8004212:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004216:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800421a:	ee27 7a26 	vmul.f32	s14, s14, s13
	offset_y = (mag_my + mag_ly) /2;
 800421e:	edd5 7a00 	vldr	s15, [r5]
	offset_x = (mag_mx + mag_lx) /2;
 8004222:	ed83 7a00 	vstr	s14, [r3]
	offset_y = (mag_my + mag_ly) /2;
 8004226:	ed94 7a00 	vldr	s14, [r4]
 800422a:	4b0d      	ldr	r3, [pc, #52]	; (8004260 <Mag_calibration+0xe0>)
 800422c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004230:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004234:	edc3 7a00 	vstr	s15, [r3]
 8004238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800423a:	bf00      	nop
 800423c:	20000c8c 	.word	0x20000c8c
 8004240:	20000c80 	.word	0x20000c80
 8004244:	20000c44 	.word	0x20000c44
 8004248:	20000c28 	.word	0x20000c28
 800424c:	20000cc4 	.word	0x20000cc4
 8004250:	20000c38 	.word	0x20000c38
 8004254:	20000c74 	.word	0x20000c74
 8004258:	20000c2c 	.word	0x20000c2c
 800425c:	20000c70 	.word	0x20000c70
 8004260:	20000cbc 	.word	0x20000cbc

08004264 <Read_9axisData>:
}


void Read_9axisData(axis* Accel, axis* Gyro, axis* Mage)
{
 8004264:	b570      	push	{r4, r5, r6, lr}
 8004266:	4606      	mov	r6, r0
 8004268:	460d      	mov	r5, r1

	Read_MPU6050_Data(MPU_6050_ADDRESS, 0x3b);
 800426a:	20d0      	movs	r0, #208	; 0xd0
 800426c:	213b      	movs	r1, #59	; 0x3b
{
 800426e:	4614      	mov	r4, r2
	Read_MPU6050_Data(MPU_6050_ADDRESS, 0x3b);
 8004270:	f7ff fcf6 	bl	8003c60 <Read_MPU6050_Data>
	Read_HMC5883L_Data(MPU_6050_ADDRESS, 0x49);
 8004274:	2149      	movs	r1, #73	; 0x49
 8004276:	20d0      	movs	r0, #208	; 0xd0
 8004278:	f7ff fd76 	bl	8003d68 <Read_HMC5883L_Data>

	Accel_X -= Base_Accel_X;
 800427c:	4b47      	ldr	r3, [pc, #284]	; (800439c <Read_9axisData+0x138>)
 800427e:	4a48      	ldr	r2, [pc, #288]	; (80043a0 <Read_9axisData+0x13c>)
 8004280:	ed93 4a00 	vldr	s8, [r3]
 8004284:	edd2 7a00 	vldr	s15, [r2]
	Accel_Y -= Base_Accel_Y;
 8004288:	4a46      	ldr	r2, [pc, #280]	; (80043a4 <Read_9axisData+0x140>)
	Accel_X -= Base_Accel_X;
 800428a:	ee34 4a67 	vsub.f32	s8, s8, s15
	Accel_Y -= Base_Accel_Y;
 800428e:	edd2 7a00 	vldr	s15, [r2]
	Accel_X -= Base_Accel_X;
 8004292:	ed83 4a00 	vstr	s8, [r3]
	Accel_Y -= Base_Accel_Y;
 8004296:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <Read_9axisData+0x144>)
	Accel_Z -= Base_Accel_Z;
 8004298:	4a44      	ldr	r2, [pc, #272]	; (80043ac <Read_9axisData+0x148>)
	Accel_Y -= Base_Accel_Y;
 800429a:	edd3 4a00 	vldr	s9, [r3]
 800429e:	ee74 4ae7 	vsub.f32	s9, s9, s15
	Accel_Z -= Base_Accel_Z;
 80042a2:	edd2 7a00 	vldr	s15, [r2]
	Accel_Y -= Base_Accel_Y;
 80042a6:	edc3 4a00 	vstr	s9, [r3]
	Accel_Z -= Base_Accel_Z;
 80042aa:	4b41      	ldr	r3, [pc, #260]	; (80043b0 <Read_9axisData+0x14c>)

	Gyro_X -= Base_Gyro_X;
 80042ac:	4a41      	ldr	r2, [pc, #260]	; (80043b4 <Read_9axisData+0x150>)
	Accel_Z -= Base_Accel_Z;
 80042ae:	ed93 5a00 	vldr	s10, [r3]
 80042b2:	ee35 5a67 	vsub.f32	s10, s10, s15
	Gyro_X -= Base_Gyro_X;
 80042b6:	edd2 7a00 	vldr	s15, [r2]
	Accel_Z -= Base_Accel_Z;
 80042ba:	ed83 5a00 	vstr	s10, [r3]
	Gyro_X -= Base_Gyro_X;
 80042be:	4b3e      	ldr	r3, [pc, #248]	; (80043b8 <Read_9axisData+0x154>)
	Gyro_Y -= Base_Gyro_Y;
 80042c0:	4a3e      	ldr	r2, [pc, #248]	; (80043bc <Read_9axisData+0x158>)
	Gyro_X -= Base_Gyro_X;
 80042c2:	edd3 5a00 	vldr	s11, [r3]
 80042c6:	ee75 5ae7 	vsub.f32	s11, s11, s15
	Gyro_Y -= Base_Gyro_Y;
 80042ca:	edd2 7a00 	vldr	s15, [r2]
	Gyro_X -= Base_Gyro_X;
 80042ce:	edc3 5a00 	vstr	s11, [r3]
	Gyro_Y -= Base_Gyro_Y;
 80042d2:	4b3b      	ldr	r3, [pc, #236]	; (80043c0 <Read_9axisData+0x15c>)
	Gyro_Z -= Base_Gyro_Z;
 80042d4:	4a3b      	ldr	r2, [pc, #236]	; (80043c4 <Read_9axisData+0x160>)
	Gyro_Y -= Base_Gyro_Y;
 80042d6:	ed93 6a00 	vldr	s12, [r3]
 80042da:	ee36 6a67 	vsub.f32	s12, s12, s15
	Gyro_Z -= Base_Gyro_Z;
 80042de:	edd2 7a00 	vldr	s15, [r2]
	Gyro_Y -= Base_Gyro_Y;
 80042e2:	ed83 6a00 	vstr	s12, [r3]
	Gyro_Z -= Base_Gyro_Z;
 80042e6:	4b38      	ldr	r3, [pc, #224]	; (80043c8 <Read_9axisData+0x164>)

	Magnet_X -= Base_Mage_X;
 80042e8:	4a38      	ldr	r2, [pc, #224]	; (80043cc <Read_9axisData+0x168>)
	Gyro_Z -= Base_Gyro_Z;
 80042ea:	edd3 6a00 	vldr	s13, [r3]
 80042ee:	ee76 6ae7 	vsub.f32	s13, s13, s15
	Magnet_X -= Base_Mage_X;
 80042f2:	edd2 7a00 	vldr	s15, [r2]
	Gyro_Z -= Base_Gyro_Z;
 80042f6:	edc3 6a00 	vstr	s13, [r3]
	Magnet_X -= Base_Mage_X;
 80042fa:	4b35      	ldr	r3, [pc, #212]	; (80043d0 <Read_9axisData+0x16c>)
	Magnet_Y -= Base_Mage_Y;
 80042fc:	4a35      	ldr	r2, [pc, #212]	; (80043d4 <Read_9axisData+0x170>)
	Magnet_X -= Base_Mage_X;
 80042fe:	ed93 7a00 	vldr	s14, [r3]
	Magnet_Y -= Base_Mage_Y;
 8004302:	edd2 3a00 	vldr	s7, [r2]
	Magnet_Z -= Base_Mage_Z;
 8004306:	4a34      	ldr	r2, [pc, #208]	; (80043d8 <Read_9axisData+0x174>)
	Magnet_X -= Base_Mage_X;
 8004308:	ee37 7a67 	vsub.f32	s14, s14, s15
	Magnet_Z -= Base_Mage_Z;
 800430c:	ed92 3a00 	vldr	s6, [r2]
	Magnet_X -= Base_Mage_X;
 8004310:	ed83 7a00 	vstr	s14, [r3]
	Magnet_Y -= Base_Mage_Y;
 8004314:	4b31      	ldr	r3, [pc, #196]	; (80043dc <Read_9axisData+0x178>)
 8004316:	edd3 7a00 	vldr	s15, [r3]
 800431a:	ee77 7ae3 	vsub.f32	s15, s15, s7
 800431e:	edc3 7a00 	vstr	s15, [r3]
	Magnet_Z -= Base_Mage_Z;
 8004322:	4b2f      	ldr	r3, [pc, #188]	; (80043e0 <Read_9axisData+0x17c>)
 8004324:	edd3 3a00 	vldr	s7, [r3]
 8004328:	ee73 3ac3 	vsub.f32	s7, s7, s6

	Accel->X = (Accel_X) * IMU_G_PER_LSB_CFG;
 800432c:	ed9f 3a2d 	vldr	s6, [pc, #180]	; 80043e4 <Read_9axisData+0x180>
	Magnet_Z -= Base_Mage_Z;
 8004330:	edc3 3a00 	vstr	s7, [r3]
	Accel->Y = (Accel_Y) * IMU_G_PER_LSB_CFG;
	Accel->Z = (Accel_Z) * IMU_G_PER_LSB_CFG;
 8004334:	ee25 5a03 	vmul.f32	s10, s10, s6
	/*
	Mage->X = Magnet_X / 820.0;
	Mage->Y = Magnet_Y / 820.0;
	Mage->Z = Magnet_Z / 820.0;
	*/
	Mage->X = (Magnet_X - offset_x) / 820.0;
 8004338:	4b2b      	ldr	r3, [pc, #172]	; (80043e8 <Read_9axisData+0x184>)
	Accel->Z = (Accel_Z) * IMU_G_PER_LSB_CFG;
 800433a:	ed86 5a02 	vstr	s10, [r6, #8]
	Gyro->X = (Gyro_X) * IMU_DEG_PER_LSB_CFG;
 800433e:	ed9f 5a2b 	vldr	s10, [pc, #172]	; 80043ec <Read_9axisData+0x188>
	Accel->X = (Accel_X) * IMU_G_PER_LSB_CFG;
 8004342:	ee24 4a03 	vmul.f32	s8, s8, s6
	Gyro->Y = (Gyro_Y) * IMU_DEG_PER_LSB_CFG;
 8004346:	ee26 6a05 	vmul.f32	s12, s12, s10
	Gyro->Z = (Gyro_Z) * IMU_DEG_PER_LSB_CFG;
 800434a:	ee66 6a85 	vmul.f32	s13, s13, s10
	Accel->Y = (Accel_Y) * IMU_G_PER_LSB_CFG;
 800434e:	ee64 4a83 	vmul.f32	s9, s9, s6
	Gyro->X = (Gyro_X) * IMU_DEG_PER_LSB_CFG;
 8004352:	ee65 5a85 	vmul.f32	s11, s11, s10
	Accel->X = (Accel_X) * IMU_G_PER_LSB_CFG;
 8004356:	ed86 4a00 	vstr	s8, [r6]
	Accel->Y = (Accel_Y) * IMU_G_PER_LSB_CFG;
 800435a:	edc6 4a01 	vstr	s9, [r6, #4]
	Gyro->Y = (Gyro_Y) * IMU_DEG_PER_LSB_CFG;
 800435e:	ed85 6a01 	vstr	s12, [r5, #4]
	Gyro->X = (Gyro_X) * IMU_DEG_PER_LSB_CFG;
 8004362:	edc5 5a00 	vstr	s11, [r5]
	Gyro->Z = (Gyro_Z) * IMU_DEG_PER_LSB_CFG;
 8004366:	edc5 6a02 	vstr	s13, [r5, #8]
	Mage->X = (Magnet_X - offset_x) / 820.0;
 800436a:	edd3 6a00 	vldr	s13, [r3]
	Mage->Y = (Magnet_Y - offset_y) / 820.0;
 800436e:	4b20      	ldr	r3, [pc, #128]	; (80043f0 <Read_9axisData+0x18c>)
	Mage->X = (Magnet_X - offset_x) / 820.0;
 8004370:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004374:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80043f4 <Read_9axisData+0x190>
 8004378:	ee87 6a26 	vdiv.f32	s12, s14, s13
	Mage->Y = (Magnet_Y - offset_y) / 820.0;
 800437c:	ed93 7a00 	vldr	s14, [r3]
	Mage->X = (Magnet_X - offset_x) / 820.0;
 8004380:	ed84 6a00 	vstr	s12, [r4]
	Mage->Y = (Magnet_Y - offset_y) / 820.0;
 8004384:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004388:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	Mage->Z = Magnet_Z / 820.0;
 800438c:	eec3 7aa6 	vdiv.f32	s15, s7, s13
	Mage->Y = (Magnet_Y - offset_y) / 820.0;
 8004390:	ed84 7a01 	vstr	s14, [r4, #4]
	Mage->Z = Magnet_Z / 820.0;
 8004394:	edc4 7a02 	vstr	s15, [r4, #8]
 8004398:	bd70      	pop	{r4, r5, r6, pc}
 800439a:	bf00      	nop
 800439c:	20000c3c 	.word	0x20000c3c
 80043a0:	20000c30 	.word	0x20000c30
 80043a4:	20000c9c 	.word	0x20000c9c
 80043a8:	20000c88 	.word	0x20000c88
 80043ac:	20000c40 	.word	0x20000c40
 80043b0:	20000c18 	.word	0x20000c18
 80043b4:	20000c0c 	.word	0x20000c0c
 80043b8:	20000cc0 	.word	0x20000cc0
 80043bc:	20000c98 	.word	0x20000c98
 80043c0:	20000ca8 	.word	0x20000ca8
 80043c4:	20000cb8 	.word	0x20000cb8
 80043c8:	20000c68 	.word	0x20000c68
 80043cc:	20000c80 	.word	0x20000c80
 80043d0:	20000c8c 	.word	0x20000c8c
 80043d4:	20000c44 	.word	0x20000c44
 80043d8:	20000c54 	.word	0x20000c54
 80043dc:	20000c2c 	.word	0x20000c2c
 80043e0:	20000c78 	.word	0x20000c78
 80043e4:	39800000 	.word	0x39800000
 80043e8:	20000c70 	.word	0x20000c70
 80043ec:	3d7a0000 	.word	0x3d7a0000
 80043f0:	20000cbc 	.word	0x20000cbc
 80043f4:	444d0000 	.word	0x444d0000

080043f8 <Read_MSData>:
}


uint32_t Read_MSData(int cnt)
{
	if(cnt >= 100){
 80043f8:	2863      	cmp	r0, #99	; 0x63
{
 80043fa:	b513      	push	{r0, r1, r4, lr}
	if(cnt >= 100){
 80043fc:	dd10      	ble.n	8004420 <Read_MSData+0x28>
		Read_MS5611_Data(p_flag);
 80043fe:	4c0f      	ldr	r4, [pc, #60]	; (800443c <Read_MSData+0x44>)
 8004400:	6820      	ldr	r0, [r4, #0]
 8004402:	f7ff fd29 	bl	8003e58 <Read_MS5611_Data>
		if (p_flag == 1) HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8004406:	6823      	ldr	r3, [r4, #0]
 8004408:	2264      	movs	r2, #100	; 0x64
 800440a:	2b01      	cmp	r3, #1
 800440c:	9200      	str	r2, [sp, #0]
 800440e:	d10b      	bne.n	8004428 <Read_MSData+0x30>
 8004410:	4a0b      	ldr	r2, [pc, #44]	; (8004440 <Read_MSData+0x48>)
 8004412:	480c      	ldr	r0, [pc, #48]	; (8004444 <Read_MSData+0x4c>)
 8004414:	21ee      	movs	r1, #238	; 0xee
 8004416:	f7fd f96f 	bl	80016f8 <HAL_I2C_Master_Transmit>
			{
				HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
				Calc_TP();
			}

		p_flag = -p_flag;
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	425b      	negs	r3, r3
 800441e:	6023      	str	r3, [r4, #0]
	Read_MS5611_Data(-1);

	Calc_TP();
	*/
	return Pressure;
}
 8004420:	4b09      	ldr	r3, [pc, #36]	; (8004448 <Read_MSData+0x50>)
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	b002      	add	sp, #8
 8004426:	bd10      	pop	{r4, pc}
				HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
 8004428:	2301      	movs	r3, #1
 800442a:	4a08      	ldr	r2, [pc, #32]	; (800444c <Read_MSData+0x54>)
 800442c:	4805      	ldr	r0, [pc, #20]	; (8004444 <Read_MSData+0x4c>)
 800442e:	21ee      	movs	r1, #238	; 0xee
 8004430:	f7fd f962 	bl	80016f8 <HAL_I2C_Master_Transmit>
				Calc_TP();
 8004434:	f7ff f9c4 	bl	80037c0 <Calc_TP>
 8004438:	e7ef      	b.n	800441a <Read_MSData+0x22>
 800443a:	bf00      	nop
 800443c:	20000010 	.word	0x20000010
 8004440:	2000000c 	.word	0x2000000c
 8004444:	20000f08 	.word	0x20000f08
 8004448:	20000ca0 	.word	0x20000ca0
 800444c:	2000000d 	.word	0x2000000d

08004450 <DT_Reset>:



void DT_Reset()
{
	CNT_Register = 0x00;
 8004450:	4b01      	ldr	r3, [pc, #4]	; (8004458 <DT_Reset+0x8>)
 8004452:	2200      	movs	r2, #0
 8004454:	601a      	str	r2, [r3, #0]
 8004456:	4770      	bx	lr
 8004458:	40014424 	.word	0x40014424

0800445c <Motor_init>:
int Moter1, Moter2, Moter3, Moter4;
int M_cnt, CCnt;
int E1CNT, E2CNT, E3CNT, E4CNT, E5CNT;
int LThrost;
void Motor_init()
{
 800445c:	b510      	push	{r4, lr}


	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800445e:	4c13      	ldr	r4, [pc, #76]	; (80044ac <Motor_init+0x50>)
 8004460:	2100      	movs	r1, #0
 8004462:	4620      	mov	r0, r4
 8004464:	f7fe fa02 	bl	800286c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8004468:	2104      	movs	r1, #4
 800446a:	4620      	mov	r0, r4
 800446c:	f7fe f9fe 	bl	800286c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8004470:	2108      	movs	r1, #8
 8004472:	4620      	mov	r0, r4
 8004474:	f7fe f9fa 	bl	800286c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8004478:	4620      	mov	r0, r4
 800447a:	210c      	movs	r1, #12
 800447c:	f7fe f9f6 	bl	800286c <HAL_TIM_PWM_Start>

	Moter1 = 30000;
 8004480:	4a0b      	ldr	r2, [pc, #44]	; (80044b0 <Motor_init+0x54>)
 8004482:	f247 5330 	movw	r3, #30000	; 0x7530
 8004486:	6013      	str	r3, [r2, #0]
	Moter2 = 30000;
 8004488:	4a0a      	ldr	r2, [pc, #40]	; (80044b4 <Motor_init+0x58>)
 800448a:	6013      	str	r3, [r2, #0]
	Moter3 = 30000;
 800448c:	4a0a      	ldr	r2, [pc, #40]	; (80044b8 <Motor_init+0x5c>)
 800448e:	6013      	str	r3, [r2, #0]
	Moter4 = 30000;
 8004490:	4a0a      	ldr	r2, [pc, #40]	; (80044bc <Motor_init+0x60>)
 8004492:	6013      	str	r3, [r2, #0]


	TIM8->CCR1 = 30000;
 8004494:	4a0a      	ldr	r2, [pc, #40]	; (80044c0 <Motor_init+0x64>)
	TIM8->CCR2 = 30000;
	TIM8->CCR3 = 30000;
	TIM8->CCR4 = 30000;
	HAL_Delay(1000);
 8004496:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
	TIM8->CCR1 = 30000;
 800449a:	6353      	str	r3, [r2, #52]	; 0x34

}
 800449c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	TIM8->CCR2 = 30000;
 80044a0:	6393      	str	r3, [r2, #56]	; 0x38
	TIM8->CCR3 = 30000;
 80044a2:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM8->CCR4 = 30000;
 80044a4:	6413      	str	r3, [r2, #64]	; 0x40
	HAL_Delay(1000);
 80044a6:	f7fc bdc3 	b.w	8001030 <HAL_Delay>
 80044aa:	bf00      	nop
 80044ac:	20000f5c 	.word	0x20000f5c
 80044b0:	20000cd4 	.word	0x20000cd4
 80044b4:	20000cf4 	.word	0x20000cf4
 80044b8:	20000ce8 	.word	0x20000ce8
 80044bc:	20000cc8 	.word	0x20000cc8
 80044c0:	40010400 	.word	0x40010400
 80044c4:	00000000 	.word	0x00000000

080044c8 <Motor_Control>:

}


void Motor_Control(uint16_t Thrust, int16_t Roll, int16_t Pitch, int16_t Yaw, int AThrust,  int sa, int sc)
{
 80044c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044cc:	4615      	mov	r5, r2
	if(sa == -1){
 80044ce:	9a07      	ldr	r2, [sp, #28]
 80044d0:	4c6b      	ldr	r4, [pc, #428]	; (8004680 <Motor_Control+0x1b8>)
 80044d2:	3201      	adds	r2, #1
{
 80044d4:	461e      	mov	r6, r3
 80044d6:	4686      	mov	lr, r0
 80044d8:	460f      	mov	r7, r1
 80044da:	9b08      	ldr	r3, [sp, #32]
	if(sa == -1){
 80044dc:	d160      	bne.n	80045a0 <Motor_Control+0xd8>
		if(sc == 0)
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d15a      	bne.n	8004598 <Motor_Control+0xd0>
		{
			Moter1 = (uint16_t)(AThrust) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 80044e2:	9b06      	ldr	r3, [sp, #24]
 80044e4:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8004690 <Motor_Control+0x1c8>
			Moter2 = (uint16_t)(AThrust) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
			Moter3 = (uint16_t)(AThrust) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 80044e8:	4866      	ldr	r0, [pc, #408]	; (8004684 <Motor_Control+0x1bc>)
			Moter1 = (uint16_t)(AThrust) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 80044ea:	f647 1218 	movw	r2, #31000	; 0x7918
 80044ee:	004f      	lsls	r7, r1, #1
 80044f0:	fa12 f383 	uxtah	r3, r2, r3
 80044f4:	1bda      	subs	r2, r3, r7
 80044f6:	006d      	lsls	r5, r5, #1
			Moter2 = (uint16_t)(AThrust) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 80044f8:	443b      	add	r3, r7
			Moter1 = (uint16_t)(AThrust) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 80044fa:	1951      	adds	r1, r2, r5
			Moter2 = (uint16_t)(AThrust) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 80044fc:	eba3 0c05 	sub.w	ip, r3, r5
			Moter3 = (uint16_t)(AThrust) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 8004500:	442b      	add	r3, r5
			Moter4 = (uint16_t)(AThrust) + 31000 - Roll * 2 - Pitch * 2 + Yaw;
 8004502:	1b55      	subs	r5, r2, r5
			Moter3 = (uint16_t)(AThrust) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 8004504:	4433      	add	r3, r6

			if(Moter1 >= 61000)Moter1 = 61000;
 8004506:	f64e 6247 	movw	r2, #60999	; 0xee47
			Moter1 = (uint16_t)(AThrust) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 800450a:	1b89      	subs	r1, r1, r6
			Moter2 = (uint16_t)(AThrust) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 800450c:	ebac 0c06 	sub.w	ip, ip, r6
			Moter4 = (uint16_t)(AThrust) + 31000 - Roll * 2 - Pitch * 2 + Yaw;
 8004510:	4435      	add	r5, r6
 8004512:	4e5d      	ldr	r6, [pc, #372]	; (8004688 <Motor_Control+0x1c0>)
			Moter1 = (uint16_t)(AThrust) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 8004514:	f8ce 1000 	str.w	r1, [lr]
			if(Moter1 >= 61000)Moter1 = 61000;
 8004518:	4291      	cmp	r1, r2
			Moter4 = (uint16_t)(AThrust) + 31000 - Roll * 2 - Pitch * 2 + Yaw;
 800451a:	6035      	str	r5, [r6, #0]
 800451c:	4631      	mov	r1, r6
			if(Moter1 >= 61000)Moter1 = 61000;
 800451e:	bfc4      	itt	gt
 8004520:	f64e 6648 	movwgt	r6, #61000	; 0xee48
 8004524:	f8ce 6000 	strgt.w	r6, [lr]
			Moter2 = (uint16_t)(AThrust) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 8004528:	4f58      	ldr	r7, [pc, #352]	; (800468c <Motor_Control+0x1c4>)
			Moter3 = (uint16_t)(AThrust) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 800452a:	6003      	str	r3, [r0, #0]
			if(Moter2 >= 61000)Moter2 = 61000;
 800452c:	4594      	cmp	ip, r2
 800452e:	bfc8      	it	gt
 8004530:	f64e 6248 	movwgt	r2, #61000	; 0xee48
			Moter2 = (uint16_t)(AThrust) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 8004534:	f8c7 c000 	str.w	ip, [r7]
			if(Moter2 >= 61000)Moter2 = 61000;
 8004538:	bfc8      	it	gt
 800453a:	603a      	strgt	r2, [r7, #0]
			if(Moter3 >= 61000)Moter3 = 61000;
 800453c:	f64e 6247 	movw	r2, #60999	; 0xee47
 8004540:	4293      	cmp	r3, r2
 8004542:	bfc4      	itt	gt
 8004544:	f64e 6348 	movwgt	r3, #61000	; 0xee48
 8004548:	6003      	strgt	r3, [r0, #0]
			if(Moter4 >= 61000)Moter4 = 61000;
 800454a:	4295      	cmp	r5, r2
 800454c:	bfc8      	it	gt
 800454e:	f64e 6348 	movwgt	r3, #61000	; 0xee48

			if(Moter1 <= 31000)Moter1 = 31000;
 8004552:	f8de 2000 	ldr.w	r2, [lr]
			if(Moter4 >= 61000)Moter4 = 61000;
 8004556:	bfc8      	it	gt
 8004558:	600b      	strgt	r3, [r1, #0]
			if(Moter1 <= 31000)Moter1 = 31000;
 800455a:	f647 1318 	movw	r3, #31000	; 0x7918
 800455e:	429a      	cmp	r2, r3
			if(Moter2 <= 31000)Moter2 = 31000;
 8004560:	683a      	ldr	r2, [r7, #0]
			if(Moter1 <= 31000)Moter1 = 31000;
 8004562:	bfd8      	it	le
 8004564:	f8ce 3000 	strle.w	r3, [lr]
			if(Moter2 <= 31000)Moter2 = 31000;
 8004568:	429a      	cmp	r2, r3
			if(Moter3 <= 31000)Moter3 = 31000;
 800456a:	6802      	ldr	r2, [r0, #0]
			if(Moter2 <= 31000)Moter2 = 31000;
 800456c:	bfd8      	it	le
 800456e:	603b      	strle	r3, [r7, #0]
			if(Moter3 <= 31000)Moter3 = 31000;
 8004570:	f647 1318 	movw	r3, #31000	; 0x7918
 8004574:	429a      	cmp	r2, r3
			if(Moter4 <= 31000)Moter4 = 31000;
 8004576:	680a      	ldr	r2, [r1, #0]
			if(Moter3 <= 31000)Moter3 = 31000;
 8004578:	bfd8      	it	le
 800457a:	6003      	strle	r3, [r0, #0]
			if(Moter4 <= 31000)Moter4 = 31000;
 800457c:	429a      	cmp	r2, r3
 800457e:	bfd8      	it	le
 8004580:	600b      	strle	r3, [r1, #0]


			TIM8->CCR1 = Moter1;
 8004582:	f8de 3000 	ldr.w	r3, [lr]
 8004586:	6363      	str	r3, [r4, #52]	; 0x34
			TIM8->CCR2 = Moter2;
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	63a3      	str	r3, [r4, #56]	; 0x38
			TIM8->CCR3 = Moter3;
 800458c:	6803      	ldr	r3, [r0, #0]
 800458e:	63e3      	str	r3, [r4, #60]	; 0x3c
			TIM8->CCR4 = Moter4;
 8004590:	680b      	ldr	r3, [r1, #0]
	}
	else{
		TIM8->CCR1 = 30000;
		TIM8->CCR2 = 30000;
		TIM8->CCR3 = 30000;
		TIM8->CCR4 = 30000;
 8004592:	6423      	str	r3, [r4, #64]	; 0x40
 8004594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if(Thrust > 1700){
 8004598:	f240 63a4 	movw	r3, #1700	; 0x6a4
 800459c:	4298      	cmp	r0, r3
 800459e:	d905      	bls.n	80045ac <Motor_Control+0xe4>
		TIM8->CCR1 = 30000;
 80045a0:	f247 5330 	movw	r3, #30000	; 0x7530
 80045a4:	6363      	str	r3, [r4, #52]	; 0x34
		TIM8->CCR2 = 30000;
 80045a6:	63a3      	str	r3, [r4, #56]	; 0x38
		TIM8->CCR3 = 30000;
 80045a8:	63e3      	str	r3, [r4, #60]	; 0x3c
 80045aa:	e7f2      	b.n	8004592 <Motor_Control+0xca>
				Moter1 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 80045ac:	f7fb ff7e 	bl	80004ac <__aeabi_i2d>
 80045b0:	a331      	add	r3, pc, #196	; (adr r3, 8004678 <Motor_Control+0x1b0>)
 80045b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045b6:	f7fb ffdf 	bl	8000578 <__aeabi_dmul>
 80045ba:	f7fc fab5 	bl	8000b28 <__aeabi_d2uiz>
 80045be:	f647 1318 	movw	r3, #31000	; 0x7918
 80045c2:	007f      	lsls	r7, r7, #1
 80045c4:	fa13 f080 	uxtah	r0, r3, r0
 80045c8:	1bc3      	subs	r3, r0, r7
 80045ca:	006d      	lsls	r5, r5, #1
 80045cc:	1959      	adds	r1, r3, r5
				Moter2 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 80045ce:	4438      	add	r0, r7
				Moter1 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 80045d0:	1b89      	subs	r1, r1, r6
				Moter2 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 80045d2:	eba0 0c05 	sub.w	ip, r0, r5
				Moter3 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 80045d6:	4428      	add	r0, r5
				Moter4 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 - Pitch * 2 + Yaw;
 80045d8:	1b5d      	subs	r5, r3, r5
				if(Moter1 >= 61000)Moter1 = 61000;
 80045da:	f64e 6347 	movw	r3, #60999	; 0xee47
				Moter1 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 80045de:	f8df e0b0 	ldr.w	lr, [pc, #176]	; 8004690 <Motor_Control+0x1c8>
				Moter2 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 80045e2:	4f2a      	ldr	r7, [pc, #168]	; (800468c <Motor_Control+0x1c4>)
				Moter1 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 + Pitch * 2 - Yaw;
 80045e4:	f8ce 1000 	str.w	r1, [lr]
				if(Moter1 >= 61000)Moter1 = 61000;
 80045e8:	4299      	cmp	r1, r3
				Moter3 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 80045ea:	4430      	add	r0, r6
				Moter2 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 80045ec:	ebac 0c06 	sub.w	ip, ip, r6
				Moter4 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 - Pitch * 2 + Yaw;
 80045f0:	4435      	add	r5, r6
				if(Moter1 >= 61000)Moter1 = 61000;
 80045f2:	bfc4      	itt	gt
 80045f4:	f64e 6648 	movwgt	r6, #61000	; 0xee48
 80045f8:	f8ce 6000 	strgt.w	r6, [lr]
				if(Moter2 >= 61000)Moter2 = 61000;
 80045fc:	459c      	cmp	ip, r3
 80045fe:	bfc8      	it	gt
 8004600:	f64e 6348 	movwgt	r3, #61000	; 0xee48
				Moter2 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 - Pitch * 2 - Yaw;
 8004604:	f8c7 c000 	str.w	ip, [r7]
				Moter3 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 8004608:	f8df 8078 	ldr.w	r8, [pc, #120]	; 8004684 <Motor_Control+0x1bc>
				if(Moter2 >= 61000)Moter2 = 61000;
 800460c:	bfc8      	it	gt
 800460e:	603b      	strgt	r3, [r7, #0]
				if(Moter3 >= 61000)Moter3 = 61000;
 8004610:	f64e 6347 	movw	r3, #60999	; 0xee47
 8004614:	4298      	cmp	r0, r3
				Moter3 = (uint16_t)(Thrust * 18.3038438) + 31000 + Roll * 2 + Pitch * 2 + Yaw;
 8004616:	f8c8 0000 	str.w	r0, [r8]
				if(Moter3 >= 61000)Moter3 = 61000;
 800461a:	bfc4      	itt	gt
 800461c:	f64e 6048 	movwgt	r0, #61000	; 0xee48
 8004620:	f8c8 0000 	strgt.w	r0, [r8]
				Moter4 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 - Pitch * 2 + Yaw;
 8004624:	4a18      	ldr	r2, [pc, #96]	; (8004688 <Motor_Control+0x1c0>)
				if(Moter1 <= 31000)Moter1 = 31000;
 8004626:	f8de 0000 	ldr.w	r0, [lr]
				Moter4 = (uint16_t)(Thrust * 18.3038438) + 31000 - Roll * 2 - Pitch * 2 + Yaw;
 800462a:	6015      	str	r5, [r2, #0]
				if(Moter4 >= 61000)Moter4 = 61000;
 800462c:	429d      	cmp	r5, r3
 800462e:	bfc4      	itt	gt
 8004630:	f64e 6348 	movwgt	r3, #61000	; 0xee48
 8004634:	6013      	strgt	r3, [r2, #0]
				if(Moter1 <= 31000)Moter1 = 31000;
 8004636:	f647 1318 	movw	r3, #31000	; 0x7918
 800463a:	4298      	cmp	r0, r3
				if(Moter2 <= 31000)Moter2 = 31000;
 800463c:	6838      	ldr	r0, [r7, #0]
				if(Moter1 <= 31000)Moter1 = 31000;
 800463e:	bfd8      	it	le
 8004640:	f8ce 3000 	strle.w	r3, [lr]
				if(Moter2 <= 31000)Moter2 = 31000;
 8004644:	4298      	cmp	r0, r3
				if(Moter3 <= 31000)Moter3 = 31000;
 8004646:	f8d8 0000 	ldr.w	r0, [r8]
				if(Moter2 <= 31000)Moter2 = 31000;
 800464a:	bfd8      	it	le
 800464c:	603b      	strle	r3, [r7, #0]
				if(Moter3 <= 31000)Moter3 = 31000;
 800464e:	f647 1318 	movw	r3, #31000	; 0x7918
 8004652:	4298      	cmp	r0, r3
				if(Moter4 <= 31000)Moter4 = 31000;
 8004654:	6810      	ldr	r0, [r2, #0]
				if(Moter3 <= 31000)Moter3 = 31000;
 8004656:	bfd8      	it	le
 8004658:	f8c8 3000 	strle.w	r3, [r8]
				if(Moter4 <= 31000)Moter4 = 31000;
 800465c:	4298      	cmp	r0, r3
 800465e:	bfd8      	it	le
 8004660:	6013      	strle	r3, [r2, #0]
				TIM8->CCR1 = Moter1;
 8004662:	f8de 3000 	ldr.w	r3, [lr]
 8004666:	6363      	str	r3, [r4, #52]	; 0x34
				TIM8->CCR2 = Moter2;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	63a3      	str	r3, [r4, #56]	; 0x38
				TIM8->CCR3 = Moter3;
 800466c:	f8d8 3000 	ldr.w	r3, [r8]
 8004670:	63e3      	str	r3, [r4, #60]	; 0x3c
				TIM8->CCR4 = Moter4;
 8004672:	6813      	ldr	r3, [r2, #0]
 8004674:	e78d      	b.n	8004592 <Motor_Control+0xca>
 8004676:	bf00      	nop
 8004678:	b51017a5 	.word	0xb51017a5
 800467c:	40324dc8 	.word	0x40324dc8
 8004680:	40010400 	.word	0x40010400
 8004684:	20000ce8 	.word	0x20000ce8
 8004688:	20000cc8 	.word	0x20000cc8
 800468c:	20000cf4 	.word	0x20000cf4
 8004690:	20000cd4 	.word	0x20000cd4

08004694 <PIDControl_Init>:


int16_t rollOut_last, RollOut_E, R_CNT;

void PIDControl_Init()
{
 8004694:	b570      	push	{r4, r5, r6, lr}
	pidInit(&pidRoll, 0, PID_Roll_Kp, PID_Roll_Ki, PID_Roll_Kd, 0.002);
 8004696:	4b59      	ldr	r3, [pc, #356]	; (80047fc <PIDControl_Init+0x168>)
 8004698:	4e59      	ldr	r6, [pc, #356]	; (8004800 <PIDControl_Init+0x16c>)
 800469a:	edd3 1a00 	vldr	s3, [r3]
 800469e:	4b59      	ldr	r3, [pc, #356]	; (8004804 <PIDControl_Init+0x170>)
	pidInit(&pidPitch, 0, PID_Pitch_Kp, PID_Pitch_Ki, PID_Pitch_Kd, 0.002);
 80046a0:	4d59      	ldr	r5, [pc, #356]	; (8004808 <PIDControl_Init+0x174>)
	pidInit(&pidRoll, 0, PID_Roll_Kp, PID_Roll_Ki, PID_Roll_Kd, 0.002);
 80046a2:	ed93 1a00 	vldr	s2, [r3]
 80046a6:	4b59      	ldr	r3, [pc, #356]	; (800480c <PIDControl_Init+0x178>)
	pidInit(&pidYaw, 0, PID_Yaw_Kp, PID_Yaw_Ki, PID_Yaw_Kd, 0.002);
 80046a8:	4c59      	ldr	r4, [pc, #356]	; (8004810 <PIDControl_Init+0x17c>)
	pidInit(&pidRoll, 0, PID_Roll_Kp, PID_Roll_Ki, PID_Roll_Kd, 0.002);
 80046aa:	edd3 0a00 	vldr	s1, [r3]
{
 80046ae:	ed2d 8b04 	vpush	{d8-d9}
	pidInit(&pidRoll, 0, PID_Roll_Kp, PID_Roll_Ki, PID_Roll_Kd, 0.002);
 80046b2:	eddf 8a58 	vldr	s17, [pc, #352]	; 8004814 <PIDControl_Init+0x180>
 80046b6:	ed9f 8a58 	vldr	s16, [pc, #352]	; 8004818 <PIDControl_Init+0x184>
	pidInit(&pidThrust, 0, PID_Thrust_Kp, PID_Thrust_Ki, PID_Thrust_Kd, 0.002);
	pidSetIntegralLimit(&pidRoll, PID_Roll_integration_limit, -PID_Roll_integration_limit);
 80046ba:	eddf 9a58 	vldr	s19, [pc, #352]	; 800481c <PIDControl_Init+0x188>
 80046be:	ed9f 9a58 	vldr	s18, [pc, #352]	; 8004820 <PIDControl_Init+0x18c>
	pidInit(&pidRoll, 0, PID_Roll_Kp, PID_Roll_Ki, PID_Roll_Kd, 0.002);
 80046c2:	eeb0 2a68 	vmov.f32	s4, s17
 80046c6:	eeb0 0a48 	vmov.f32	s0, s16
 80046ca:	4630      	mov	r0, r6
 80046cc:	f000 fa0e 	bl	8004aec <pidInit>
	pidInit(&pidPitch, 0, PID_Pitch_Kp, PID_Pitch_Ki, PID_Pitch_Kd, 0.002);
 80046d0:	4b54      	ldr	r3, [pc, #336]	; (8004824 <PIDControl_Init+0x190>)
 80046d2:	edd3 1a00 	vldr	s3, [r3]
 80046d6:	4b54      	ldr	r3, [pc, #336]	; (8004828 <PIDControl_Init+0x194>)
 80046d8:	ed93 1a00 	vldr	s2, [r3]
 80046dc:	4b53      	ldr	r3, [pc, #332]	; (800482c <PIDControl_Init+0x198>)
 80046de:	eeb0 2a68 	vmov.f32	s4, s17
 80046e2:	edd3 0a00 	vldr	s1, [r3]
 80046e6:	eeb0 0a48 	vmov.f32	s0, s16
 80046ea:	4628      	mov	r0, r5
 80046ec:	f000 f9fe 	bl	8004aec <pidInit>
	pidInit(&pidYaw, 0, PID_Yaw_Kp, PID_Yaw_Ki, PID_Yaw_Kd, 0.002);
 80046f0:	4b4f      	ldr	r3, [pc, #316]	; (8004830 <PIDControl_Init+0x19c>)
 80046f2:	edd3 1a00 	vldr	s3, [r3]
 80046f6:	4b4f      	ldr	r3, [pc, #316]	; (8004834 <PIDControl_Init+0x1a0>)
 80046f8:	ed93 1a00 	vldr	s2, [r3]
 80046fc:	4b4e      	ldr	r3, [pc, #312]	; (8004838 <PIDControl_Init+0x1a4>)
 80046fe:	eeb0 2a68 	vmov.f32	s4, s17
 8004702:	edd3 0a00 	vldr	s1, [r3]
 8004706:	eeb0 0a48 	vmov.f32	s0, s16
 800470a:	4620      	mov	r0, r4
 800470c:	f000 f9ee 	bl	8004aec <pidInit>
	pidInit(&pidThrust, 0, PID_Thrust_Kp, PID_Thrust_Ki, PID_Thrust_Kd, 0.002);
 8004710:	4b4a      	ldr	r3, [pc, #296]	; (800483c <PIDControl_Init+0x1a8>)
 8004712:	484b      	ldr	r0, [pc, #300]	; (8004840 <PIDControl_Init+0x1ac>)
 8004714:	edd3 1a00 	vldr	s3, [r3]
 8004718:	4b4a      	ldr	r3, [pc, #296]	; (8004844 <PIDControl_Init+0x1b0>)
 800471a:	ed93 1a00 	vldr	s2, [r3]
 800471e:	4b4a      	ldr	r3, [pc, #296]	; (8004848 <PIDControl_Init+0x1b4>)
 8004720:	eeb0 2a68 	vmov.f32	s4, s17
 8004724:	edd3 0a00 	vldr	s1, [r3]
 8004728:	eeb0 0a48 	vmov.f32	s0, s16
 800472c:	f000 f9de 	bl	8004aec <pidInit>
	pidSetIntegralLimit(&pidRoll, PID_Roll_integration_limit, -PID_Roll_integration_limit);
 8004730:	eef0 0a69 	vmov.f32	s1, s19
 8004734:	eeb0 0a49 	vmov.f32	s0, s18
 8004738:	4630      	mov	r0, r6
 800473a:	f000 fa5f 	bl	8004bfc <pidSetIntegralLimit>
	pidSetIntegralLimit(&pidPitch, PID_Pitch_integration_limit, -PID_Pitch_integration_limit);
 800473e:	eef0 0a69 	vmov.f32	s1, s19
 8004742:	eeb0 0a49 	vmov.f32	s0, s18
 8004746:	4628      	mov	r0, r5
 8004748:	f000 fa58 	bl	8004bfc <pidSetIntegralLimit>
	pidSetIntegralLimit(&pidYaw, PID_Yaw_integration_limit, -PID_Yaw_integration_limit);
 800474c:	4620      	mov	r0, r4
 800474e:	eddf 0a3f 	vldr	s1, [pc, #252]	; 800484c <PIDControl_Init+0x1b8>
 8004752:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 8004850 <PIDControl_Init+0x1bc>

	pidInit(&pidRollRate, 0, PID_Roll_Rate_Kp, PID_Roll_Rate_Ki, PID_Roll_Rate_Kd, 0.002);
 8004756:	4e3f      	ldr	r6, [pc, #252]	; (8004854 <PIDControl_Init+0x1c0>)
	pidInit(&pidPitchRate, 0, PID_Pitch_Rate_Kp, PID_Pitch_Rate_Ki, PID_Pitch_Rate_Kd, 0.002);
 8004758:	4d3f      	ldr	r5, [pc, #252]	; (8004858 <PIDControl_Init+0x1c4>)
	pidInit(&pidYawRate, 0, PID_Yaw_Rate_Kp, PID_Yaw_Rate_Ki, PID_Yaw_Rate_Kd, 0.002);
 800475a:	4c40      	ldr	r4, [pc, #256]	; (800485c <PIDControl_Init+0x1c8>)
	pidSetIntegralLimit(&pidYaw, PID_Yaw_integration_limit, -PID_Yaw_integration_limit);
 800475c:	f000 fa4e 	bl	8004bfc <pidSetIntegralLimit>
	pidInit(&pidRollRate, 0, PID_Roll_Rate_Kp, PID_Roll_Rate_Ki, PID_Roll_Rate_Kd, 0.002);
 8004760:	4b3f      	ldr	r3, [pc, #252]	; (8004860 <PIDControl_Init+0x1cc>)
 8004762:	edd3 1a00 	vldr	s3, [r3]
 8004766:	4b3f      	ldr	r3, [pc, #252]	; (8004864 <PIDControl_Init+0x1d0>)
 8004768:	ed93 1a00 	vldr	s2, [r3]
 800476c:	4b3e      	ldr	r3, [pc, #248]	; (8004868 <PIDControl_Init+0x1d4>)
 800476e:	eeb0 2a68 	vmov.f32	s4, s17
 8004772:	edd3 0a00 	vldr	s1, [r3]
 8004776:	eeb0 0a48 	vmov.f32	s0, s16
 800477a:	4630      	mov	r0, r6
 800477c:	f000 f9b6 	bl	8004aec <pidInit>
	pidInit(&pidPitchRate, 0, PID_Pitch_Rate_Kp, PID_Pitch_Rate_Ki, PID_Pitch_Rate_Kd, 0.002);
 8004780:	4b3a      	ldr	r3, [pc, #232]	; (800486c <PIDControl_Init+0x1d8>)
 8004782:	edd3 1a00 	vldr	s3, [r3]
 8004786:	4b3a      	ldr	r3, [pc, #232]	; (8004870 <PIDControl_Init+0x1dc>)
 8004788:	ed93 1a00 	vldr	s2, [r3]
 800478c:	4b39      	ldr	r3, [pc, #228]	; (8004874 <PIDControl_Init+0x1e0>)
 800478e:	eeb0 2a68 	vmov.f32	s4, s17
 8004792:	edd3 0a00 	vldr	s1, [r3]
 8004796:	eeb0 0a48 	vmov.f32	s0, s16
 800479a:	4628      	mov	r0, r5
 800479c:	f000 f9a6 	bl	8004aec <pidInit>
	pidInit(&pidYawRate, 0, PID_Yaw_Rate_Kp, PID_Yaw_Rate_Ki, PID_Yaw_Rate_Kd, 0.002);
 80047a0:	4b35      	ldr	r3, [pc, #212]	; (8004878 <PIDControl_Init+0x1e4>)
 80047a2:	edd3 1a00 	vldr	s3, [r3]
 80047a6:	4b35      	ldr	r3, [pc, #212]	; (800487c <PIDControl_Init+0x1e8>)
 80047a8:	ed93 1a00 	vldr	s2, [r3]
 80047ac:	4b34      	ldr	r3, [pc, #208]	; (8004880 <PIDControl_Init+0x1ec>)
 80047ae:	eeb0 2a68 	vmov.f32	s4, s17
 80047b2:	eeb0 0a48 	vmov.f32	s0, s16
	pidSetIntegralLimit(&pidRollRate, PID_Roll_Rate_integration_limit, -PID_Roll_Rate_integration_limit);
 80047b6:	eddf 8a33 	vldr	s17, [pc, #204]	; 8004884 <PIDControl_Init+0x1f0>
 80047ba:	ed9f 8a33 	vldr	s16, [pc, #204]	; 8004888 <PIDControl_Init+0x1f4>
	pidInit(&pidYawRate, 0, PID_Yaw_Rate_Kp, PID_Yaw_Rate_Ki, PID_Yaw_Rate_Kd, 0.002);
 80047be:	edd3 0a00 	vldr	s1, [r3]
 80047c2:	4620      	mov	r0, r4
 80047c4:	f000 f992 	bl	8004aec <pidInit>
	pidSetIntegralLimit(&pidRollRate, PID_Roll_Rate_integration_limit, -PID_Roll_Rate_integration_limit);
 80047c8:	eef0 0a68 	vmov.f32	s1, s17
 80047cc:	eeb0 0a48 	vmov.f32	s0, s16
 80047d0:	4630      	mov	r0, r6
 80047d2:	f000 fa13 	bl	8004bfc <pidSetIntegralLimit>
	pidSetIntegralLimit(&pidPitchRate, PID_Pitch_Rate_integration_limit, -PID_Pitch_Rate_integration_limit);
 80047d6:	eef0 0a68 	vmov.f32	s1, s17
 80047da:	eeb0 0a48 	vmov.f32	s0, s16
 80047de:	4628      	mov	r0, r5
 80047e0:	f000 fa0c 	bl	8004bfc <pidSetIntegralLimit>
	pidSetIntegralLimit(&pidYawRate, PID_Yaw_Rate_integration_limit, -PID_Yaw_Rate_integration_limit);

}
 80047e4:	ecbd 8b04 	vpop	{d8-d9}
	pidSetIntegralLimit(&pidYawRate, PID_Yaw_Rate_integration_limit, -PID_Yaw_Rate_integration_limit);
 80047e8:	4620      	mov	r0, r4
 80047ea:	eddf 0a28 	vldr	s1, [pc, #160]	; 800488c <PIDControl_Init+0x1f8>
 80047ee:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8004890 <PIDControl_Init+0x1fc>
}
 80047f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	pidSetIntegralLimit(&pidYawRate, PID_Yaw_Rate_integration_limit, -PID_Yaw_Rate_integration_limit);
 80047f6:	f000 ba01 	b.w	8004bfc <pidSetIntegralLimit>
 80047fa:	bf00      	nop
 80047fc:	20000028 	.word	0x20000028
 8004800:	20000d0c 	.word	0x20000d0c
 8004804:	2000002c 	.word	0x2000002c
 8004808:	20000dc8 	.word	0x20000dc8
 800480c:	20000030 	.word	0x20000030
 8004810:	20000e24 	.word	0x20000e24
 8004814:	3b03126f 	.word	0x3b03126f
 8004818:	00000000 	.word	0x00000000
 800481c:	c3480000 	.word	0xc3480000
 8004820:	43480000 	.word	0x43480000
 8004824:	20000014 	.word	0x20000014
 8004828:	20000018 	.word	0x20000018
 800482c:	2000001c 	.word	0x2000001c
 8004830:	20000048 	.word	0x20000048
 8004834:	20000294 	.word	0x20000294
 8004838:	2000004c 	.word	0x2000004c
 800483c:	2000003c 	.word	0x2000003c
 8004840:	20000d6c 	.word	0x20000d6c
 8004844:	20000040 	.word	0x20000040
 8004848:	20000044 	.word	0x20000044
 800484c:	c3b40000 	.word	0xc3b40000
 8004850:	43b40000 	.word	0x43b40000
 8004854:	20000df4 	.word	0x20000df4
 8004858:	20000d9c 	.word	0x20000d9c
 800485c:	20000d40 	.word	0x20000d40
 8004860:	20000034 	.word	0x20000034
 8004864:	20000290 	.word	0x20000290
 8004868:	20000038 	.word	0x20000038
 800486c:	20000020 	.word	0x20000020
 8004870:	2000028c 	.word	0x2000028c
 8004874:	20000024 	.word	0x20000024
 8004878:	20000050 	.word	0x20000050
 800487c:	20000054 	.word	0x20000054
 8004880:	20000058 	.word	0x20000058
 8004884:	c35e0000 	.word	0xc35e0000
 8004888:	435e0000 	.word	0x435e0000
 800488c:	c326b333 	.word	0xc326b333
 8004890:	4326b333 	.word	0x4326b333

08004894 <PIDThrustControl>:
int16_t PIDThrustControl(int ThrustIn, float ThrustDesired)
{
 8004894:	b510      	push	{r4, lr}
	pidSetdesired(&pidThrust, ThrustDesired);
 8004896:	4c0c      	ldr	r4, [pc, #48]	; (80048c8 <PIDThrustControl+0x34>)
{
 8004898:	ed2d 8b02 	vpush	{d8}
 800489c:	ee08 0a10 	vmov	s16, r0
	pidSetdesired(&pidThrust, ThrustDesired);
 80048a0:	4620      	mov	r0, r4
 80048a2:	f000 f9b0 	bl	8004c06 <pidSetdesired>
	ThrustOut = pidUpdate(&pidThrust, (float)ThrustIn);
 80048a6:	eeb8 0ac8 	vcvt.f32.s32	s0, s16
 80048aa:	4620      	mov	r0, r4
 80048ac:	f000 f96e 	bl	8004b8c <pidUpdate>
 80048b0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	ThrustOut = -ThrustOut;
	return ThrustOut;

}
 80048b4:	ecbd 8b02 	vpop	{d8}
	ThrustOut = -ThrustOut;
 80048b8:	ee10 3a10 	vmov	r3, s0
 80048bc:	4258      	negs	r0, r3
 80048be:	4b03      	ldr	r3, [pc, #12]	; (80048cc <PIDThrustControl+0x38>)
 80048c0:	b200      	sxth	r0, r0
 80048c2:	8018      	strh	r0, [r3, #0]
}
 80048c4:	bd10      	pop	{r4, pc}
 80048c6:	bf00      	nop
 80048c8:	20000d6c 	.word	0x20000d6c
 80048cc:	20000e20 	.word	0x20000e20

080048d0 <PIDAttitudeControl>:

void PIDAttitudeControl(
		float RollIn, float PitchIn, float YawIn,
		float RollDesired, float PitchDesired, float YawDesired,
		float* RollRateDesired, float* PitchRateDesired, float* YawRateDesired)
{
 80048d0:	b570      	push	{r4, r5, r6, lr}
 80048d2:	4606      	mov	r6, r0
 80048d4:	ed2d 8b06 	vpush	{d8-d10}
	pidSetdesired(&pidRoll, RollDesired);
 80048d8:	4824      	ldr	r0, [pc, #144]	; (800496c <PIDAttitudeControl+0x9c>)
{
 80048da:	eeb0 aa40 	vmov.f32	s20, s0
	pidSetdesired(&pidRoll, RollDesired);
 80048de:	eeb0 0a61 	vmov.f32	s0, s3
{
 80048e2:	eeb0 9a60 	vmov.f32	s18, s1
 80048e6:	eef0 8a41 	vmov.f32	s17, s2
 80048ea:	eef0 9a42 	vmov.f32	s19, s4
 80048ee:	eeb0 8a62 	vmov.f32	s16, s5
 80048f2:	460d      	mov	r5, r1
 80048f4:	4614      	mov	r4, r2
	pidSetdesired(&pidRoll, RollDesired);
 80048f6:	f000 f986 	bl	8004c06 <pidSetdesired>
	*RollRateDesired = pidUpdate(&pidRoll, RollIn);
 80048fa:	481c      	ldr	r0, [pc, #112]	; (800496c <PIDAttitudeControl+0x9c>)
 80048fc:	eeb0 0a4a 	vmov.f32	s0, s20
 8004900:	f000 f944 	bl	8004b8c <pidUpdate>

	pidSetdesired(&pidPitch, PitchDesired);
 8004904:	481a      	ldr	r0, [pc, #104]	; (8004970 <PIDAttitudeControl+0xa0>)
	*RollRateDesired = pidUpdate(&pidRoll, RollIn);
 8004906:	ed86 0a00 	vstr	s0, [r6]
	pidSetdesired(&pidPitch, PitchDesired);
 800490a:	eeb0 0a69 	vmov.f32	s0, s19
 800490e:	f000 f97a 	bl	8004c06 <pidSetdesired>
	*PitchRateDesired = pidUpdate(&pidPitch, PitchIn);
 8004912:	eeb0 0a49 	vmov.f32	s0, s18
 8004916:	4816      	ldr	r0, [pc, #88]	; (8004970 <PIDAttitudeControl+0xa0>)
 8004918:	f000 f938 	bl	8004b8c <pidUpdate>

	float yawError;
	yawError = YawDesired - YawIn;
	if(yawError > 180) yawError -=360;
 800491c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8004974 <PIDAttitudeControl+0xa4>
	*PitchRateDesired = pidUpdate(&pidPitch, PitchIn);
 8004920:	ed85 0a00 	vstr	s0, [r5]
	yawError = YawDesired - YawIn;
 8004924:	ee38 0a68 	vsub.f32	s0, s16, s17
	if(yawError > 180) yawError -=360;
 8004928:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800492c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004930:	dd10      	ble.n	8004954 <PIDAttitudeControl+0x84>
 8004932:	eddf 7a11 	vldr	s15, [pc, #68]	; 8004978 <PIDAttitudeControl+0xa8>
 8004936:	ee30 0a67 	vsub.f32	s0, s0, s15
	else if (yawError < -180) yawError += 360;

	pidSetdesired(&pidYaw, yawError);
 800493a:	4810      	ldr	r0, [pc, #64]	; (800497c <PIDAttitudeControl+0xac>)
 800493c:	f000 f963 	bl	8004c06 <pidSetdesired>
	*YawRateDesired = pidUpdate(&pidYaw, YawIn);
 8004940:	eeb0 0a68 	vmov.f32	s0, s17
 8004944:	480d      	ldr	r0, [pc, #52]	; (800497c <PIDAttitudeControl+0xac>)
 8004946:	f000 f921 	bl	8004b8c <pidUpdate>

}
 800494a:	ecbd 8b06 	vpop	{d8-d10}
	*YawRateDesired = pidUpdate(&pidYaw, YawIn);
 800494e:	ed84 0a00 	vstr	s0, [r4]
}
 8004952:	bd70      	pop	{r4, r5, r6, pc}
	else if (yawError < -180) yawError += 360;
 8004954:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8004980 <PIDAttitudeControl+0xb0>
 8004958:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800495c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004960:	bf44      	itt	mi
 8004962:	eddf 7a05 	vldrmi	s15, [pc, #20]	; 8004978 <PIDAttitudeControl+0xa8>
 8004966:	ee30 0a27 	vaddmi.f32	s0, s0, s15
 800496a:	e7e6      	b.n	800493a <PIDAttitudeControl+0x6a>
 800496c:	20000d0c 	.word	0x20000d0c
 8004970:	20000dc8 	.word	0x20000dc8
 8004974:	43340000 	.word	0x43340000
 8004978:	43b40000 	.word	0x43b40000
 800497c:	20000e24 	.word	0x20000e24
 8004980:	c3340000 	.word	0xc3340000

08004984 <PIDdtSet>:
	pidReset(&pidYawRate);
}


void PIDdtSet(float dt)
{
 8004984:	b508      	push	{r3, lr}
	pidSetDt(&pidRoll, dt);
 8004986:	4812      	ldr	r0, [pc, #72]	; (80049d0 <PIDdtSet+0x4c>)
{
 8004988:	ed2d 8b02 	vpush	{d8}
 800498c:	eeb0 8a40 	vmov.f32	s16, s0
	pidSetDt(&pidRoll, dt);
 8004990:	f000 f93c 	bl	8004c0c <pidSetDt>
	pidSetDt(&pidRollRate, dt);
 8004994:	eeb0 0a48 	vmov.f32	s0, s16
 8004998:	480e      	ldr	r0, [pc, #56]	; (80049d4 <PIDdtSet+0x50>)
 800499a:	f000 f937 	bl	8004c0c <pidSetDt>
	pidSetDt(&pidPitch, dt);
 800499e:	eeb0 0a48 	vmov.f32	s0, s16
 80049a2:	480d      	ldr	r0, [pc, #52]	; (80049d8 <PIDdtSet+0x54>)
 80049a4:	f000 f932 	bl	8004c0c <pidSetDt>
	pidSetDt(&pidPitchRate, dt);
 80049a8:	eeb0 0a48 	vmov.f32	s0, s16
 80049ac:	480b      	ldr	r0, [pc, #44]	; (80049dc <PIDdtSet+0x58>)
 80049ae:	f000 f92d 	bl	8004c0c <pidSetDt>
	pidSetDt(&pidYaw, dt);
 80049b2:	eeb0 0a48 	vmov.f32	s0, s16
 80049b6:	480a      	ldr	r0, [pc, #40]	; (80049e0 <PIDdtSet+0x5c>)
 80049b8:	f000 f928 	bl	8004c0c <pidSetDt>
	pidSetDt(&pidYawRate, dt);
 80049bc:	eeb0 0a48 	vmov.f32	s0, s16
}
 80049c0:	ecbd 8b02 	vpop	{d8}
	pidSetDt(&pidYawRate, dt);
 80049c4:	4807      	ldr	r0, [pc, #28]	; (80049e4 <PIDdtSet+0x60>)
}
 80049c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	pidSetDt(&pidYawRate, dt);
 80049ca:	f000 b91f 	b.w	8004c0c <pidSetDt>
 80049ce:	bf00      	nop
 80049d0:	20000d0c 	.word	0x20000d0c
 80049d4:	20000df4 	.word	0x20000df4
 80049d8:	20000dc8 	.word	0x20000dc8
 80049dc:	20000d9c 	.word	0x20000d9c
 80049e0:	20000e24 	.word	0x20000e24
 80049e4:	20000d40 	.word	0x20000d40

080049e8 <PIDControlOut>:
}


void PIDControlOut(int16_t* Roll, int16_t* Pitch, int16_t* Yaw)
{
	*Roll = rollOutput;
 80049e8:	4b06      	ldr	r3, [pc, #24]	; (8004a04 <PIDControlOut+0x1c>)
 80049ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80049ee:	8003      	strh	r3, [r0, #0]
	*Pitch = pitchOutput;
 80049f0:	4b05      	ldr	r3, [pc, #20]	; (8004a08 <PIDControlOut+0x20>)
 80049f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80049f6:	800b      	strh	r3, [r1, #0]
	*Yaw = yawOutput;
 80049f8:	4b04      	ldr	r3, [pc, #16]	; (8004a0c <PIDControlOut+0x24>)
 80049fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80049fe:	8013      	strh	r3, [r2, #0]
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	20000d98 	.word	0x20000d98
 8004a08:	20000d3c 	.word	0x20000d3c
 8004a0c:	20000d3a 	.word	0x20000d3a

08004a10 <saturateSignedInt16>:


int16_t saturateSignedInt16(float in)
{
  // don't use INT16_MIN, because later we may negate it, which won't work for that value.
  if (in > INT16_MAX)
 8004a10:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8004a48 <saturateSignedInt16+0x38>
 8004a14:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8004a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8004a1c:	b082      	sub	sp, #8
  if (in > INT16_MAX)
 8004a1e:	dc0e      	bgt.n	8004a3e <saturateSignedInt16+0x2e>
    return INT16_MAX;
  else if (in < -INT16_MAX)
 8004a20:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8004a4c <saturateSignedInt16+0x3c>
 8004a24:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8004a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a2c:	d40a      	bmi.n	8004a44 <saturateSignedInt16+0x34>
    return -INT16_MAX;
  else
    return (int16_t)in;
 8004a2e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004a32:	edcd 7a01 	vstr	s15, [sp, #4]
 8004a36:	f9bd 0004 	ldrsh.w	r0, [sp, #4]
}
 8004a3a:	b002      	add	sp, #8
 8004a3c:	4770      	bx	lr
    return INT16_MAX;
 8004a3e:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8004a42:	e7fa      	b.n	8004a3a <saturateSignedInt16+0x2a>
    return -INT16_MAX;
 8004a44:	4802      	ldr	r0, [pc, #8]	; (8004a50 <saturateSignedInt16+0x40>)
 8004a46:	e7f8      	b.n	8004a3a <saturateSignedInt16+0x2a>
 8004a48:	46fffe00 	.word	0x46fffe00
 8004a4c:	c6fffe00 	.word	0xc6fffe00
 8004a50:	ffff8001 	.word	0xffff8001

08004a54 <PIDRateControl>:
{
 8004a54:	b510      	push	{r4, lr}
	pidSetdesired(&pidRollRate, RollRateDesired);
 8004a56:	4c1f      	ldr	r4, [pc, #124]	; (8004ad4 <PIDRateControl+0x80>)
{
 8004a58:	ed2d 8b06 	vpush	{d8-d10}
	pidSetdesired(&pidRollRate, RollRateDesired);
 8004a5c:	4620      	mov	r0, r4
{
 8004a5e:	eeb0 aa40 	vmov.f32	s20, s0
	pidSetdesired(&pidRollRate, RollRateDesired);
 8004a62:	eeb0 0a61 	vmov.f32	s0, s3
{
 8004a66:	eeb0 9a60 	vmov.f32	s18, s1
 8004a6a:	eeb0 8a41 	vmov.f32	s16, s2
 8004a6e:	eef0 9a42 	vmov.f32	s19, s4
 8004a72:	eef0 8a62 	vmov.f32	s17, s5
	pidSetdesired(&pidRollRate, RollRateDesired);
 8004a76:	f000 f8c6 	bl	8004c06 <pidSetdesired>
	rollOutput = saturateSignedInt16(pidUpdateRate(&pidRollRate, RollRateIn, 1));
 8004a7a:	2101      	movs	r1, #1
 8004a7c:	4620      	mov	r0, r4
 8004a7e:	eeb0 0a4a 	vmov.f32	s0, s20
 8004a82:	f000 f84b 	bl	8004b1c <pidUpdateRate>
 8004a86:	f7ff ffc3 	bl	8004a10 <saturateSignedInt16>
	pidSetdesired(&pidPitchRate, PitchRateDesired);
 8004a8a:	4c13      	ldr	r4, [pc, #76]	; (8004ad8 <PIDRateControl+0x84>)
	rollOutput = saturateSignedInt16(pidUpdateRate(&pidRollRate, RollRateIn, 1));
 8004a8c:	4b13      	ldr	r3, [pc, #76]	; (8004adc <PIDRateControl+0x88>)
	pidSetdesired(&pidPitchRate, PitchRateDesired);
 8004a8e:	eeb0 0a69 	vmov.f32	s0, s19
	rollOutput = saturateSignedInt16(pidUpdateRate(&pidRollRate, RollRateIn, 1));
 8004a92:	8018      	strh	r0, [r3, #0]
	pidSetdesired(&pidPitchRate, PitchRateDesired);
 8004a94:	4620      	mov	r0, r4
 8004a96:	f000 f8b6 	bl	8004c06 <pidSetdesired>
	pitchOutput = saturateSignedInt16(pidUpdateRate(&pidPitchRate, PitchRateIn, 2));
 8004a9a:	2102      	movs	r1, #2
 8004a9c:	4620      	mov	r0, r4
 8004a9e:	eeb0 0a49 	vmov.f32	s0, s18
 8004aa2:	f000 f83b 	bl	8004b1c <pidUpdateRate>
 8004aa6:	f7ff ffb3 	bl	8004a10 <saturateSignedInt16>
	pidSetdesired(&pidYawRate, YawRateDesired);
 8004aaa:	4c0d      	ldr	r4, [pc, #52]	; (8004ae0 <PIDRateControl+0x8c>)
	pitchOutput = saturateSignedInt16(pidUpdateRate(&pidPitchRate, PitchRateIn, 2));
 8004aac:	4b0d      	ldr	r3, [pc, #52]	; (8004ae4 <PIDRateControl+0x90>)
	pidSetdesired(&pidYawRate, YawRateDesired);
 8004aae:	eeb0 0a68 	vmov.f32	s0, s17
	pitchOutput = saturateSignedInt16(pidUpdateRate(&pidPitchRate, PitchRateIn, 2));
 8004ab2:	8018      	strh	r0, [r3, #0]
	pidSetdesired(&pidYawRate, YawRateDesired);
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f000 f8a6 	bl	8004c06 <pidSetdesired>
	yawOutput = saturateSignedInt16(pidUpdateRate(&pidYawRate, YawRateIn, 3));
 8004aba:	2103      	movs	r1, #3
 8004abc:	eeb0 0a48 	vmov.f32	s0, s16
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f000 f82b 	bl	8004b1c <pidUpdateRate>
 8004ac6:	f7ff ffa3 	bl	8004a10 <saturateSignedInt16>
}
 8004aca:	ecbd 8b06 	vpop	{d8-d10}
	yawOutput = saturateSignedInt16(pidUpdateRate(&pidYawRate, YawRateIn, 3));
 8004ace:	4b06      	ldr	r3, [pc, #24]	; (8004ae8 <PIDRateControl+0x94>)
 8004ad0:	8018      	strh	r0, [r3, #0]
}
 8004ad2:	bd10      	pop	{r4, pc}
 8004ad4:	20000df4 	.word	0x20000df4
 8004ad8:	20000d9c 	.word	0x20000d9c
 8004adc:	20000d98 	.word	0x20000d98
 8004ae0:	20000d40 	.word	0x20000d40
 8004ae4:	20000d3c 	.word	0x20000d3c
 8004ae8:	20000d3a 	.word	0x20000d3a

08004aec <pidInit>:



void pidInit(PIDOb* pid, const float desired, const float kp, const float ki, const float kd, const float dt)
{
	pid->error = 0;
 8004aec:	2300      	movs	r3, #0
 8004aee:	6043      	str	r3, [r0, #4]
	pid->preverror = 0;
 8004af0:	6003      	str	r3, [r0, #0]
	pid->integ = 0;
 8004af2:	60c3      	str	r3, [r0, #12]
	pid->deriv = 0;
 8004af4:	6103      	str	r3, [r0, #16]
	pid->kp = kp;
	pid->ki = ki;
	pid->kd = kd;
	pid->desired = desired;
	pid->iLimitH = 2000.0;
 8004af6:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <pidInit+0x28>)
 8004af8:	6203      	str	r3, [r0, #32]
	pid->iLimitL = -2000.0;
 8004afa:	4b07      	ldr	r3, [pc, #28]	; (8004b18 <pidInit+0x2c>)
	pid->kp = kp;
 8004afc:	edc0 0a05 	vstr	s1, [r0, #20]
	pid->ki = ki;
 8004b00:	ed80 1a06 	vstr	s2, [r0, #24]
	pid->kd = kd;
 8004b04:	edc0 1a07 	vstr	s3, [r0, #28]
	pid->desired = desired;
 8004b08:	ed80 0a02 	vstr	s0, [r0, #8]
	pid->iLimitL = -2000.0;
 8004b0c:	6243      	str	r3, [r0, #36]	; 0x24
	pid->dt = dt;
 8004b0e:	ed80 2a0a 	vstr	s4, [r0, #40]	; 0x28
 8004b12:	4770      	bx	lr
 8004b14:	44fa0000 	.word	0x44fa0000
 8004b18:	c4fa0000 	.word	0xc4fa0000

08004b1c <pidUpdateRate>:

float pidUpdateRate(PIDOb* pid, float measured, int target)
{
	float output;

	pid->error = pid->desired - measured;
 8004b1c:	edd0 7a02 	vldr	s15, [r0, #8]


	Filter_Err = Err;
	pid->error = Err;*/

	pid->integ += pid->error * pid->dt;
 8004b20:	ed90 7a03 	vldr	s14, [r0, #12]
 8004b24:	ed90 6a0a 	vldr	s12, [r0, #40]	; 0x28

	if(pid->integ > pid->iLimitH)
 8004b28:	edd0 6a08 	vldr	s13, [r0, #32]
	pid->error = pid->desired - measured;
 8004b2c:	ee77 7ac0 	vsub.f32	s15, s15, s0
	pid->integ += pid->error * pid->dt;
 8004b30:	eea7 7a86 	vfma.f32	s14, s15, s12
	pid->error = pid->desired - measured;
 8004b34:	edc0 7a01 	vstr	s15, [r0, #4]
	if(pid->integ > pid->iLimitH)
 8004b38:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8004b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integ += pid->error * pid->dt;
 8004b40:	ed80 7a03 	vstr	s14, [r0, #12]
	if(pid->integ > pid->iLimitH)
 8004b44:	dd02      	ble.n	8004b4c <pidUpdateRate+0x30>
		pid->integ = pid->iLimitH;
	else if(pid->integ < pid->iLimitL)
		pid->integ = pid->iLimitL;
 8004b46:	edc0 6a03 	vstr	s13, [r0, #12]
 8004b4a:	e006      	b.n	8004b5a <pidUpdateRate+0x3e>
	else if(pid->integ < pid->iLimitL)
 8004b4c:	edd0 6a09 	vldr	s13, [r0, #36]	; 0x24
 8004b50:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8004b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b58:	d4f5      	bmi.n	8004b46 <pidUpdateRate+0x2a>



	pid->deriv = (pid->error - pid->preverror) / pid->dt;
 8004b5a:	ed90 7a00 	vldr	s14, [r0]



	output = (pid->kp * pid->error) + (pid->ki * pid->integ) + (pid->kd * pid->deriv);
 8004b5e:	ed90 0a06 	vldr	s0, [r0, #24]

	pid->preverror = pid->error;
 8004b62:	edc0 7a00 	vstr	s15, [r0]
	pid->deriv = (pid->error - pid->preverror) / pid->dt;
 8004b66:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004b6a:	eec7 6a06 	vdiv.f32	s13, s14, s12
	output = (pid->kp * pid->error) + (pid->ki * pid->integ) + (pid->kd * pid->deriv);
 8004b6e:	ed90 7a03 	vldr	s14, [r0, #12]
	pid->deriv = (pid->error - pid->preverror) / pid->dt;
 8004b72:	edc0 6a04 	vstr	s13, [r0, #16]
	output = (pid->kp * pid->error) + (pid->ki * pid->integ) + (pid->kd * pid->deriv);
 8004b76:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004b7a:	ed90 7a05 	vldr	s14, [r0, #20]
 8004b7e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8004b82:	ed90 7a07 	vldr	s14, [r0, #28]

	return output;
}
 8004b86:	eea6 0a87 	vfma.f32	s0, s13, s14
 8004b8a:	4770      	bx	lr

08004b8c <pidUpdate>:

float pidUpdate(PIDOb* pid, float measured)
{
	float output;

	pid->error = pid->desired - measured;
 8004b8c:	edd0 7a02 	vldr	s15, [r0, #8]

	pid->integ += pid->error * pid->dt;
 8004b90:	ed90 7a03 	vldr	s14, [r0, #12]
 8004b94:	ed90 6a0a 	vldr	s12, [r0, #40]	; 0x28

	if(pid->integ > pid->iLimitH)
 8004b98:	edd0 6a08 	vldr	s13, [r0, #32]
	pid->error = pid->desired - measured;
 8004b9c:	ee77 7ac0 	vsub.f32	s15, s15, s0
	pid->integ += pid->error * pid->dt;
 8004ba0:	eea7 7a86 	vfma.f32	s14, s15, s12
	pid->error = pid->desired - measured;
 8004ba4:	edc0 7a01 	vstr	s15, [r0, #4]
	if(pid->integ > pid->iLimitH)
 8004ba8:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8004bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integ += pid->error * pid->dt;
 8004bb0:	ed80 7a03 	vstr	s14, [r0, #12]
	if(pid->integ > pid->iLimitH)
 8004bb4:	dd02      	ble.n	8004bbc <pidUpdate+0x30>
		pid->integ = pid->iLimitH;
	else if(pid->integ < pid->iLimitL)
		pid->integ = pid->iLimitL;
 8004bb6:	edc0 6a03 	vstr	s13, [r0, #12]
 8004bba:	e006      	b.n	8004bca <pidUpdate+0x3e>
	else if(pid->integ < pid->iLimitL)
 8004bbc:	edd0 6a09 	vldr	s13, [r0, #36]	; 0x24
 8004bc0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8004bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bc8:	d4f5      	bmi.n	8004bb6 <pidUpdate+0x2a>

	pid->deriv = (pid->error - pid->preverror) / pid->dt;
 8004bca:	ed90 7a00 	vldr	s14, [r0]

	output = (pid->kp * pid->error) + (pid->ki * pid->integ) + (pid->kd * pid->deriv);
 8004bce:	ed90 0a06 	vldr	s0, [r0, #24]

	pid->preverror = pid->error;
 8004bd2:	edc0 7a00 	vstr	s15, [r0]
	pid->deriv = (pid->error - pid->preverror) / pid->dt;
 8004bd6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8004bda:	eec7 6a06 	vdiv.f32	s13, s14, s12
	output = (pid->kp * pid->error) + (pid->ki * pid->integ) + (pid->kd * pid->deriv);
 8004bde:	ed90 7a03 	vldr	s14, [r0, #12]
	pid->deriv = (pid->error - pid->preverror) / pid->dt;
 8004be2:	edc0 6a04 	vstr	s13, [r0, #16]
	output = (pid->kp * pid->error) + (pid->ki * pid->integ) + (pid->kd * pid->deriv);
 8004be6:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004bea:	ed90 7a05 	vldr	s14, [r0, #20]
 8004bee:	eea7 0a87 	vfma.f32	s0, s15, s14
 8004bf2:	ed90 7a07 	vldr	s14, [r0, #28]

	return output;
}
 8004bf6:	eea6 0a87 	vfma.f32	s0, s13, s14
 8004bfa:	4770      	bx	lr

08004bfc <pidSetIntegralLimit>:


void pidSetIntegralLimit(PIDOb* pid, const float LimitH, const float LimitL)
{
	pid->iLimitH = LimitH;
 8004bfc:	ed80 0a08 	vstr	s0, [r0, #32]
	pid->iLimitL = LimitL;
 8004c00:	edc0 0a09 	vstr	s1, [r0, #36]	; 0x24
 8004c04:	4770      	bx	lr

08004c06 <pidSetdesired>:
}


void pidSetdesired(PIDOb* pid, float desired)
{
	pid->desired = desired;
 8004c06:	ed80 0a02 	vstr	s0, [r0, #8]
 8004c0a:	4770      	bx	lr

08004c0c <pidSetDt>:
}


void pidSetDt(PIDOb* pid, const float dt)
{
	pid->dt = dt;
 8004c0c:	ed80 0a0a 	vstr	s0, [r0, #40]	; 0x28
 8004c10:	4770      	bx	lr
	...

08004c14 <sensorcalcQ_mahony>:
  q3 *= recipNorm;
}


void sensorcalcQ_mahony(float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 8004c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  float recipNorm;
  float halfvx, halfvy, halfvz;
  float halfex, halfey, halfez;
  float qa, qb, qc;

  gx = gx * M_PI_F / 180.0f;
 8004c16:	eddf 7a86 	vldr	s15, [pc, #536]	; 8004e30 <sensorcalcQ_mahony+0x21c>
 8004c1a:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8004e34 <sensorcalcQ_mahony+0x220>
 8004c1e:	4e86      	ldr	r6, [pc, #536]	; (8004e38 <sensorcalcQ_mahony+0x224>)
 8004c20:	4c86      	ldr	r4, [pc, #536]	; (8004e3c <sensorcalcQ_mahony+0x228>)
 8004c22:	4f87      	ldr	r7, [pc, #540]	; (8004e40 <sensorcalcQ_mahony+0x22c>)
 8004c24:	4d87      	ldr	r5, [pc, #540]	; (8004e44 <sensorcalcQ_mahony+0x230>)
 8004c26:	ee20 0a27 	vmul.f32	s0, s0, s15
  gy = gy * M_PI_F / 180.0f;
 8004c2a:	ee60 0aa7 	vmul.f32	s1, s1, s15
  gz = gz * M_PI_F / 180.0f;
 8004c2e:	ee21 1a27 	vmul.f32	s2, s2, s15

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004c32:	eef5 1a40 	vcmp.f32	s3, #0.0
 8004c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
{
 8004c3a:	ed2d 8b08 	vpush	{d8-d11}
 8004c3e:	eeb0 ba61 	vmov.f32	s22, s3
 8004c42:	eef0 aa42 	vmov.f32	s21, s4
 8004c46:	eeb0 aa62 	vmov.f32	s20, s5
 8004c4a:	eef0 9a43 	vmov.f32	s19, s6
  gx = gx * M_PI_F / 180.0f;
 8004c4e:	eec0 8a07 	vdiv.f32	s17, s0, s14
  gy = gy * M_PI_F / 180.0f;
 8004c52:	ee80 8a87 	vdiv.f32	s16, s1, s14
  gz = gz * M_PI_F / 180.0f;
 8004c56:	ee81 9a07 	vdiv.f32	s18, s2, s14
  if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004c5a:	d109      	bne.n	8004c70 <sensorcalcQ_mahony+0x5c>
 8004c5c:	eeb5 2a40 	vcmp.f32	s4, #0.0
 8004c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c64:	d104      	bne.n	8004c70 <sensorcalcQ_mahony+0x5c>
 8004c66:	eef5 2a40 	vcmp.f32	s5, #0.0
 8004c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c6e:	d06f      	beq.n	8004d50 <sensorcalcQ_mahony+0x13c>
  {
    // Normalise accelerometer measurement
    recipNorm = sqrt(ax * ax + ay * ay + az * az);
 8004c70:	ee6a 7aaa 	vmul.f32	s15, s21, s21
 8004c74:	eeeb 7a0b 	vfma.f32	s15, s22, s22
 8004c78:	eeea 7a0a 	vfma.f32	s15, s20, s20
 8004c7c:	ee17 0a90 	vmov	r0, s15
 8004c80:	f7fb fc26 	bl	80004d0 <__aeabi_f2d>
 8004c84:	ec41 0b10 	vmov	d0, r0, r1
 8004c88:	f001 fb5a 	bl	8006340 <sqrt>
 8004c8c:	ec51 0b10 	vmov	r0, r1, d0
 8004c90:	f7fb ff6a 	bl	8000b68 <__aeabi_d2f>
 8004c94:	ee07 0a90 	vmov	s15, r0
    ax /= recipNorm;
    ay /= recipNorm;
    az /= recipNorm;
 8004c98:	ee8a 4a27 	vdiv.f32	s8, s20, s15
    halfex = (ay * halfvz - az * halfvy);
    halfey = (az * halfvx - ax * halfvz);
    halfez = (ax * halfvy - ay * halfvx);

    // Compute and apply integral feedback if enabled
    if(twoKi > 0.0f)
 8004c9c:	4b6a      	ldr	r3, [pc, #424]	; (8004e48 <sensorcalcQ_mahony+0x234>)
 8004c9e:	486b      	ldr	r0, [pc, #428]	; (8004e4c <sensorcalcQ_mahony+0x238>)
 8004ca0:	496b      	ldr	r1, [pc, #428]	; (8004e50 <sensorcalcQ_mahony+0x23c>)
 8004ca2:	2200      	movs	r2, #0
    ax /= recipNorm;
 8004ca4:	ee8b 5a27 	vdiv.f32	s10, s22, s15
    ay /= recipNorm;
 8004ca8:	eeca 4aa7 	vdiv.f32	s9, s21, s15
    halfvx = q1 * q3 - q0 * q2;
 8004cac:	ed94 6a00 	vldr	s12, [r4]
 8004cb0:	edd7 5a00 	vldr	s11, [r7]
 8004cb4:	edd5 6a00 	vldr	s13, [r5]
 8004cb8:	edd6 7a00 	vldr	s15, [r6]
 8004cbc:	ee26 7ae5 	vnmul.f32	s14, s13, s11
    halfvy = q0 * q1 + q2 * q3;
 8004cc0:	ee66 6a26 	vmul.f32	s13, s12, s13
    halfvx = q1 * q3 - q0 * q2;
 8004cc4:	eea7 7a86 	vfma.f32	s14, s15, s12
    halfvy = q0 * q1 + q2 * q3;
 8004cc8:	eee7 6aa5 	vfma.f32	s13, s15, s11
    halfvz = q0 * q0 - 0.5f + q3 * q3;
 8004ccc:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8004cd0:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8004cd4:	eee6 7a06 	vfma.f32	s15, s12, s12
    halfex = (ay * halfvz - az * halfvy);
 8004cd8:	ee26 6ac4 	vnmul.f32	s12, s13, s8
 8004cdc:	eea4 6aa7 	vfma.f32	s12, s9, s15
    halfey = (az * halfvx - ax * halfvz);
 8004ce0:	ee67 7ac5 	vnmul.f32	s15, s15, s10
 8004ce4:	eee4 7a07 	vfma.f32	s15, s8, s14
    halfez = (ax * halfvy - ay * halfvx);
 8004ce8:	ee27 7a64 	vnmul.f32	s14, s14, s9
 8004cec:	eea5 7a26 	vfma.f32	s14, s10, s13
    if(twoKi > 0.0f)
 8004cf0:	edd3 6a00 	vldr	s13, [r3]
 8004cf4:	4b57      	ldr	r3, [pc, #348]	; (8004e54 <sensorcalcQ_mahony+0x240>)
 8004cf6:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8004cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cfe:	f340 8092 	ble.w	8004e26 <sensorcalcQ_mahony+0x212>
    {
      integralFBx += twoKi * halfex * dt;  // integral error scaled by Ki
 8004d02:	ee66 5a26 	vmul.f32	s11, s12, s13
 8004d06:	edd0 4a00 	vldr	s9, [r0]
      integralFBy += twoKi * halfey * dt;
 8004d0a:	ed91 5a00 	vldr	s10, [r1]
      integralFBx += twoKi * halfex * dt;  // integral error scaled by Ki
 8004d0e:	eee5 4aa9 	vfma.f32	s9, s11, s19
      integralFBy += twoKi * halfey * dt;
 8004d12:	ee67 5aa6 	vmul.f32	s11, s15, s13
      integralFBz += twoKi * halfez * dt;
 8004d16:	ee67 6a26 	vmul.f32	s13, s14, s13
      integralFBy += twoKi * halfey * dt;
 8004d1a:	eea9 5aa5 	vfma.f32	s10, s19, s11
      integralFBz += twoKi * halfez * dt;
 8004d1e:	edd3 5a00 	vldr	s11, [r3]
      integralFBx += twoKi * halfex * dt;  // integral error scaled by Ki
 8004d22:	edc0 4a00 	vstr	s9, [r0]
      integralFBz += twoKi * halfez * dt;
 8004d26:	eee9 5aa6 	vfma.f32	s11, s19, s13
      gx += integralFBx;  // apply integral feedback
 8004d2a:	ee78 8aa4 	vadd.f32	s17, s17, s9
      gy += integralFBy;
 8004d2e:	ee38 8a05 	vadd.f32	s16, s16, s10
      gz += integralFBz;
 8004d32:	ee39 9a25 	vadd.f32	s18, s18, s11
      integralFBy += twoKi * halfey * dt;
 8004d36:	ed81 5a00 	vstr	s10, [r1]
      integralFBz += twoKi * halfez * dt;
 8004d3a:	edc3 5a00 	vstr	s11, [r3]
      integralFBy = 0.0f;
      integralFBz = 0.0f;
    }

    // Apply proportional feedback
    gx += twoKp * halfex;
 8004d3e:	4b46      	ldr	r3, [pc, #280]	; (8004e58 <sensorcalcQ_mahony+0x244>)
 8004d40:	edd3 6a00 	vldr	s13, [r3]
 8004d44:	eee6 8a26 	vfma.f32	s17, s12, s13
    gy += twoKp * halfey;
 8004d48:	eea7 8aa6 	vfma.f32	s16, s15, s13
    gz += twoKp * halfez;
 8004d4c:	eea7 9a26 	vfma.f32	s18, s14, s13
  }

  // Integrate rate of change of quaternion
  gx *= (0.5f * dt);   // pre-multiply common factors
 8004d50:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 8004d54:	ee69 9a83 	vmul.f32	s19, s19, s6
  gy *= (0.5f * dt);
  gz *= (0.5f * dt);
  qa = q0;
  qb = q1;
  qc = q2;
 8004d58:	edd5 5a00 	vldr	s11, [r5]
  qa = q0;
 8004d5c:	ed97 5a00 	vldr	s10, [r7]
  qb = q1;
 8004d60:	edd6 4a00 	vldr	s9, [r6]
  q0 += (-qb * gx - qc * gy - q3 * gz);
 8004d64:	ed94 6a00 	vldr	s12, [r4]
  gz *= (0.5f * dt);
 8004d68:	ee29 9a29 	vmul.f32	s18, s18, s19
  gx *= (0.5f * dt);   // pre-multiply common factors
 8004d6c:	ee68 8aa9 	vmul.f32	s17, s17, s19
  gy *= (0.5f * dt);
 8004d70:	ee28 8a29 	vmul.f32	s16, s16, s19
  q1 += (qa * gx + qc * gz - q3 * gy);
 8004d74:	ee69 7a25 	vmul.f32	s15, s18, s11
  q0 += (-qb * gx - qc * gy - q3 * gz);
 8004d78:	ee65 6ac8 	vnmul.f32	s13, s11, s16
  q1 += (qa * gx + qc * gz - q3 * gy);
 8004d7c:	eee8 7a85 	vfma.f32	s15, s17, s10
  q0 += (-qb * gx - qc * gy - q3 * gz);
 8004d80:	eee4 6ae8 	vfms.f32	s13, s9, s17
  q1 += (qa * gx + qc * gz - q3 * gy);
 8004d84:	eee8 7a46 	vfms.f32	s15, s16, s12
  q2 += (qa * gy - qb * gz + q3 * gx);
 8004d88:	ee24 7ac9 	vnmul.f32	s14, s9, s18
  q0 += (-qb * gx - qc * gy - q3 * gz);
 8004d8c:	eee9 6a46 	vfms.f32	s13, s18, s12
  q2 += (qa * gy - qb * gz + q3 * gx);
 8004d90:	eea8 7a05 	vfma.f32	s14, s16, s10
  q1 += (qa * gx + qc * gz - q3 * gy);
 8004d94:	ee77 7aa4 	vadd.f32	s15, s15, s9
  q3 += (qa * gz + qb * gy - qc * gx);
 8004d98:	ee28 8a24 	vmul.f32	s16, s16, s9
  q0 += (-qb * gx - qc * gy - q3 * gz);
 8004d9c:	ee76 6a85 	vadd.f32	s13, s13, s10
  q2 += (qa * gy - qb * gz + q3 * gx);
 8004da0:	eea8 7a86 	vfma.f32	s14, s17, s12
  q3 += (qa * gz + qb * gy - qc * gx);
 8004da4:	eea9 8a05 	vfma.f32	s16, s18, s10
  q1 += (qa * gx + qc * gz - q3 * gy);
 8004da8:	edc6 7a00 	vstr	s15, [r6]

  // Normalise quaternion
  recipNorm = sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004dac:	ee67 7aa7 	vmul.f32	s15, s15, s15
  q2 += (qa * gy - qb * gz + q3 * gx);
 8004db0:	ee37 7a25 	vadd.f32	s14, s14, s11
  recipNorm = sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004db4:	eee6 7aa6 	vfma.f32	s15, s13, s13
  q3 += (qa * gz + qb * gy - qc * gx);
 8004db8:	eea8 8ae5 	vfms.f32	s16, s17, s11
  recipNorm = sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004dbc:	eee7 7a07 	vfma.f32	s15, s14, s14
  q3 += (qa * gz + qb * gy - qc * gx);
 8004dc0:	ee38 8a06 	vadd.f32	s16, s16, s12
  q0 += (-qb * gx - qc * gy - q3 * gz);
 8004dc4:	edc7 6a00 	vstr	s13, [r7]
  recipNorm = sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004dc8:	eee8 7a08 	vfma.f32	s15, s16, s16
  q2 += (qa * gy - qb * gz + q3 * gx);
 8004dcc:	ed85 7a00 	vstr	s14, [r5]
  recipNorm = sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004dd0:	ee17 0a90 	vmov	r0, s15
  q3 += (qa * gz + qb * gy - qc * gx);
 8004dd4:	ed84 8a00 	vstr	s16, [r4]
  recipNorm = sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004dd8:	f7fb fb7a 	bl	80004d0 <__aeabi_f2d>
 8004ddc:	ec41 0b10 	vmov	d0, r0, r1
 8004de0:	f001 faae 	bl	8006340 <sqrt>
 8004de4:	ec51 0b10 	vmov	r0, r1, d0
 8004de8:	f7fb febe 	bl	8000b68 <__aeabi_d2f>
  q0 /= recipNorm;
 8004dec:	edd7 6a00 	vldr	s13, [r7]
  recipNorm = sqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8004df0:	ee07 0a90 	vmov	s15, r0
  q0 /= recipNorm;
 8004df4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  q1 /= recipNorm;
  q2 /= recipNorm;
  q3 /= recipNorm;
}
 8004df8:	ecbd 8b08 	vpop	{d8-d11}
  q1 /= recipNorm;
 8004dfc:	edd6 6a00 	vldr	s13, [r6]
  q0 /= recipNorm;
 8004e00:	ed87 7a00 	vstr	s14, [r7]
  q1 /= recipNorm;
 8004e04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  q2 /= recipNorm;
 8004e08:	edd5 6a00 	vldr	s13, [r5]
  q1 /= recipNorm;
 8004e0c:	ed86 7a00 	vstr	s14, [r6]
  q2 /= recipNorm;
 8004e10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  q3 /= recipNorm;
 8004e14:	edd4 6a00 	vldr	s13, [r4]
  q2 /= recipNorm;
 8004e18:	ed85 7a00 	vstr	s14, [r5]
  q3 /= recipNorm;
 8004e1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e20:	ed84 7a00 	vstr	s14, [r4]
}
 8004e24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      integralFBx = 0.0f; // prevent integral windup
 8004e26:	6002      	str	r2, [r0, #0]
      integralFBy = 0.0f;
 8004e28:	600a      	str	r2, [r1, #0]
      integralFBz = 0.0f;
 8004e2a:	601a      	str	r2, [r3, #0]
 8004e2c:	e787      	b.n	8004d3e <sensorcalcQ_mahony+0x12a>
 8004e2e:	bf00      	nop
 8004e30:	40490fdb 	.word	0x40490fdb
 8004e34:	43340000 	.word	0x43340000
 8004e38:	200002a4 	.word	0x200002a4
 8004e3c:	200002ac 	.word	0x200002ac
 8004e40:	2000005c 	.word	0x2000005c
 8004e44:	200002a8 	.word	0x200002a8
 8004e48:	200002b0 	.word	0x200002b0
 8004e4c:	20000298 	.word	0x20000298
 8004e50:	2000029c 	.word	0x2000029c
 8004e54:	200002a0 	.word	0x200002a0
 8004e58:	20000060 	.word	0x20000060
 8004e5c:	00000000 	.word	0x00000000

08004e60 <Yaw_data_get>:

void Yaw_data_get(float mx, float my, float mz, float Roll, float Pitch)
{
 8004e60:	b508      	push	{r3, lr}
 8004e62:	ed2d 8b08 	vpush	{d8-d11}
 8004e66:	eef0 9a40 	vmov.f32	s19, s0
	Xh = mx * cosf(Pitch) + my * sinf(Roll)*sinf(Pitch) - mz * cosf(Roll)*sinf(Pitch);
 8004e6a:	eeb0 0a42 	vmov.f32	s0, s4
{
 8004e6e:	eef0 aa41 	vmov.f32	s21, s2
 8004e72:	eeb0 aa61 	vmov.f32	s20, s3
 8004e76:	eef0 8a42 	vmov.f32	s17, s4
 8004e7a:	eeb0 9a60 	vmov.f32	s18, s1
	Xh = mx * cosf(Pitch) + my * sinf(Roll)*sinf(Pitch) - mz * cosf(Roll)*sinf(Pitch);
 8004e7e:	f001 f9db 	bl	8006238 <cosf>
 8004e82:	eeb0 ba40 	vmov.f32	s22, s0
 8004e86:	eeb0 0a4a 	vmov.f32	s0, s20
 8004e8a:	f001 fa15 	bl	80062b8 <sinf>
 8004e8e:	eeb0 8a40 	vmov.f32	s16, s0
 8004e92:	eeb0 0a68 	vmov.f32	s0, s17
 8004e96:	f001 fa0f 	bl	80062b8 <sinf>
 8004e9a:	ee28 8a09 	vmul.f32	s16, s16, s18
 8004e9e:	eef0 8a40 	vmov.f32	s17, s0
 8004ea2:	ee28 8a28 	vmul.f32	s16, s16, s17
 8004ea6:	eeb0 0a4a 	vmov.f32	s0, s20
 8004eaa:	f001 f9c5 	bl	8006238 <cosf>
 8004eae:	eeab 8a29 	vfma.f32	s16, s22, s19
 8004eb2:	ee60 7a2a 	vmul.f32	s15, s0, s21
 8004eb6:	eeb0 aa40 	vmov.f32	s20, s0
 8004eba:	eea8 8ae7 	vfms.f32	s16, s17, s15
	Yh = my * cosf(Roll) + mz * sinf(Pitch);
 8004ebe:	ee68 8aaa 	vmul.f32	s17, s17, s21
	Xh = mx * cosf(Pitch) + my * sinf(Roll)*sinf(Pitch) - mz * cosf(Roll)*sinf(Pitch);
 8004ec2:	ee18 0a10 	vmov	r0, s16
	Yh = my * cosf(Roll) + mz * sinf(Pitch);
 8004ec6:	eee9 8a0a 	vfma.f32	s17, s18, s20
	Xh = mx * cosf(Pitch) + my * sinf(Roll)*sinf(Pitch) - mz * cosf(Roll)*sinf(Pitch);
 8004eca:	f7fb fb01 	bl	80004d0 <__aeabi_f2d>
 8004ece:	4b62      	ldr	r3, [pc, #392]	; (8005058 <Yaw_data_get+0x1f8>)
 8004ed0:	ec41 0b1b 	vmov	d11, r0, r1
 8004ed4:	e9c3 0100 	strd	r0, r1, [r3]
	Yh = my * cosf(Roll) + mz * sinf(Pitch);
 8004ed8:	ee18 0a90 	vmov	r0, s17
 8004edc:	f7fb faf8 	bl	80004d0 <__aeabi_f2d>
	Yaw_l = atan(mx/ my)* 180.0 / M_PI;
 8004ee0:	eec9 7a89 	vdiv.f32	s15, s19, s18
	Yh = my * cosf(Roll) + mz * sinf(Pitch);
 8004ee4:	4b5d      	ldr	r3, [pc, #372]	; (800505c <Yaw_data_get+0x1fc>)
 8004ee6:	e9c3 0100 	strd	r0, r1, [r3]
 8004eea:	ec41 0b1a 	vmov	d10, r0, r1
	Yaw_l = atan(mx/ my)* 180.0 / M_PI;
 8004eee:	ee17 0a90 	vmov	r0, s15
 8004ef2:	f7fb faed 	bl	80004d0 <__aeabi_f2d>
 8004ef6:	ec41 0b10 	vmov	d0, r0, r1
 8004efa:	f000 ffed 	bl	8005ed8 <atan>
 8004efe:	2200      	movs	r2, #0
 8004f00:	ec51 0b10 	vmov	r0, r1, d0
 8004f04:	4b56      	ldr	r3, [pc, #344]	; (8005060 <Yaw_data_get+0x200>)
 8004f06:	f7fb fb37 	bl	8000578 <__aeabi_dmul>
 8004f0a:	a34f      	add	r3, pc, #316	; (adr r3, 8005048 <Yaw_data_get+0x1e8>)
 8004f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f10:	f7fb fc5c 	bl	80007cc <__aeabi_ddiv>
 8004f14:	f7fb fe28 	bl	8000b68 <__aeabi_d2f>
 8004f18:	4b52      	ldr	r3, [pc, #328]	; (8005064 <Yaw_data_get+0x204>)


	if(mx >= 0 && my > 0)Yaw_l = Yaw_l;
 8004f1a:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 8004f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	Yaw_l = atan(mx/ my)* 180.0 / M_PI;
 8004f22:	ee07 0a90 	vmov	s15, r0
 8004f26:	6018      	str	r0, [r3, #0]
	if(mx >= 0 && my > 0)Yaw_l = Yaw_l;
 8004f28:	db04      	blt.n	8004f34 <Yaw_data_get+0xd4>
 8004f2a:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f32:	dc0f      	bgt.n	8004f54 <Yaw_data_get+0xf4>
	else if(mx < 0 && my >= 0) Yaw_l = 180 + Yaw_l;
 8004f34:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 8004f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f3c:	d527      	bpl.n	8004f8e <Yaw_data_get+0x12e>
 8004f3e:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f46:	db23      	blt.n	8004f90 <Yaw_data_get+0x130>
	else if(mx <= 0 && my < 0) Yaw_l = 180 + Yaw_l;
 8004f48:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8005068 <Yaw_data_get+0x208>
	else if(mx >= 0 && my <= 0) Yaw_l = 360 + Yaw_l;
 8004f4c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f50:	edc3 7a00 	vstr	s15, [r3]



	if(Xh < 0)
 8004f54:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f5c:	d52a      	bpl.n	8004fb4 <Yaw_data_get+0x154>
		Yaw_t = 180 - atan2(Yh, Xh)* 57.3;
 8004f5e:	eeb0 1a4b 	vmov.f32	s2, s22
 8004f62:	eef0 1a6b 	vmov.f32	s3, s23
 8004f66:	eeb0 0a4a 	vmov.f32	s0, s20
 8004f6a:	eef0 0a6a 	vmov.f32	s1, s21
 8004f6e:	f001 f9e5 	bl	800633c <atan2>
 8004f72:	a337      	add	r3, pc, #220	; (adr r3, 8005050 <Yaw_data_get+0x1f0>)
 8004f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f78:	ec51 0b10 	vmov	r0, r1, d0
 8004f7c:	f7fb fafc 	bl	8000578 <__aeabi_dmul>
 8004f80:	460b      	mov	r3, r1
 8004f82:	4937      	ldr	r1, [pc, #220]	; (8005060 <Yaw_data_get+0x200>)
 8004f84:	4602      	mov	r2, r0
 8004f86:	2000      	movs	r0, #0
	else if(Xh > 0 && Yh < 0)
		Yaw_t = -atan2(Yh,Xh )* 57.3;
	else if(Xh > 0 && Yh > 0)
		Yaw_t = 360 - atan2(Yh,Xh)* 57.3;
 8004f88:	f7fb f942 	bl	8000210 <__aeabi_dsub>
 8004f8c:	e02d      	b.n	8004fea <Yaw_data_get+0x18a>
	else if(mx <= 0 && my < 0) Yaw_l = 180 + Yaw_l;
 8004f8e:	d804      	bhi.n	8004f9a <Yaw_data_get+0x13a>
 8004f90:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f98:	d4d6      	bmi.n	8004f48 <Yaw_data_get+0xe8>
	else if(mx >= 0 && my <= 0) Yaw_l = 360 + Yaw_l;
 8004f9a:	eef5 9ac0 	vcmpe.f32	s19, #0.0
 8004f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fa2:	dbd7      	blt.n	8004f54 <Yaw_data_get+0xf4>
 8004fa4:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fac:	d8d2      	bhi.n	8004f54 <Yaw_data_get+0xf4>
 8004fae:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800506c <Yaw_data_get+0x20c>
 8004fb2:	e7cb      	b.n	8004f4c <Yaw_data_get+0xec>
	else if(Xh > 0 && Yh < 0)
 8004fb4:	dd37      	ble.n	8005026 <Yaw_data_get+0x1c6>
 8004fb6:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8004fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fbe:	d51b      	bpl.n	8004ff8 <Yaw_data_get+0x198>
		Yaw_t = -atan2(Yh,Xh )* 57.3;
 8004fc0:	eeb0 1a4b 	vmov.f32	s2, s22
 8004fc4:	eef0 1a6b 	vmov.f32	s3, s23
 8004fc8:	eeb0 0a4a 	vmov.f32	s0, s20
 8004fcc:	eef0 0a6a 	vmov.f32	s1, s21
 8004fd0:	f001 f9b4 	bl	800633c <atan2>
 8004fd4:	ec53 2b10 	vmov	r2, r3, d0
 8004fd8:	ee10 0a10 	vmov	r0, s0
 8004fdc:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004fe0:	a31b      	add	r3, pc, #108	; (adr r3, 8005050 <Yaw_data_get+0x1f0>)
 8004fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe6:	f7fb fac7 	bl	8000578 <__aeabi_dmul>
 8004fea:	f7fb fdbd 	bl	8000b68 <__aeabi_d2f>
 8004fee:	4b20      	ldr	r3, [pc, #128]	; (8005070 <Yaw_data_get+0x210>)
 8004ff0:	6018      	str	r0, [r3, #0]
	else if(Xh == 0 && Yh < 0)
		Yaw_t = 90;
	else if(Xh == 0 && Yh > 0)
		Yaw_t = 270;

}
 8004ff2:	ecbd 8b08 	vpop	{d8-d11}
 8004ff6:	bd08      	pop	{r3, pc}
	else if(Xh > 0 && Yh > 0)
 8004ff8:	ddfb      	ble.n	8004ff2 <Yaw_data_get+0x192>
		Yaw_t = 360 - atan2(Yh,Xh)* 57.3;
 8004ffa:	eeb0 1a4b 	vmov.f32	s2, s22
 8004ffe:	eef0 1a6b 	vmov.f32	s3, s23
 8005002:	eeb0 0a4a 	vmov.f32	s0, s20
 8005006:	eef0 0a6a 	vmov.f32	s1, s21
 800500a:	f001 f997 	bl	800633c <atan2>
 800500e:	a310      	add	r3, pc, #64	; (adr r3, 8005050 <Yaw_data_get+0x1f0>)
 8005010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005014:	ec51 0b10 	vmov	r0, r1, d0
 8005018:	f7fb faae 	bl	8000578 <__aeabi_dmul>
 800501c:	4602      	mov	r2, r0
 800501e:	460b      	mov	r3, r1
 8005020:	2000      	movs	r0, #0
 8005022:	4914      	ldr	r1, [pc, #80]	; (8005074 <Yaw_data_get+0x214>)
 8005024:	e7b0      	b.n	8004f88 <Yaw_data_get+0x128>
	else if(Xh == 0 && Yh < 0)
 8005026:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800502a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800502e:	d1e0      	bne.n	8004ff2 <Yaw_data_get+0x192>
 8005030:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8005034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005038:	d503      	bpl.n	8005042 <Yaw_data_get+0x1e2>
		Yaw_t = 90;
 800503a:	4a0f      	ldr	r2, [pc, #60]	; (8005078 <Yaw_data_get+0x218>)
		Yaw_t = 270;
 800503c:	4b0c      	ldr	r3, [pc, #48]	; (8005070 <Yaw_data_get+0x210>)
 800503e:	601a      	str	r2, [r3, #0]
}
 8005040:	e7d7      	b.n	8004ff2 <Yaw_data_get+0x192>
	else if(Xh == 0 && Yh > 0)
 8005042:	ddd6      	ble.n	8004ff2 <Yaw_data_get+0x192>
		Yaw_t = 270;
 8005044:	4a0d      	ldr	r2, [pc, #52]	; (800507c <Yaw_data_get+0x21c>)
 8005046:	e7f9      	b.n	800503c <Yaw_data_get+0x1dc>
 8005048:	54442d18 	.word	0x54442d18
 800504c:	400921fb 	.word	0x400921fb
 8005050:	66666666 	.word	0x66666666
 8005054:	404ca666 	.word	0x404ca666
 8005058:	20000e60 	.word	0x20000e60
 800505c:	20000e50 	.word	0x20000e50
 8005060:	40668000 	.word	0x40668000
 8005064:	20000e58 	.word	0x20000e58
 8005068:	43340000 	.word	0x43340000
 800506c:	43b40000 	.word	0x43b40000
 8005070:	20000e5c 	.word	0x20000e5c
 8005074:	40768000 	.word	0x40768000
 8005078:	42b40000 	.word	0x42b40000
 800507c:	43870000 	.word	0x43870000

08005080 <calc_Q_to_E>:

void calc_Q_to_E(float* roll, float* pitch, float* yaw)
{
  float gx, gy, gz; // estimated gravity direction

  gx = 2 * (q1*q3 - q0*q2);
 8005080:	4b33      	ldr	r3, [pc, #204]	; (8005150 <calc_Q_to_E+0xd0>)
 8005082:	edd3 7a00 	vldr	s15, [r3]
 8005086:	4b33      	ldr	r3, [pc, #204]	; (8005154 <calc_Q_to_E+0xd4>)
 8005088:	ed93 6a00 	vldr	s12, [r3]
 800508c:	4b32      	ldr	r3, [pc, #200]	; (8005158 <calc_Q_to_E+0xd8>)
 800508e:	edd3 6a00 	vldr	s13, [r3]
 8005092:	4b32      	ldr	r3, [pc, #200]	; (800515c <calc_Q_to_E+0xdc>)
{
 8005094:	b570      	push	{r4, r5, r6, lr}
  gx = 2 * (q1*q3 - q0*q2);
 8005096:	ed93 0a00 	vldr	s0, [r3]
  gy = 2 * (q0*q1 + q2*q3);
 800509a:	ee26 7a00 	vmul.f32	s14, s12, s0
{
 800509e:	ed2d 8b04 	vpush	{d8-d9}
  gy = 2 * (q0*q1 + q2*q3);
 80050a2:	eea7 7aa6 	vfma.f32	s14, s15, s13
{
 80050a6:	4604      	mov	r4, r0
 80050a8:	460d      	mov	r5, r1
  gx = 2 * (q1*q3 - q0*q2);
 80050aa:	ee20 8a66 	vnmul.f32	s16, s0, s13
  gy = 2 * (q0*q1 + q2*q3);
 80050ae:	ee77 8a07 	vadd.f32	s17, s14, s14
  gx = 2 * (q1*q3 - q0*q2);
 80050b2:	eea7 8a86 	vfma.f32	s16, s15, s12
{
 80050b6:	4616      	mov	r6, r2
  gz = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 80050b8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80050bc:	ee27 5aa7 	vmul.f32	s10, s15, s15
  gx = 2 * (q1*q3 - q0*q2);
 80050c0:	ee38 8a08 	vadd.f32	s16, s16, s16
  gz = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 80050c4:	ee60 5a00 	vmul.f32	s11, s0, s0
 80050c8:	ee77 9a45 	vsub.f32	s19, s14, s10

  if (gx>1) gx=1;
 80050cc:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
  gz = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 80050d0:	ee66 0a06 	vmul.f32	s1, s12, s12
 80050d4:	ee79 9ae5 	vsub.f32	s19, s19, s11
  if (gx>1) gx=1;
 80050d8:	eeb4 8ae4 	vcmpe.f32	s16, s9
 80050dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  gz = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 80050e0:	ee79 9aa0 	vadd.f32	s19, s19, s1
  if (gx>1) gx=1;
 80050e4:	dc31      	bgt.n	800514a <calc_Q_to_E+0xca>
  if (gx<-1) gx=-1;
 80050e6:	eeff 4a00 	vmov.f32	s9, #240	; 0xbf800000 -1.0
 80050ea:	eeb4 8a64 	vcmp.f32	s16, s9
 80050ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f2:	bf48      	it	mi
 80050f4:	eeb0 8a64 	vmovmi.f32	s16, s9

  *yaw = (atan2f(2 *(q0*q3 + q1*q2), q0*q0 + q1*q1 - q2*q2 - q3*q3) * (180.0f / M_PI_F));
 80050f8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80050fc:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005100:	eea6 0a26 	vfma.f32	s0, s12, s13
 8005104:	ee37 7a65 	vsub.f32	s14, s14, s11
 8005108:	ee30 0a00 	vadd.f32	s0, s0, s0
 800510c:	ee77 0a60 	vsub.f32	s1, s14, s1
 8005110:	f001 f9c8 	bl	80064a4 <atan2f>
 8005114:	ed9f 9a12 	vldr	s18, [pc, #72]	; 8005160 <calc_Q_to_E+0xe0>
 8005118:	ee20 0a09 	vmul.f32	s0, s0, s18
 800511c:	ed86 0a00 	vstr	s0, [r6]
  *pitch = (asinf(gx) * (180.0f / M_PI_F)); //Pitch seems to be inverted
 8005120:	eeb0 0a48 	vmov.f32	s0, s16
 8005124:	f001 f966 	bl	80063f4 <asinf>
 8005128:	ee20 0a09 	vmul.f32	s0, s0, s18
  *roll = (atan2f(gy, gz) * (180.0f / M_PI_F));
 800512c:	eef0 0a69 	vmov.f32	s1, s19
  *pitch = (asinf(gx) * (180.0f / M_PI_F)); //Pitch seems to be inverted
 8005130:	ed85 0a00 	vstr	s0, [r5]
  *roll = (atan2f(gy, gz) * (180.0f / M_PI_F));
 8005134:	eeb0 0a68 	vmov.f32	s0, s17
 8005138:	f001 f9b4 	bl	80064a4 <atan2f>
 800513c:	ee20 0a09 	vmul.f32	s0, s0, s18
}
 8005140:	ecbd 8b04 	vpop	{d8-d9}
  *roll = (atan2f(gy, gz) * (180.0f / M_PI_F));
 8005144:	ed84 0a00 	vstr	s0, [r4]
}
 8005148:	bd70      	pop	{r4, r5, r6, pc}
  if (gx>1) gx=1;
 800514a:	eeb0 8a64 	vmov.f32	s16, s9
 800514e:	e7d3      	b.n	80050f8 <calc_Q_to_E+0x78>
 8005150:	200002a4 	.word	0x200002a4
 8005154:	200002ac 	.word	0x200002ac
 8005158:	2000005c 	.word	0x2000005c
 800515c:	200002a8 	.word	0x200002a8
 8005160:	42652ee0 	.word	0x42652ee0

08005164 <usart_DMA_init>:
uint8_t sample0, sample1, sample2, sample3, sample4, sample5, sample6, sample7, sample8, sample9, sample10, sample11, sample12;
uint8_t sample13, sample14, sample15, sample16, sample17, sample18, sample19, sample20, sample21, sample22, sample23, sample24;
int coundt1 = 0;

void usart_DMA_init()
{
 8005164:	b508      	push	{r3, lr}
	HAL_UART_Receive_IT(&huart1, RxBuffer, 1);
 8005166:	2201      	movs	r2, #1
 8005168:	4907      	ldr	r1, [pc, #28]	; (8005188 <usart_DMA_init+0x24>)
 800516a:	4808      	ldr	r0, [pc, #32]	; (800518c <usart_DMA_init+0x28>)
 800516c:	f7fd fd36 	bl	8002bdc <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3, UTemp_Buffer, 1);
 8005170:	2201      	movs	r2, #1
 8005172:	4907      	ldr	r1, [pc, #28]	; (8005190 <usart_DMA_init+0x2c>)
 8005174:	4807      	ldr	r0, [pc, #28]	; (8005194 <usart_DMA_init+0x30>)
 8005176:	f7fd fd31 	bl	8002bdc <HAL_UART_Receive_IT>
	pointValueInit();
 800517a:	f000 f8b9 	bl	80052f0 <pointValueInit>
	TinyGPS();
}
 800517e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	TinyGPS();
 8005182:	f7fd bec5 	b.w	8002f10 <TinyGPS>
 8005186:	bf00      	nop
 8005188:	20000ea6 	.word	0x20000ea6
 800518c:	20001014 	.word	0x20001014
 8005190:	20000ed7 	.word	0x20000ed7
 8005194:	20000fd4 	.word	0x20000fd4

08005198 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005198:	b538      	push	{r3, r4, r5, lr}
	if(huart -> Instance == USART3)
 800519a:	4a1d      	ldr	r2, [pc, #116]	; (8005210 <HAL_UART_RxCpltCallback+0x78>)
 800519c:	6803      	ldr	r3, [r0, #0]
 800519e:	4293      	cmp	r3, r2
 80051a0:	d10d      	bne.n	80051be <HAL_UART_RxCpltCallback+0x26>
	{
		if(encode(UTemp_Buffer[0]))
 80051a2:	4b1c      	ldr	r3, [pc, #112]	; (8005214 <HAL_UART_RxCpltCallback+0x7c>)
 80051a4:	7818      	ldrb	r0, [r3, #0]
 80051a6:	f7fe f8ef 	bl	8003388 <encode>
 80051aa:	b108      	cbz	r0, 80051b0 <HAL_UART_RxCpltCallback+0x18>
		{
			getGPS();
 80051ac:	f7fd fe96 	bl	8002edc <getGPS>
		}
		HAL_UART_Receive_IT(&huart3, UTemp_Buffer, 1);
 80051b0:	4918      	ldr	r1, [pc, #96]	; (8005214 <HAL_UART_RxCpltCallback+0x7c>)
 80051b2:	4819      	ldr	r0, [pc, #100]	; (8005218 <HAL_UART_RxCpltCallback+0x80>)
 80051b4:	2201      	movs	r2, #1
		*/
		HAL_UART_Receive_IT(&huart1, RxBuffer, 1);
		return;
	}

}
 80051b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(&huart1, RxBuffer, 1);
 80051ba:	f7fd bd0f 	b.w	8002bdc <HAL_UART_Receive_IT>
	if(huart -> Instance == USART1)
 80051be:	4a17      	ldr	r2, [pc, #92]	; (800521c <HAL_UART_RxCpltCallback+0x84>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d123      	bne.n	800520c <HAL_UART_RxCpltCallback+0x74>
		if(RxBuffer[0] == 0x0f)res_flag = 1;
 80051c4:	4b16      	ldr	r3, [pc, #88]	; (8005220 <HAL_UART_RxCpltCallback+0x88>)
 80051c6:	4917      	ldr	r1, [pc, #92]	; (8005224 <HAL_UART_RxCpltCallback+0x8c>)
 80051c8:	781a      	ldrb	r2, [r3, #0]
 80051ca:	2a0f      	cmp	r2, #15
 80051cc:	bf04      	itt	eq
 80051ce:	2301      	moveq	r3, #1
 80051d0:	600b      	streq	r3, [r1, #0]
		if(res_flag == 1){
 80051d2:	680b      	ldr	r3, [r1, #0]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	4b14      	ldr	r3, [pc, #80]	; (8005228 <HAL_UART_RxCpltCallback+0x90>)
 80051d8:	d10b      	bne.n	80051f2 <HAL_UART_RxCpltCallback+0x5a>
			S_data[rx_Cnt++] = RxBuffer[0];
 80051da:	681d      	ldr	r5, [r3, #0]
 80051dc:	4813      	ldr	r0, [pc, #76]	; (800522c <HAL_UART_RxCpltCallback+0x94>)
 80051de:	1c6c      	adds	r4, r5, #1
			if(rx_Cnt == 24 && S_data[24] == 0 && RxBuffer[0] == 0x00)
 80051e0:	2c18      	cmp	r4, #24
			S_data[rx_Cnt++] = RxBuffer[0];
 80051e2:	601c      	str	r4, [r3, #0]
 80051e4:	5542      	strb	r2, [r0, r5]
			if(rx_Cnt == 24 && S_data[24] == 0 && RxBuffer[0] == 0x00)
 80051e6:	d104      	bne.n	80051f2 <HAL_UART_RxCpltCallback+0x5a>
 80051e8:	7e00      	ldrb	r0, [r0, #24]
 80051ea:	b958      	cbnz	r0, 8005204 <HAL_UART_RxCpltCallback+0x6c>
 80051ec:	b952      	cbnz	r2, 8005204 <HAL_UART_RxCpltCallback+0x6c>
				rx_Cnt = 0;
 80051ee:	601a      	str	r2, [r3, #0]
				res_flag = 0;
 80051f0:	600a      	str	r2, [r1, #0]
		if(rx_Cnt > 25){
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	2a19      	cmp	r2, #25
 80051f6:	dd05      	ble.n	8005204 <HAL_UART_RxCpltCallback+0x6c>
			coundt1++;
 80051f8:	490d      	ldr	r1, [pc, #52]	; (8005230 <HAL_UART_RxCpltCallback+0x98>)
 80051fa:	680a      	ldr	r2, [r1, #0]
 80051fc:	3201      	adds	r2, #1
 80051fe:	600a      	str	r2, [r1, #0]
			rx_Cnt = 0;
 8005200:	2200      	movs	r2, #0
 8005202:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, RxBuffer, 1);
 8005204:	2201      	movs	r2, #1
 8005206:	4906      	ldr	r1, [pc, #24]	; (8005220 <HAL_UART_RxCpltCallback+0x88>)
 8005208:	480a      	ldr	r0, [pc, #40]	; (8005234 <HAL_UART_RxCpltCallback+0x9c>)
 800520a:	e7d4      	b.n	80051b6 <HAL_UART_RxCpltCallback+0x1e>
 800520c:	bd38      	pop	{r3, r4, r5, pc}
 800520e:	bf00      	nop
 8005210:	40004800 	.word	0x40004800
 8005214:	20000ed7 	.word	0x20000ed7
 8005218:	20000fd4 	.word	0x20000fd4
 800521c:	40011000 	.word	0x40011000
 8005220:	20000ea6 	.word	0x20000ea6
 8005224:	200002b8 	.word	0x200002b8
 8005228:	200002bc 	.word	0x200002bc
 800522c:	20000e6b 	.word	0x20000e6b
 8005230:	200002b4 	.word	0x200002b4
 8005234:	20001014 	.word	0x20001014

08005238 <SignalGet>:

int SignalGet()
{
	return Sc;

}
 8005238:	4b01      	ldr	r3, [pc, #4]	; (8005240 <SignalGet+0x8>)
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	4770      	bx	lr
 800523e:	bf00      	nop
 8005240:	20000e98 	.word	0x20000e98

08005244 <CommandGet>:

void CommandGet(uint16_t* Throtle, float* Roll, float* Pitch, int* SA, int* SB, int* S1, int* SC, int* Start_flag)
{
 8005244:	b510      	push	{r4, lr}
	{
		roll = 0.0;
		pitch = 0.0;
	}
	*/
	if(throtle != 0)*Throtle = throtle - 172;
 8005246:	4c0f      	ldr	r4, [pc, #60]	; (8005284 <CommandGet+0x40>)
 8005248:	8824      	ldrh	r4, [r4, #0]
 800524a:	b10c      	cbz	r4, 8005250 <CommandGet+0xc>
 800524c:	3cac      	subs	r4, #172	; 0xac
 800524e:	8004      	strh	r4, [r0, #0]
	*Roll = roll;
 8005250:	480d      	ldr	r0, [pc, #52]	; (8005288 <CommandGet+0x44>)
 8005252:	6800      	ldr	r0, [r0, #0]
 8005254:	6008      	str	r0, [r1, #0]
	*Pitch = pitch;
 8005256:	490d      	ldr	r1, [pc, #52]	; (800528c <CommandGet+0x48>)
 8005258:	6809      	ldr	r1, [r1, #0]
 800525a:	6011      	str	r1, [r2, #0]
	*SA = Sa;
 800525c:	4a0c      	ldr	r2, [pc, #48]	; (8005290 <CommandGet+0x4c>)
 800525e:	6812      	ldr	r2, [r2, #0]
 8005260:	601a      	str	r2, [r3, #0]
	*SB = Sb;
 8005262:	4b0c      	ldr	r3, [pc, #48]	; (8005294 <CommandGet+0x50>)
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	9b02      	ldr	r3, [sp, #8]
 8005268:	601a      	str	r2, [r3, #0]
	*S1 = s1;
 800526a:	4b0b      	ldr	r3, [pc, #44]	; (8005298 <CommandGet+0x54>)
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	9b03      	ldr	r3, [sp, #12]
 8005270:	601a      	str	r2, [r3, #0]
	*SC = Sc;
 8005272:	4b0a      	ldr	r3, [pc, #40]	; (800529c <CommandGet+0x58>)
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	9b04      	ldr	r3, [sp, #16]
 8005278:	601a      	str	r2, [r3, #0]
	*Start_flag = start_flag;
 800527a:	4b09      	ldr	r3, [pc, #36]	; (80052a0 <CommandGet+0x5c>)
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	9b05      	ldr	r3, [sp, #20]
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	bd10      	pop	{r4, pc}
 8005284:	20000e88 	.word	0x20000e88
 8005288:	20000ed0 	.word	0x20000ed0
 800528c:	20000ecc 	.word	0x20000ecc
 8005290:	20000ea0 	.word	0x20000ea0
 8005294:	20000e84 	.word	0x20000e84
 8005298:	20000e90 	.word	0x20000e90
 800529c:	20000e98 	.word	0x20000e98
 80052a0:	20000ee4 	.word	0x20000ee4

080052a4 <Busprotocol>:

	//if(start_flag == 1) delay_cnt++;
}

void Busprotocol()
{
 80052a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	S_busProtocol(S_data, &throtle, &roll, &pitch, &Sa, &Sb, &s1, &Sc, &start_flag);
 80052a6:	4b09      	ldr	r3, [pc, #36]	; (80052cc <Busprotocol+0x28>)
 80052a8:	9304      	str	r3, [sp, #16]
 80052aa:	4b09      	ldr	r3, [pc, #36]	; (80052d0 <Busprotocol+0x2c>)
 80052ac:	9303      	str	r3, [sp, #12]
 80052ae:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <Busprotocol+0x30>)
 80052b0:	9302      	str	r3, [sp, #8]
 80052b2:	4b09      	ldr	r3, [pc, #36]	; (80052d8 <Busprotocol+0x34>)
 80052b4:	9301      	str	r3, [sp, #4]
 80052b6:	4b09      	ldr	r3, [pc, #36]	; (80052dc <Busprotocol+0x38>)
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	4a09      	ldr	r2, [pc, #36]	; (80052e0 <Busprotocol+0x3c>)
 80052bc:	4b09      	ldr	r3, [pc, #36]	; (80052e4 <Busprotocol+0x40>)
 80052be:	490a      	ldr	r1, [pc, #40]	; (80052e8 <Busprotocol+0x44>)
 80052c0:	480a      	ldr	r0, [pc, #40]	; (80052ec <Busprotocol+0x48>)
 80052c2:	f000 f849 	bl	8005358 <S_busProtocol>
}
 80052c6:	b007      	add	sp, #28
 80052c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80052cc:	20000ee4 	.word	0x20000ee4
 80052d0:	20000e98 	.word	0x20000e98
 80052d4:	20000e90 	.word	0x20000e90
 80052d8:	20000e84 	.word	0x20000e84
 80052dc:	20000ea0 	.word	0x20000ea0
 80052e0:	20000ed0 	.word	0x20000ed0
 80052e4:	20000ecc 	.word	0x20000ecc
 80052e8:	20000e88 	.word	0x20000e88
 80052ec:	20000e6b 	.word	0x20000e6b

080052f0 <pointValueInit>:
uint8_t *calc_T8 = &T_SC;



void pointValueInit(){
	  calc_T1 += 1;
 80052f0:	4a10      	ldr	r2, [pc, #64]	; (8005334 <pointValueInit+0x44>)
 80052f2:	6813      	ldr	r3, [r2, #0]
 80052f4:	3301      	adds	r3, #1
 80052f6:	6013      	str	r3, [r2, #0]
	  calc_T2 += 1;
 80052f8:	4a0f      	ldr	r2, [pc, #60]	; (8005338 <pointValueInit+0x48>)
 80052fa:	6813      	ldr	r3, [r2, #0]
 80052fc:	3301      	adds	r3, #1
 80052fe:	6013      	str	r3, [r2, #0]
	  calc_T3 += 1;
 8005300:	4a0e      	ldr	r2, [pc, #56]	; (800533c <pointValueInit+0x4c>)
 8005302:	6813      	ldr	r3, [r2, #0]
 8005304:	3301      	adds	r3, #1
 8005306:	6013      	str	r3, [r2, #0]
	  calc_T4 += 1;
 8005308:	4a0d      	ldr	r2, [pc, #52]	; (8005340 <pointValueInit+0x50>)
 800530a:	6813      	ldr	r3, [r2, #0]
 800530c:	3301      	adds	r3, #1
 800530e:	6013      	str	r3, [r2, #0]
	  calc_T5 += 1;
 8005310:	4a0c      	ldr	r2, [pc, #48]	; (8005344 <pointValueInit+0x54>)
 8005312:	6813      	ldr	r3, [r2, #0]
 8005314:	3301      	adds	r3, #1
 8005316:	6013      	str	r3, [r2, #0]
	  calc_T6 += 1;
 8005318:	4a0b      	ldr	r2, [pc, #44]	; (8005348 <pointValueInit+0x58>)
 800531a:	6813      	ldr	r3, [r2, #0]
 800531c:	3301      	adds	r3, #1
 800531e:	6013      	str	r3, [r2, #0]
	  calc_T7 += 1;
 8005320:	4a0a      	ldr	r2, [pc, #40]	; (800534c <pointValueInit+0x5c>)
 8005322:	6813      	ldr	r3, [r2, #0]
 8005324:	3301      	adds	r3, #1
 8005326:	6013      	str	r3, [r2, #0]
	  calc_T8 += 1;
 8005328:	4a09      	ldr	r2, [pc, #36]	; (8005350 <pointValueInit+0x60>)
 800532a:	6813      	ldr	r3, [r2, #0]
 800532c:	3301      	adds	r3, #1
 800532e:	6013      	str	r3, [r2, #0]
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	20000064 	.word	0x20000064
 8005338:	20000068 	.word	0x20000068
 800533c:	2000006c 	.word	0x2000006c
 8005340:	20000070 	.word	0x20000070
 8005344:	20000074 	.word	0x20000074
 8005348:	20000078 	.word	0x20000078
 800534c:	2000007c 	.word	0x2000007c
 8005350:	20000080 	.word	0x20000080
 8005354:	00000000 	.word	0x00000000

08005358 <S_busProtocol>:
}

void S_busProtocol(uint8_t Rx_data[], uint16_t* throtle, float* roll, float* pitch, int* SA, int* SB, int* S1, int* SC , int* Start_flag)
{
 8005358:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535c:	4693      	mov	fp, r2

	  T_Throtle = Rx_data[1] ;
 800535e:	4a8a      	ldr	r2, [pc, #552]	; (8005588 <S_busProtocol+0x230>)

	  T_Roll = Rx_data[2] ;
	  *calc_T2 = Rx_data[3] & 0x3f;
	  T_Roll = T_Roll >>  3;

	  T_Pitch = Rx_data[4];
 8005360:	4e8a      	ldr	r6, [pc, #552]	; (800558c <S_busProtocol+0x234>)

	  T_Yaw = Rx_data[5];
	  *calc_T4 = Rx_data[6] & 0x0f;
	  T_Yaw = T_Yaw >> 1;

	  T_SA = Rx_data[6];
 8005362:	4d8b      	ldr	r5, [pc, #556]	; (8005590 <S_busProtocol+0x238>)
{
 8005364:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8005368:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800536c:	469a      	mov	sl, r3
	  T_Throtle = Rx_data[1] ;
 800536e:	7843      	ldrb	r3, [r0, #1]
 8005370:	8013      	strh	r3, [r2, #0]
	  *calc_T1 = (Rx_data[2] & 0x7) ;
 8005372:	4b88      	ldr	r3, [pc, #544]	; (8005594 <S_busProtocol+0x23c>)
 8005374:	681c      	ldr	r4, [r3, #0]
 8005376:	7883      	ldrb	r3, [r0, #2]
 8005378:	f003 0307 	and.w	r3, r3, #7
 800537c:	7023      	strb	r3, [r4, #0]
	  *throtle = T_Throtle;
 800537e:	8813      	ldrh	r3, [r2, #0]
 8005380:	800b      	strh	r3, [r1, #0]
	  T_Roll = Rx_data[2] ;
 8005382:	4a85      	ldr	r2, [pc, #532]	; (8005598 <S_busProtocol+0x240>)
 8005384:	7883      	ldrb	r3, [r0, #2]
 8005386:	8013      	strh	r3, [r2, #0]
	  *calc_T2 = Rx_data[3] & 0x3f;
 8005388:	4b84      	ldr	r3, [pc, #528]	; (800559c <S_busProtocol+0x244>)
 800538a:	6819      	ldr	r1, [r3, #0]
 800538c:	78c3      	ldrb	r3, [r0, #3]
 800538e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005392:	700b      	strb	r3, [r1, #0]
	  T_Roll = T_Roll >>  3;
 8005394:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005398:	10db      	asrs	r3, r3, #3
 800539a:	8013      	strh	r3, [r2, #0]
	  T_Pitch = Rx_data[4];
 800539c:	7903      	ldrb	r3, [r0, #4]
 800539e:	8033      	strh	r3, [r6, #0]
	  *calc_T3 = Rx_data[5] & 0x1;
 80053a0:	4b7f      	ldr	r3, [pc, #508]	; (80055a0 <S_busProtocol+0x248>)
 80053a2:	6819      	ldr	r1, [r3, #0]
 80053a4:	7943      	ldrb	r3, [r0, #5]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	700b      	strb	r3, [r1, #0]
	  T_Pitch = (T_Pitch << 2) | ((Rx_data[3] & 0xc0) >> 6);
 80053ac:	78c3      	ldrb	r3, [r0, #3]
 80053ae:	f9b6 1000 	ldrsh.w	r1, [r6]
 80053b2:	099b      	lsrs	r3, r3, #6
 80053b4:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 80053b8:	8033      	strh	r3, [r6, #0]
	  T_Yaw = Rx_data[5];
 80053ba:	4b7a      	ldr	r3, [pc, #488]	; (80055a4 <S_busProtocol+0x24c>)
 80053bc:	7941      	ldrb	r1, [r0, #5]
 80053be:	8019      	strh	r1, [r3, #0]
	  *calc_T4 = Rx_data[6] & 0x0f;
 80053c0:	4979      	ldr	r1, [pc, #484]	; (80055a8 <S_busProtocol+0x250>)
 80053c2:	680c      	ldr	r4, [r1, #0]
 80053c4:	7981      	ldrb	r1, [r0, #6]
 80053c6:	f001 010f 	and.w	r1, r1, #15
 80053ca:	7021      	strb	r1, [r4, #0]
	  T_Yaw = T_Yaw >> 1;
 80053cc:	f9b3 1000 	ldrsh.w	r1, [r3]
	  *calc_T5 = Rx_data[7] & 0x7f;
	  T_SA = T_SA >> 4;

	  T_SB = Rx_data[8];
 80053d0:	4c76      	ldr	r4, [pc, #472]	; (80055ac <S_busProtocol+0x254>)
	  T_Yaw = T_Yaw >> 1;
 80053d2:	1049      	asrs	r1, r1, #1
 80053d4:	8019      	strh	r1, [r3, #0]
	  T_SA = Rx_data[6];
 80053d6:	7983      	ldrb	r3, [r0, #6]
 80053d8:	802b      	strh	r3, [r5, #0]
	  *calc_T5 = Rx_data[7] & 0x7f;
 80053da:	4b75      	ldr	r3, [pc, #468]	; (80055b0 <S_busProtocol+0x258>)
 80053dc:	6819      	ldr	r1, [r3, #0]
 80053de:	79c3      	ldrb	r3, [r0, #7]
 80053e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053e4:	700b      	strb	r3, [r1, #0]
	  T_SA = T_SA >> 4;
 80053e6:	f9b5 3000 	ldrsh.w	r3, [r5]
 80053ea:	111b      	asrs	r3, r3, #4
 80053ec:	802b      	strh	r3, [r5, #0]
	  T_SB = Rx_data[8];
 80053ee:	7a03      	ldrb	r3, [r0, #8]
 80053f0:	8023      	strh	r3, [r4, #0]
	  *calc_T6 = Rx_data[9] & 0x03;
 80053f2:	4b70      	ldr	r3, [pc, #448]	; (80055b4 <S_busProtocol+0x25c>)
 80053f4:	6819      	ldr	r1, [r3, #0]
 80053f6:	7a43      	ldrb	r3, [r0, #9]
 80053f8:	f003 0303 	and.w	r3, r3, #3
 80053fc:	700b      	strb	r3, [r1, #0]
	  T_SB = (T_SB << 1) | ((Rx_data[7] & 0x80) >> 7);
 80053fe:	79c3      	ldrb	r3, [r0, #7]
 8005400:	f9b4 1000 	ldrsh.w	r1, [r4]
 8005404:	09db      	lsrs	r3, r3, #7
 8005406:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800540a:	8023      	strh	r3, [r4, #0]

	  T_S1 = Rx_data[9];
 800540c:	4b6a      	ldr	r3, [pc, #424]	; (80055b8 <S_busProtocol+0x260>)
 800540e:	7a41      	ldrb	r1, [r0, #9]
 8005410:	8019      	strh	r1, [r3, #0]
	  *calc_T7 = Rx_data[10] & 0x1f;
 8005412:	496a      	ldr	r1, [pc, #424]	; (80055bc <S_busProtocol+0x264>)
 8005414:	680f      	ldr	r7, [r1, #0]
 8005416:	7a81      	ldrb	r1, [r0, #10]
 8005418:	f001 011f 	and.w	r1, r1, #31
 800541c:	7039      	strb	r1, [r7, #0]
	  T_S1 = T_S1 >> 2;
 800541e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005422:	1089      	asrs	r1, r1, #2
 8005424:	8019      	strh	r1, [r3, #0]
	  *S1 = (int)T_S1;
 8005426:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005428:	6019      	str	r1, [r3, #0]

	  T_SC = Rx_data[10];
 800542a:	4b65      	ldr	r3, [pc, #404]	; (80055c0 <S_busProtocol+0x268>)
 800542c:	7a81      	ldrb	r1, [r0, #10]
 800542e:	8019      	strh	r1, [r3, #0]
	  *calc_T8 = Rx_data[11];
 8005430:	4964      	ldr	r1, [pc, #400]	; (80055c4 <S_busProtocol+0x26c>)
 8005432:	7ac0      	ldrb	r0, [r0, #11]
 8005434:	6809      	ldr	r1, [r1, #0]
 8005436:	7008      	strb	r0, [r1, #0]
	  T_SC = T_SC >> 5;
 8005438:	f9b3 7000 	ldrsh.w	r7, [r3]

	  if(T_Roll >= 994) *roll = 45.0 -  (float)(1811 - T_Roll) * 0.0550796;
 800543c:	f9b2 0000 	ldrsh.w	r0, [r2]
	  T_SC = T_SC >> 5;
 8005440:	117f      	asrs	r7, r7, #5
 8005442:	801f      	strh	r7, [r3, #0]
	  if(T_Roll >= 994) *roll = 45.0 -  (float)(1811 - T_Roll) * 0.0550796;
 8005444:	f240 33e1 	movw	r3, #993	; 0x3e1
 8005448:	4298      	cmp	r0, r3
 800544a:	dd49      	ble.n	80054e0 <S_busProtocol+0x188>
 800544c:	f5c0 60e2 	rsb	r0, r0, #1808	; 0x710
 8005450:	3003      	adds	r0, #3
 8005452:	ee07 0a90 	vmov	s15, r0
 8005456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800545a:	ee17 0a90 	vmov	r0, s15
 800545e:	f7fb f837 	bl	80004d0 <__aeabi_f2d>
 8005462:	a341      	add	r3, pc, #260	; (adr r3, 8005568 <S_busProtocol+0x210>)
 8005464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005468:	f7fb f886 	bl	8000578 <__aeabi_dmul>
 800546c:	460b      	mov	r3, r1
 800546e:	4956      	ldr	r1, [pc, #344]	; (80055c8 <S_busProtocol+0x270>)
 8005470:	4602      	mov	r2, r0
 8005472:	2000      	movs	r0, #0
	  else *roll = -45.0 + (float)(T_Roll - 172) * 0.0547446;
 8005474:	f7fa fecc 	bl	8000210 <__aeabi_dsub>
 8005478:	f7fb fb76 	bl	8000b68 <__aeabi_d2f>
 800547c:	f8cb 0000 	str.w	r0, [fp]

	  if(T_Pitch <= 924) *pitch = (float)(T_Pitch - 924) * 0.059841;
 8005480:	f9b6 0000 	ldrsh.w	r0, [r6]
 8005484:	f5b0 7f67 	cmp.w	r0, #924	; 0x39c
 8005488:	dc3b      	bgt.n	8005502 <S_busProtocol+0x1aa>
 800548a:	f5a0 7067 	sub.w	r0, r0, #924	; 0x39c
 800548e:	ee07 0a90 	vmov	s15, r0
 8005492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005496:	ee17 0a90 	vmov	r0, s15
 800549a:	f7fb f819 	bl	80004d0 <__aeabi_f2d>
 800549e:	a334      	add	r3, pc, #208	; (adr r3, 8005570 <S_busProtocol+0x218>)
 80054a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a4:	f7fb f868 	bl	8000578 <__aeabi_dmul>
	  else *pitch = 45.0 - (float)(1811 - T_Pitch) * 0.050733;
 80054a8:	f7fb fb5e 	bl	8000b68 <__aeabi_d2f>

	  if(T_SA > 1200)*SA = 1;
 80054ac:	f9b5 3000 	ldrsh.w	r3, [r5]
	  else *pitch = 45.0 - (float)(1811 - T_Pitch) * 0.050733;
 80054b0:	f8ca 0000 	str.w	r0, [sl]
	  if(T_SA > 1200)*SA = 1;
 80054b4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80054b8:	dd3a      	ble.n	8005530 <S_busProtocol+0x1d8>
 80054ba:	2301      	movs	r3, #1
	  else if(T_SA > 800)*SA = 0;
	  else if(T_SA > 100)*SA = -1;
 80054bc:	f8c9 3000 	str.w	r3, [r9]

	  if(T_SB > 1200)*SB = 1;
 80054c0:	f9b4 3000 	ldrsh.w	r3, [r4]
 80054c4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80054c8:	dd3c      	ble.n	8005544 <S_busProtocol+0x1ec>
 80054ca:	2301      	movs	r3, #1
	  else if(T_SB > 800)*SB = 0;
	  else if(T_SB > 100)*SB = -1;
 80054cc:	f8c8 3000 	str.w	r3, [r8]

	  if(T_SC > 1200)*SC = 1;
	  else if(T_SC > 800)*SC = 0;
 80054d0:	f5b7 7f48 	cmp.w	r7, #800	; 0x320
 80054d4:	dd40      	ble.n	8005558 <S_busProtocol+0x200>
 80054d6:	2300      	movs	r3, #0
	  else if(T_SC > 100)*SC = -1;
 80054d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80054da:	6013      	str	r3, [r2, #0]
 80054dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	  else *roll = -45.0 + (float)(T_Roll - 172) * 0.0547446;
 80054e0:	38ac      	subs	r0, #172	; 0xac
 80054e2:	ee07 0a90 	vmov	s15, r0
 80054e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054ea:	ee17 0a90 	vmov	r0, s15
 80054ee:	f7fa ffef 	bl	80004d0 <__aeabi_f2d>
 80054f2:	a321      	add	r3, pc, #132	; (adr r3, 8005578 <S_busProtocol+0x220>)
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	f7fb f83e 	bl	8000578 <__aeabi_dmul>
 80054fc:	2200      	movs	r2, #0
 80054fe:	4b32      	ldr	r3, [pc, #200]	; (80055c8 <S_busProtocol+0x270>)
 8005500:	e7b8      	b.n	8005474 <S_busProtocol+0x11c>
	  else *pitch = 45.0 - (float)(1811 - T_Pitch) * 0.050733;
 8005502:	f5c0 60e2 	rsb	r0, r0, #1808	; 0x710
 8005506:	3003      	adds	r0, #3
 8005508:	ee07 0a90 	vmov	s15, r0
 800550c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005510:	ee17 0a90 	vmov	r0, s15
 8005514:	f7fa ffdc 	bl	80004d0 <__aeabi_f2d>
 8005518:	a319      	add	r3, pc, #100	; (adr r3, 8005580 <S_busProtocol+0x228>)
 800551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551e:	f7fb f82b 	bl	8000578 <__aeabi_dmul>
 8005522:	4602      	mov	r2, r0
 8005524:	460b      	mov	r3, r1
 8005526:	2000      	movs	r0, #0
 8005528:	4927      	ldr	r1, [pc, #156]	; (80055c8 <S_busProtocol+0x270>)
 800552a:	f7fa fe71 	bl	8000210 <__aeabi_dsub>
 800552e:	e7bb      	b.n	80054a8 <S_busProtocol+0x150>
	  else if(T_SA > 800)*SA = 0;
 8005530:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8005534:	dd01      	ble.n	800553a <S_busProtocol+0x1e2>
 8005536:	2300      	movs	r3, #0
 8005538:	e7c0      	b.n	80054bc <S_busProtocol+0x164>
	  else if(T_SA > 100)*SA = -1;
 800553a:	2b64      	cmp	r3, #100	; 0x64
 800553c:	ddc0      	ble.n	80054c0 <S_busProtocol+0x168>
 800553e:	f04f 33ff 	mov.w	r3, #4294967295
 8005542:	e7bb      	b.n	80054bc <S_busProtocol+0x164>
	  else if(T_SB > 800)*SB = 0;
 8005544:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8005548:	dd01      	ble.n	800554e <S_busProtocol+0x1f6>
 800554a:	2300      	movs	r3, #0
 800554c:	e7be      	b.n	80054cc <S_busProtocol+0x174>
	  else if(T_SB > 100)*SB = -1;
 800554e:	2b64      	cmp	r3, #100	; 0x64
 8005550:	ddbe      	ble.n	80054d0 <S_busProtocol+0x178>
 8005552:	f04f 33ff 	mov.w	r3, #4294967295
 8005556:	e7b9      	b.n	80054cc <S_busProtocol+0x174>
	  else if(T_SC > 100)*SC = -1;
 8005558:	2f64      	cmp	r7, #100	; 0x64
 800555a:	ddbf      	ble.n	80054dc <S_busProtocol+0x184>
 800555c:	f04f 33ff 	mov.w	r3, #4294967295
 8005560:	e7ba      	b.n	80054d8 <S_busProtocol+0x180>
 8005562:	bf00      	nop
 8005564:	f3af 8000 	nop.w
 8005568:	b15a807f 	.word	0xb15a807f
 800556c:	3fac3364 	.word	0x3fac3364
 8005570:	c3eb7cbb 	.word	0xc3eb7cbb
 8005574:	3faea37a 	.word	0x3faea37a
 8005578:	f543e45b 	.word	0xf543e45b
 800557c:	3fac077b 	.word	0x3fac077b
 8005580:	ffa7eb6c 	.word	0xffa7eb6c
 8005584:	3fa9f9ac 	.word	0x3fa9f9ac
 8005588:	20000ef2 	.word	0x20000ef2
 800558c:	20000efa 	.word	0x20000efa
 8005590:	20000f00 	.word	0x20000f00
 8005594:	20000064 	.word	0x20000064
 8005598:	20000f02 	.word	0x20000f02
 800559c:	20000068 	.word	0x20000068
 80055a0:	2000006c 	.word	0x2000006c
 80055a4:	20000ef4 	.word	0x20000ef4
 80055a8:	20000070 	.word	0x20000070
 80055ac:	20000ef6 	.word	0x20000ef6
 80055b0:	20000074 	.word	0x20000074
 80055b4:	20000078 	.word	0x20000078
 80055b8:	20000ef0 	.word	0x20000ef0
 80055bc:	2000007c 	.word	0x2000007c
 80055c0:	20000ef8 	.word	0x20000ef8
 80055c4:	20000080 	.word	0x20000080
 80055c8:	40468000 	.word	0x40468000

080055cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80055cc:	b530      	push	{r4, r5, lr}
 80055ce:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055d0:	4b22      	ldr	r3, [pc, #136]	; (800565c <MX_GPIO_Init+0x90>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80055d2:	4d23      	ldr	r5, [pc, #140]	; (8005660 <MX_GPIO_Init+0x94>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80055d4:	2400      	movs	r4, #0
 80055d6:	9401      	str	r4, [sp, #4]
 80055d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055da:	f042 0204 	orr.w	r2, r2, #4
 80055de:	631a      	str	r2, [r3, #48]	; 0x30
 80055e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055e2:	f002 0204 	and.w	r2, r2, #4
 80055e6:	9201      	str	r2, [sp, #4]
 80055e8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80055ea:	9402      	str	r4, [sp, #8]
 80055ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80055f2:	631a      	str	r2, [r3, #48]	; 0x30
 80055f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055f6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80055fa:	9202      	str	r2, [sp, #8]
 80055fc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80055fe:	9403      	str	r4, [sp, #12]
 8005600:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005602:	f042 0201 	orr.w	r2, r2, #1
 8005606:	631a      	str	r2, [r3, #48]	; 0x30
 8005608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800560a:	f002 0201 	and.w	r2, r2, #1
 800560e:	9203      	str	r2, [sp, #12]
 8005610:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005612:	9404      	str	r4, [sp, #16]
 8005614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005616:	f042 0202 	orr.w	r2, r2, #2
 800561a:	631a      	str	r2, [r3, #48]	; 0x30
 800561c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800561e:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005622:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005624:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005626:	4628      	mov	r0, r5
 8005628:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800562a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800562c:	f7fb fe7a 	bl	8001324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005630:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005634:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005636:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005638:	4b0a      	ldr	r3, [pc, #40]	; (8005664 <MX_GPIO_Init+0x98>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800563a:	480b      	ldr	r0, [pc, #44]	; (8005668 <MX_GPIO_Init+0x9c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800563c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800563e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005640:	f7fb fd96 	bl	8001170 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005644:	2320      	movs	r3, #32
 8005646:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005648:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800564a:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800564c:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800564e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005650:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005652:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005654:	f7fb fd8c 	bl	8001170 <HAL_GPIO_Init>

}
 8005658:	b00b      	add	sp, #44	; 0x2c
 800565a:	bd30      	pop	{r4, r5, pc}
 800565c:	40023800 	.word	0x40023800
 8005660:	40020000 	.word	0x40020000
 8005664:	10210000 	.word	0x10210000
 8005668:	40020800 	.word	0x40020800

0800566c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800566c:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 800566e:	480d      	ldr	r0, [pc, #52]	; (80056a4 <MX_I2C1_Init+0x38>)
  hi2c1.Init.ClockSpeed = 400000;
 8005670:	4b0d      	ldr	r3, [pc, #52]	; (80056a8 <MX_I2C1_Init+0x3c>)
 8005672:	f8df e03c 	ldr.w	lr, [pc, #60]	; 80056b0 <MX_I2C1_Init+0x44>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005676:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 800567a:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800567e:	2300      	movs	r3, #0
 8005680:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005682:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005684:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005686:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005688:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800568a:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800568c:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800568e:	f7fb ffc5 	bl	800161c <HAL_I2C_Init>
 8005692:	b128      	cbz	r0, 80056a0 <MX_I2C1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005694:	2142      	movs	r1, #66	; 0x42
 8005696:	4805      	ldr	r0, [pc, #20]	; (80056ac <MX_I2C1_Init+0x40>)
  }

}
 8005698:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800569c:	f000 b8ae 	b.w	80057fc <_Error_Handler>
 80056a0:	bd08      	pop	{r3, pc}
 80056a2:	bf00      	nop
 80056a4:	20000f08 	.word	0x20000f08
 80056a8:	40005400 	.word	0x40005400
 80056ac:	08007734 	.word	0x08007734
 80056b0:	00061a80 	.word	0x00061a80

080056b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80056b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 80056b6:	6802      	ldr	r2, [r0, #0]
 80056b8:	4b10      	ldr	r3, [pc, #64]	; (80056fc <HAL_I2C_MspInit+0x48>)
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d11a      	bne.n	80056f4 <HAL_I2C_MspInit+0x40>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80056be:	23c0      	movs	r3, #192	; 0xc0
 80056c0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80056c2:	2312      	movs	r3, #18
 80056c4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056c6:	2301      	movs	r3, #1
 80056c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056ca:	2303      	movs	r3, #3
 80056cc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80056ce:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056d0:	eb0d 0103 	add.w	r1, sp, r3
 80056d4:	480a      	ldr	r0, [pc, #40]	; (8005700 <HAL_I2C_MspInit+0x4c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80056d6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056d8:	f7fb fd4a 	bl	8001170 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80056dc:	2300      	movs	r3, #0
 80056de:	9300      	str	r3, [sp, #0]
 80056e0:	4b08      	ldr	r3, [pc, #32]	; (8005704 <HAL_I2C_MspInit+0x50>)
 80056e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80056e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80056e8:	641a      	str	r2, [r3, #64]	; 0x40
 80056ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80056f4:	b007      	add	sp, #28
 80056f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80056fa:	bf00      	nop
 80056fc:	40005400 	.word	0x40005400
 8005700:	40020400 	.word	0x40020400
 8005704:	40023800 	.word	0x40023800

08005708 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005708:	b530      	push	{r4, r5, lr}
 800570a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800570c:	4b2a      	ldr	r3, [pc, #168]	; (80057b8 <SystemClock_Config+0xb0>)
 800570e:	2100      	movs	r1, #0
 8005710:	9100      	str	r1, [sp, #0]
 8005712:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005714:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005718:	641a      	str	r2, [r3, #64]	; 0x40
 800571a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005720:	9300      	str	r3, [sp, #0]
 8005722:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005724:	4b25      	ldr	r3, [pc, #148]	; (80057bc <SystemClock_Config+0xb4>)
 8005726:	9101      	str	r1, [sp, #4]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800572e:	601a      	str	r2, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005736:	9301      	str	r3, [sp, #4]
 8005738:	9b01      	ldr	r3, [sp, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800573a:	2301      	movs	r3, #1
 800573c:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800573e:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8005742:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005744:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005748:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800574a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800574c:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 800574e:	23b4      	movs	r3, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005750:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005752:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005754:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005756:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005758:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800575a:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800575c:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800575e:	f7fc fc6b 	bl	8002038 <HAL_RCC_OscConfig>
 8005762:	b100      	cbz	r0, 8005766 <SystemClock_Config+0x5e>
 8005764:	e7fe      	b.n	8005764 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005766:	f7fc fb23 	bl	8001db0 <HAL_PWREx_EnableOverDrive>
 800576a:	b100      	cbz	r0, 800576e <SystemClock_Config+0x66>
 800576c:	e7fe      	b.n	800576c <SystemClock_Config+0x64>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800576e:	230f      	movs	r3, #15
 8005770:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005772:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005776:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005778:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800577a:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800577c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005780:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005782:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005784:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005786:	f7fc fb4f 	bl	8001e28 <HAL_RCC_ClockConfig>
 800578a:	4604      	mov	r4, r0
 800578c:	b100      	cbz	r0, 8005790 <SystemClock_Config+0x88>
 800578e:	e7fe      	b.n	800578e <SystemClock_Config+0x86>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005790:	f7fc fbe4 	bl	8001f5c <HAL_RCC_GetHCLKFreq>
 8005794:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005798:	fbb0 f0f3 	udiv	r0, r0, r3
 800579c:	f7fb fcae 	bl	80010fc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80057a0:	4628      	mov	r0, r5
 80057a2:	f7fb fcc1 	bl	8001128 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80057a6:	4622      	mov	r2, r4
 80057a8:	4621      	mov	r1, r4
 80057aa:	f04f 30ff 	mov.w	r0, #4294967295
 80057ae:	f7fb fc65 	bl	800107c <HAL_NVIC_SetPriority>
}
 80057b2:	b015      	add	sp, #84	; 0x54
 80057b4:	bd30      	pop	{r4, r5, pc}
 80057b6:	bf00      	nop
 80057b8:	40023800 	.word	0x40023800
 80057bc:	40007000 	.word	0x40007000

080057c0 <main>:
{
 80057c0:	b508      	push	{r3, lr}
  HAL_Init();
 80057c2:	f7fb fc09 	bl	8000fd8 <HAL_Init>
  SystemClock_Config();
 80057c6:	f7ff ff9f 	bl	8005708 <SystemClock_Config>
  MX_GPIO_Init();
 80057ca:	f7ff feff 	bl	80055cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80057ce:	f000 f9a3 	bl	8005b18 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80057d2:	f000 f9c1 	bl	8005b58 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 80057d6:	f000 f97b 	bl	8005ad0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80057da:	f7ff ff47 	bl	800566c <MX_I2C1_Init>
  MX_TIM8_Init();
 80057de:	f000 f8f3 	bl	80059c8 <MX_TIM8_Init>
  MX_TIM10_Init();
 80057e2:	f000 f88f 	bl	8005904 <MX_TIM10_Init>
  Total_Init();
 80057e6:	f7fd fe7d 	bl	80034e4 <Total_Init>
  HAL_TIM_Base_Start_IT(&htim10);
 80057ea:	4803      	ldr	r0, [pc, #12]	; (80057f8 <main+0x38>)
 80057ec:	f7fc fe42 	bl	8002474 <HAL_TIM_Base_Start_IT>
	  stabilizer_Loop();
 80057f0:	f7fd fe9a 	bl	8003528 <stabilizer_Loop>
 80057f4:	e7fc      	b.n	80057f0 <main+0x30>
 80057f6:	bf00      	nop
 80057f8:	20000f98 	.word	0x20000f98

080057fc <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80057fc:	e7fe      	b.n	80057fc <_Error_Handler>
	...

08005800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005800:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005802:	4b22      	ldr	r3, [pc, #136]	; (800588c <HAL_MspInit+0x8c>)
 8005804:	2400      	movs	r4, #0
 8005806:	9400      	str	r4, [sp, #0]
 8005808:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800580a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800580e:	645a      	str	r2, [r3, #68]	; 0x44
 8005810:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005812:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005816:	9200      	str	r2, [sp, #0]
 8005818:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800581a:	9401      	str	r4, [sp, #4]
 800581c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800581e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005822:	641a      	str	r2, [r3, #64]	; 0x40
 8005824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800582a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800582c:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 800582e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005830:	f7fb fc12 	bl	8001058 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005834:	4622      	mov	r2, r4
 8005836:	4621      	mov	r1, r4
 8005838:	f06f 000b 	mvn.w	r0, #11
 800583c:	f7fb fc1e 	bl	800107c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005840:	4622      	mov	r2, r4
 8005842:	4621      	mov	r1, r4
 8005844:	f06f 000a 	mvn.w	r0, #10
 8005848:	f7fb fc18 	bl	800107c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800584c:	4622      	mov	r2, r4
 800584e:	4621      	mov	r1, r4
 8005850:	f06f 0009 	mvn.w	r0, #9
 8005854:	f7fb fc12 	bl	800107c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005858:	4622      	mov	r2, r4
 800585a:	4621      	mov	r1, r4
 800585c:	f06f 0004 	mvn.w	r0, #4
 8005860:	f7fb fc0c 	bl	800107c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005864:	4622      	mov	r2, r4
 8005866:	4621      	mov	r1, r4
 8005868:	f06f 0003 	mvn.w	r0, #3
 800586c:	f7fb fc06 	bl	800107c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005870:	4622      	mov	r2, r4
 8005872:	4621      	mov	r1, r4
 8005874:	f06f 0001 	mvn.w	r0, #1
 8005878:	f7fb fc00 	bl	800107c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800587c:	4622      	mov	r2, r4
 800587e:	4621      	mov	r1, r4
 8005880:	f04f 30ff 	mov.w	r0, #4294967295
 8005884:	f7fb fbfa 	bl	800107c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005888:	b002      	add	sp, #8
 800588a:	bd10      	pop	{r4, pc}
 800588c:	40023800 	.word	0x40023800

08005890 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005890:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005892:	f7fb fbbb 	bl	800100c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005896:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800589a:	f7fb bc52 	b.w	8001142 <HAL_SYSTICK_IRQHandler>
	...

080058a0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80058a0:	4801      	ldr	r0, [pc, #4]	; (80058a8 <USART1_IRQHandler+0x8>)
 80058a2:	f7fd b9fb 	b.w	8002c9c <HAL_UART_IRQHandler>
 80058a6:	bf00      	nop
 80058a8:	20001014 	.word	0x20001014

080058ac <USART3_IRQHandler>:
{
  /* USER CODE BEGIN USART3_IRQn 0 */


  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80058ac:	4801      	ldr	r0, [pc, #4]	; (80058b4 <USART3_IRQHandler+0x8>)
 80058ae:	f7fd b9f5 	b.w	8002c9c <HAL_UART_IRQHandler>
 80058b2:	bf00      	nop
 80058b4:	20000fd4 	.word	0x20000fd4

080058b8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80058b8:	490f      	ldr	r1, [pc, #60]	; (80058f8 <SystemInit+0x40>)
 80058ba:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80058be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80058c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80058c6:	4b0d      	ldr	r3, [pc, #52]	; (80058fc <SystemInit+0x44>)
 80058c8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80058ca:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80058cc:	f042 0201 	orr.w	r2, r2, #1
 80058d0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80058d2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80058da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80058de:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80058e0:	4a07      	ldr	r2, [pc, #28]	; (8005900 <SystemInit+0x48>)
 80058e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80058ea:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80058ec:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80058ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80058f2:	608b      	str	r3, [r1, #8]
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	e000ed00 	.word	0xe000ed00
 80058fc:	40023800 	.word	0x40023800
 8005900:	24003010 	.word	0x24003010

08005904 <MX_TIM10_Init>:
}
/* TIM10 init function */
void MX_TIM10_Init(void)
{

  htim10.Instance = TIM10;
 8005904:	480b      	ldr	r0, [pc, #44]	; (8005934 <MX_TIM10_Init+0x30>)
  htim10.Init.Prescaler = 18000;
 8005906:	490c      	ldr	r1, [pc, #48]	; (8005938 <MX_TIM10_Init+0x34>)
{
 8005908:	b508      	push	{r3, lr}
  htim10.Init.Prescaler = 18000;
 800590a:	f244 6350 	movw	r3, #18000	; 0x4650
 800590e:	e880 000a 	stmia.w	r0, {r1, r3}
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim10.Init.Period = 10000;
 8005912:	f242 7210 	movw	r2, #10000	; 0x2710
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005916:	2300      	movs	r3, #0
 8005918:	6083      	str	r3, [r0, #8]
  htim10.Init.Period = 10000;
 800591a:	60c2      	str	r2, [r0, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800591c:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800591e:	f7fc fed3 	bl	80026c8 <HAL_TIM_Base_Init>
 8005922:	b128      	cbz	r0, 8005930 <MX_TIM10_Init+0x2c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005924:	218c      	movs	r1, #140	; 0x8c
 8005926:	4805      	ldr	r0, [pc, #20]	; (800593c <MX_TIM10_Init+0x38>)
  }

}
 8005928:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800592c:	f7ff bf66 	b.w	80057fc <_Error_Handler>
 8005930:	bd08      	pop	{r3, pc}
 8005932:	bf00      	nop
 8005934:	20000f98 	.word	0x20000f98
 8005938:	40014400 	.word	0x40014400
 800593c:	08007759 	.word	0x08007759

08005940 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM8)
 8005940:	6803      	ldr	r3, [r0, #0]
 8005942:	4a11      	ldr	r2, [pc, #68]	; (8005988 <HAL_TIM_Base_MspInit+0x48>)
 8005944:	4293      	cmp	r3, r2
{
 8005946:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM8)
 8005948:	d10d      	bne.n	8005966 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800594a:	2300      	movs	r3, #0
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	4b0f      	ldr	r3, [pc, #60]	; (800598c <HAL_TIM_Base_MspInit+0x4c>)
 8005950:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005952:	f042 0202 	orr.w	r2, r2, #2
 8005956:	645a      	str	r2, [r3, #68]	; 0x44
 8005958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8005962:	b002      	add	sp, #8
 8005964:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM10)
 8005966:	4a0a      	ldr	r2, [pc, #40]	; (8005990 <HAL_TIM_Base_MspInit+0x50>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d1fa      	bne.n	8005962 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800596c:	2300      	movs	r3, #0
 800596e:	9301      	str	r3, [sp, #4]
 8005970:	4b06      	ldr	r3, [pc, #24]	; (800598c <HAL_TIM_Base_MspInit+0x4c>)
 8005972:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005974:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005978:	645a      	str	r2, [r3, #68]	; 0x44
 800597a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800597c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005980:	9301      	str	r3, [sp, #4]
 8005982:	9b01      	ldr	r3, [sp, #4]
}
 8005984:	e7ed      	b.n	8005962 <HAL_TIM_Base_MspInit+0x22>
 8005986:	bf00      	nop
 8005988:	40010400 	.word	0x40010400
 800598c:	40023800 	.word	0x40023800
 8005990:	40014400 	.word	0x40014400

08005994 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005994:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM8)
 8005996:	6802      	ldr	r2, [r0, #0]
 8005998:	4b09      	ldr	r3, [pc, #36]	; (80059c0 <HAL_TIM_MspPostInit+0x2c>)
 800599a:	429a      	cmp	r2, r3
 800599c:	d10d      	bne.n	80059ba <HAL_TIM_MspPostInit+0x26>
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800599e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80059a2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a4:	2302      	movs	r3, #2
 80059a6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059a8:	2300      	movs	r3, #0
 80059aa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80059ac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059ae:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80059b0:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059b2:	4804      	ldr	r0, [pc, #16]	; (80059c4 <HAL_TIM_MspPostInit+0x30>)
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80059b4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80059b6:	f7fb fbdb 	bl	8001170 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80059ba:	b007      	add	sp, #28
 80059bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80059c0:	40010400 	.word	0x40010400
 80059c4:	40020800 	.word	0x40020800

080059c8 <MX_TIM8_Init>:
{
 80059c8:	b510      	push	{r4, lr}
  htim8.Instance = TIM8;
 80059ca:	483e      	ldr	r0, [pc, #248]	; (8005ac4 <MX_TIM8_Init+0xfc>)
  htim8.Init.Prescaler = 6-1;
 80059cc:	4a3e      	ldr	r2, [pc, #248]	; (8005ac8 <MX_TIM8_Init+0x100>)
 80059ce:	2305      	movs	r3, #5
 80059d0:	e880 000c 	stmia.w	r0, {r2, r3}
{
 80059d4:	b094      	sub	sp, #80	; 0x50
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059d6:	2300      	movs	r3, #0
  htim8.Init.Period = 62500;
 80059d8:	f24f 4224 	movw	r2, #62500	; 0xf424
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059dc:	6083      	str	r3, [r0, #8]
  htim8.Init.Period = 62500;
 80059de:	60c2      	str	r2, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059e0:	6103      	str	r3, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 80059e2:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80059e4:	f7fc fe70 	bl	80026c8 <HAL_TIM_Base_Init>
 80059e8:	b118      	cbz	r0, 80059f2 <MX_TIM8_Init+0x2a>
    _Error_Handler(__FILE__, __LINE__);
 80059ea:	2142      	movs	r1, #66	; 0x42
 80059ec:	4837      	ldr	r0, [pc, #220]	; (8005acc <MX_TIM8_Init+0x104>)
 80059ee:	f7ff ff05 	bl	80057fc <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80059f2:	a914      	add	r1, sp, #80	; 0x50
 80059f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059f8:	f841 3d48 	str.w	r3, [r1, #-72]!
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80059fc:	4831      	ldr	r0, [pc, #196]	; (8005ac4 <MX_TIM8_Init+0xfc>)
 80059fe:	f7fc fd45 	bl	800248c <HAL_TIM_ConfigClockSource>
 8005a02:	b118      	cbz	r0, 8005a0c <MX_TIM8_Init+0x44>
    _Error_Handler(__FILE__, __LINE__);
 8005a04:	2148      	movs	r1, #72	; 0x48
 8005a06:	4831      	ldr	r0, [pc, #196]	; (8005acc <MX_TIM8_Init+0x104>)
 8005a08:	f7ff fef8 	bl	80057fc <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8005a0c:	482d      	ldr	r0, [pc, #180]	; (8005ac4 <MX_TIM8_Init+0xfc>)
 8005a0e:	f7fc fe75 	bl	80026fc <HAL_TIM_PWM_Init>
 8005a12:	b118      	cbz	r0, 8005a1c <MX_TIM8_Init+0x54>
    _Error_Handler(__FILE__, __LINE__);
 8005a14:	214d      	movs	r1, #77	; 0x4d
 8005a16:	482d      	ldr	r0, [pc, #180]	; (8005acc <MX_TIM8_Init+0x104>)
 8005a18:	f7ff fef0 	bl	80057fc <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a1c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005a1e:	4669      	mov	r1, sp
 8005a20:	4828      	ldr	r0, [pc, #160]	; (8005ac4 <MX_TIM8_Init+0xfc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a22:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a24:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005a26:	f7fc ff3b 	bl	80028a0 <HAL_TIMEx_MasterConfigSynchronization>
 8005a2a:	b118      	cbz	r0, 8005a34 <MX_TIM8_Init+0x6c>
    _Error_Handler(__FILE__, __LINE__);
 8005a2c:	2154      	movs	r1, #84	; 0x54
 8005a2e:	4827      	ldr	r0, [pc, #156]	; (8005acc <MX_TIM8_Init+0x104>)
 8005a30:	f7ff fee4 	bl	80057fc <_Error_Handler>
  sConfigOC.Pulse = 0;
 8005a34:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a36:	2460      	movs	r4, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a38:	a906      	add	r1, sp, #24
 8005a3a:	4822      	ldr	r0, [pc, #136]	; (8005ac4 <MX_TIM8_Init+0xfc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a3c:	9406      	str	r4, [sp, #24]
  sConfigOC.Pulse = 0;
 8005a3e:	9207      	str	r2, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a40:	9208      	str	r2, [sp, #32]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005a42:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a44:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005a46:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005a48:	920c      	str	r2, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a4a:	f7fc fea1 	bl	8002790 <HAL_TIM_PWM_ConfigChannel>
 8005a4e:	b118      	cbz	r0, 8005a58 <MX_TIM8_Init+0x90>
    _Error_Handler(__FILE__, __LINE__);
 8005a50:	4621      	mov	r1, r4
 8005a52:	481e      	ldr	r0, [pc, #120]	; (8005acc <MX_TIM8_Init+0x104>)
 8005a54:	f7ff fed2 	bl	80057fc <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005a58:	2204      	movs	r2, #4
 8005a5a:	a906      	add	r1, sp, #24
 8005a5c:	4819      	ldr	r0, [pc, #100]	; (8005ac4 <MX_TIM8_Init+0xfc>)
 8005a5e:	f7fc fe97 	bl	8002790 <HAL_TIM_PWM_ConfigChannel>
 8005a62:	b118      	cbz	r0, 8005a6c <MX_TIM8_Init+0xa4>
    _Error_Handler(__FILE__, __LINE__);
 8005a64:	2165      	movs	r1, #101	; 0x65
 8005a66:	4819      	ldr	r0, [pc, #100]	; (8005acc <MX_TIM8_Init+0x104>)
 8005a68:	f7ff fec8 	bl	80057fc <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005a6c:	2208      	movs	r2, #8
 8005a6e:	a906      	add	r1, sp, #24
 8005a70:	4814      	ldr	r0, [pc, #80]	; (8005ac4 <MX_TIM8_Init+0xfc>)
 8005a72:	f7fc fe8d 	bl	8002790 <HAL_TIM_PWM_ConfigChannel>
 8005a76:	b118      	cbz	r0, 8005a80 <MX_TIM8_Init+0xb8>
    _Error_Handler(__FILE__, __LINE__);
 8005a78:	216a      	movs	r1, #106	; 0x6a
 8005a7a:	4814      	ldr	r0, [pc, #80]	; (8005acc <MX_TIM8_Init+0x104>)
 8005a7c:	f7ff febe 	bl	80057fc <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005a80:	220c      	movs	r2, #12
 8005a82:	a906      	add	r1, sp, #24
 8005a84:	480f      	ldr	r0, [pc, #60]	; (8005ac4 <MX_TIM8_Init+0xfc>)
 8005a86:	f7fc fe83 	bl	8002790 <HAL_TIM_PWM_ConfigChannel>
 8005a8a:	b118      	cbz	r0, 8005a94 <MX_TIM8_Init+0xcc>
    _Error_Handler(__FILE__, __LINE__);
 8005a8c:	216f      	movs	r1, #111	; 0x6f
 8005a8e:	480f      	ldr	r0, [pc, #60]	; (8005acc <MX_TIM8_Init+0x104>)
 8005a90:	f7ff feb4 	bl	80057fc <_Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005a94:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005a96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005a9a:	a90d      	add	r1, sp, #52	; 0x34
 8005a9c:	4809      	ldr	r0, [pc, #36]	; (8005ac4 <MX_TIM8_Init+0xfc>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005a9e:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005aa0:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005aa2:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 8005aa4:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005aa6:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005aa8:	9212      	str	r2, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005aaa:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005aac:	f7fc ff1a 	bl	80028e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8005ab0:	b118      	cbz	r0, 8005aba <MX_TIM8_Init+0xf2>
    _Error_Handler(__FILE__, __LINE__);
 8005ab2:	217b      	movs	r1, #123	; 0x7b
 8005ab4:	4805      	ldr	r0, [pc, #20]	; (8005acc <MX_TIM8_Init+0x104>)
 8005ab6:	f7ff fea1 	bl	80057fc <_Error_Handler>
  HAL_TIM_MspPostInit(&htim8);
 8005aba:	4802      	ldr	r0, [pc, #8]	; (8005ac4 <MX_TIM8_Init+0xfc>)
 8005abc:	f7ff ff6a 	bl	8005994 <HAL_TIM_MspPostInit>
}
 8005ac0:	b014      	add	sp, #80	; 0x50
 8005ac2:	bd10      	pop	{r4, pc}
 8005ac4:	20000f5c 	.word	0x20000f5c
 8005ac8:	40010400 	.word	0x40010400
 8005acc:	08007759 	.word	0x08007759

08005ad0 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8005ad0:	480d      	ldr	r0, [pc, #52]	; (8005b08 <MX_USART1_UART_Init+0x38>)
  huart1.Init.BaudRate = 100000;
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
  huart1.Init.StopBits = UART_STOPBITS_2;
 8005ad2:	490e      	ldr	r1, [pc, #56]	; (8005b0c <MX_USART1_UART_Init+0x3c>)
 8005ad4:	4a0e      	ldr	r2, [pc, #56]	; (8005b10 <MX_USART1_UART_Init+0x40>)
{
 8005ad6:	b508      	push	{r3, lr}
  huart1.Init.StopBits = UART_STOPBITS_2;
 8005ad8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005adc:	f44f 5e00 	mov.w	lr, #8192	; 0x2000
 8005ae0:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
  huart1.Init.Parity = UART_PARITY_EVEN;
 8005ae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ae8:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8005aea:	2304      	movs	r3, #4
 8005aec:	6143      	str	r3, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005aee:	2300      	movs	r3, #0
 8005af0:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005af2:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005af4:	f7fd f844 	bl	8002b80 <HAL_UART_Init>
 8005af8:	b128      	cbz	r0, 8005b06 <MX_USART1_UART_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005afa:	2144      	movs	r1, #68	; 0x44
 8005afc:	4805      	ldr	r0, [pc, #20]	; (8005b14 <MX_USART1_UART_Init+0x44>)
  }

}
 8005afe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005b02:	f7ff be7b 	b.w	80057fc <_Error_Handler>
 8005b06:	bd08      	pop	{r3, pc}
 8005b08:	20001014 	.word	0x20001014
 8005b0c:	40011000 	.word	0x40011000
 8005b10:	000186a0 	.word	0x000186a0
 8005b14:	08007766 	.word	0x08007766

08005b18 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005b18:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8005b1a:	480c      	ldr	r0, [pc, #48]	; (8005b4c <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8005b1c:	4b0c      	ldr	r3, [pc, #48]	; (8005b50 <MX_USART2_UART_Init+0x38>)
 8005b1e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005b22:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b26:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005b2c:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005b2e:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b30:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b32:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b34:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b36:	f7fd f823 	bl	8002b80 <HAL_UART_Init>
 8005b3a:	b128      	cbz	r0, 8005b48 <MX_USART2_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005b3c:	2157      	movs	r1, #87	; 0x57
 8005b3e:	4805      	ldr	r0, [pc, #20]	; (8005b54 <MX_USART2_UART_Init+0x3c>)
  }

}
 8005b40:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005b44:	f7ff be5a 	b.w	80057fc <_Error_Handler>
 8005b48:	bd08      	pop	{r3, pc}
 8005b4a:	bf00      	nop
 8005b4c:	20001054 	.word	0x20001054
 8005b50:	40004400 	.word	0x40004400
 8005b54:	08007766 	.word	0x08007766

08005b58 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005b58:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8005b5a:	480c      	ldr	r0, [pc, #48]	; (8005b8c <MX_USART3_UART_Init+0x34>)
  huart3.Init.BaudRate = 115200;
 8005b5c:	4b0c      	ldr	r3, [pc, #48]	; (8005b90 <MX_USART3_UART_Init+0x38>)
 8005b5e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005b62:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005b66:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005b6c:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005b6e:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005b70:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b72:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b74:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005b76:	f7fd f803 	bl	8002b80 <HAL_UART_Init>
 8005b7a:	b128      	cbz	r0, 8005b88 <MX_USART3_UART_Init+0x30>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005b7c:	216a      	movs	r1, #106	; 0x6a
 8005b7e:	4805      	ldr	r0, [pc, #20]	; (8005b94 <MX_USART3_UART_Init+0x3c>)
  }

}
 8005b80:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005b84:	f7ff be3a 	b.w	80057fc <_Error_Handler>
 8005b88:	bd08      	pop	{r3, pc}
 8005b8a:	bf00      	nop
 8005b8c:	20000fd4 	.word	0x20000fd4
 8005b90:	40004800 	.word	0x40004800
 8005b94:	08007766 	.word	0x08007766

08005b98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 8005b9c:	6803      	ldr	r3, [r0, #0]
 8005b9e:	4a3d      	ldr	r2, [pc, #244]	; (8005c94 <HAL_UART_MspInit+0xfc>)
 8005ba0:	4293      	cmp	r3, r2
{
 8005ba2:	b088      	sub	sp, #32
  if(uartHandle->Instance==USART1)
 8005ba4:	d123      	bne.n	8005bee <HAL_UART_MspInit+0x56>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005ba6:	2400      	movs	r4, #0
 8005ba8:	4b3b      	ldr	r3, [pc, #236]	; (8005c98 <HAL_UART_MspInit+0x100>)
 8005baa:	9400      	str	r4, [sp, #0]
 8005bac:	6c59      	ldr	r1, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = Receive_TX_Pin|Receive_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bae:	483b      	ldr	r0, [pc, #236]	; (8005c9c <HAL_UART_MspInit+0x104>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8005bb0:	f041 0110 	orr.w	r1, r1, #16
 8005bb4:	6459      	str	r1, [r3, #68]	; 0x44
 8005bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb8:	f003 0310 	and.w	r3, r3, #16
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = Receive_TX_Pin|Receive_RX_Pin;
 8005bc0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005bc4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bc6:	2302      	movs	r3, #2
 8005bc8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bd2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005bd4:	2307      	movs	r3, #7
 8005bd6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bd8:	f7fb faca 	bl	8001170 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005bdc:	2025      	movs	r0, #37	; 0x25
 8005bde:	4622      	mov	r2, r4
 8005be0:	4621      	mov	r1, r4
 8005be2:	f7fb fa4b 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005be6:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005be8:	f7fb fa7c 	bl	80010e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005bec:	e01c      	b.n	8005c28 <HAL_UART_MspInit+0x90>
  else if(uartHandle->Instance==USART2)
 8005bee:	4a2c      	ldr	r2, [pc, #176]	; (8005ca0 <HAL_UART_MspInit+0x108>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d11c      	bne.n	8005c2e <HAL_UART_MspInit+0x96>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	9301      	str	r3, [sp, #4]
 8005bf8:	4b27      	ldr	r3, [pc, #156]	; (8005c98 <HAL_UART_MspInit+0x100>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bfa:	4828      	ldr	r0, [pc, #160]	; (8005c9c <HAL_UART_MspInit+0x104>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bfe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005c02:	641a      	str	r2, [r3, #64]	; 0x40
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c0a:	9301      	str	r3, [sp, #4]
 8005c0c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005c0e:	230c      	movs	r3, #12
 8005c10:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c12:	2302      	movs	r3, #2
 8005c14:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c16:	2301      	movs	r3, #1
 8005c18:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c1e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005c20:	2307      	movs	r3, #7
 8005c22:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c24:	f7fb faa4 	bl	8001170 <HAL_GPIO_Init>
}
 8005c28:	b008      	add	sp, #32
 8005c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(uartHandle->Instance==USART3)
 8005c2e:	4a1d      	ldr	r2, [pc, #116]	; (8005ca4 <HAL_UART_MspInit+0x10c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d1f9      	bne.n	8005c28 <HAL_UART_MspInit+0x90>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c34:	2400      	movs	r4, #0
 8005c36:	4b18      	ldr	r3, [pc, #96]	; (8005c98 <HAL_UART_MspInit+0x100>)
 8005c38:	9402      	str	r4, [sp, #8]
 8005c3a:	6c19      	ldr	r1, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8005c3c:	481a      	ldr	r0, [pc, #104]	; (8005ca8 <HAL_UART_MspInit+0x110>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c3e:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8005c42:	6419      	str	r1, [r3, #64]	; 0x40
 8005c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c4a:	9302      	str	r3, [sp, #8]
 8005c4c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c4e:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8005c52:	2320      	movs	r3, #32
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c54:	2701      	movs	r7, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c56:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c58:	2507      	movs	r5, #7
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8005c5a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPS_RX_Pin;
 8005c5c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c5e:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c62:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c64:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c66:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPS_RX_GPIO_Port, &GPIO_InitStruct);
 8005c68:	f7fb fa82 	bl	8001170 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8005c6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8005c70:	a903      	add	r1, sp, #12
 8005c72:	480e      	ldr	r0, [pc, #56]	; (8005cac <HAL_UART_MspInit+0x114>)
    GPIO_InitStruct.Pin = GPS_TX_Pin;
 8005c74:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c76:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005c7a:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c7c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c7e:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPS_TX_GPIO_Port, &GPIO_InitStruct);
 8005c80:	f7fb fa76 	bl	8001170 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005c84:	2027      	movs	r0, #39	; 0x27
 8005c86:	4622      	mov	r2, r4
 8005c88:	4621      	mov	r1, r4
 8005c8a:	f7fb f9f7 	bl	800107c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005c8e:	2027      	movs	r0, #39	; 0x27
 8005c90:	e7aa      	b.n	8005be8 <HAL_UART_MspInit+0x50>
 8005c92:	bf00      	nop
 8005c94:	40011000 	.word	0x40011000
 8005c98:	40023800 	.word	0x40023800
 8005c9c:	40020000 	.word	0x40020000
 8005ca0:	40004400 	.word	0x40004400
 8005ca4:	40004800 	.word	0x40004800
 8005ca8:	40020800 	.word	0x40020800
 8005cac:	40020400 	.word	0x40020400

08005cb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005cb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005ce8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005cb4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005cb6:	e003      	b.n	8005cc0 <LoopCopyDataInit>

08005cb8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005cb8:	4b0c      	ldr	r3, [pc, #48]	; (8005cec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005cba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005cbc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005cbe:	3104      	adds	r1, #4

08005cc0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005cc0:	480b      	ldr	r0, [pc, #44]	; (8005cf0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005cc2:	4b0c      	ldr	r3, [pc, #48]	; (8005cf4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005cc4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005cc6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005cc8:	d3f6      	bcc.n	8005cb8 <CopyDataInit>
  ldr  r2, =_sbss
 8005cca:	4a0b      	ldr	r2, [pc, #44]	; (8005cf8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005ccc:	e002      	b.n	8005cd4 <LoopFillZerobss>

08005cce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005cce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005cd0:	f842 3b04 	str.w	r3, [r2], #4

08005cd4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005cd4:	4b09      	ldr	r3, [pc, #36]	; (8005cfc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005cd6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005cd8:	d3f9      	bcc.n	8005cce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005cda:	f7ff fded 	bl	80058b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005cde:	f000 f815 	bl	8005d0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005ce2:	f7ff fd6d 	bl	80057c0 <main>
  bx  lr    
 8005ce6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005ce8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005cec:	08007ccc 	.word	0x08007ccc
  ldr  r0, =_sdata
 8005cf0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005cf4:	2000025c 	.word	0x2000025c
  ldr  r2, =_sbss
 8005cf8:	20000260 	.word	0x20000260
  ldr  r3, = _ebss
 8005cfc:	20001094 	.word	0x20001094

08005d00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005d00:	e7fe      	b.n	8005d00 <ADC_IRQHandler>

08005d02 <atoi>:
 8005d02:	220a      	movs	r2, #10
 8005d04:	2100      	movs	r1, #0
 8005d06:	f000 b8ad 	b.w	8005e64 <strtol>
	...

08005d0c <__libc_init_array>:
 8005d0c:	b570      	push	{r4, r5, r6, lr}
 8005d0e:	4e0d      	ldr	r6, [pc, #52]	; (8005d44 <__libc_init_array+0x38>)
 8005d10:	4c0d      	ldr	r4, [pc, #52]	; (8005d48 <__libc_init_array+0x3c>)
 8005d12:	1ba4      	subs	r4, r4, r6
 8005d14:	10a4      	asrs	r4, r4, #2
 8005d16:	2500      	movs	r5, #0
 8005d18:	42a5      	cmp	r5, r4
 8005d1a:	d109      	bne.n	8005d30 <__libc_init_array+0x24>
 8005d1c:	4e0b      	ldr	r6, [pc, #44]	; (8005d4c <__libc_init_array+0x40>)
 8005d1e:	4c0c      	ldr	r4, [pc, #48]	; (8005d50 <__libc_init_array+0x44>)
 8005d20:	f001 fcf4 	bl	800770c <_init>
 8005d24:	1ba4      	subs	r4, r4, r6
 8005d26:	10a4      	asrs	r4, r4, #2
 8005d28:	2500      	movs	r5, #0
 8005d2a:	42a5      	cmp	r5, r4
 8005d2c:	d105      	bne.n	8005d3a <__libc_init_array+0x2e>
 8005d2e:	bd70      	pop	{r4, r5, r6, pc}
 8005d30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d34:	4798      	blx	r3
 8005d36:	3501      	adds	r5, #1
 8005d38:	e7ee      	b.n	8005d18 <__libc_init_array+0xc>
 8005d3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d3e:	4798      	blx	r3
 8005d40:	3501      	adds	r5, #1
 8005d42:	e7f2      	b.n	8005d2a <__libc_init_array+0x1e>
 8005d44:	08007cc4 	.word	0x08007cc4
 8005d48:	08007cc4 	.word	0x08007cc4
 8005d4c:	08007cc4 	.word	0x08007cc4
 8005d50:	08007cc8 	.word	0x08007cc8

08005d54 <memset>:
 8005d54:	4402      	add	r2, r0
 8005d56:	4603      	mov	r3, r0
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d100      	bne.n	8005d5e <memset+0xa>
 8005d5c:	4770      	bx	lr
 8005d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8005d62:	e7f9      	b.n	8005d58 <memset+0x4>

08005d64 <_strtol_l.isra.0>:
 8005d64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d68:	4680      	mov	r8, r0
 8005d6a:	4689      	mov	r9, r1
 8005d6c:	4692      	mov	sl, r2
 8005d6e:	461f      	mov	r7, r3
 8005d70:	468b      	mov	fp, r1
 8005d72:	465d      	mov	r5, fp
 8005d74:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005d76:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d7a:	f000 f889 	bl	8005e90 <__locale_ctype_ptr_l>
 8005d7e:	4420      	add	r0, r4
 8005d80:	7846      	ldrb	r6, [r0, #1]
 8005d82:	f016 0608 	ands.w	r6, r6, #8
 8005d86:	d10b      	bne.n	8005da0 <_strtol_l.isra.0+0x3c>
 8005d88:	2c2d      	cmp	r4, #45	; 0x2d
 8005d8a:	d10b      	bne.n	8005da4 <_strtol_l.isra.0+0x40>
 8005d8c:	782c      	ldrb	r4, [r5, #0]
 8005d8e:	2601      	movs	r6, #1
 8005d90:	f10b 0502 	add.w	r5, fp, #2
 8005d94:	b167      	cbz	r7, 8005db0 <_strtol_l.isra.0+0x4c>
 8005d96:	2f10      	cmp	r7, #16
 8005d98:	d114      	bne.n	8005dc4 <_strtol_l.isra.0+0x60>
 8005d9a:	2c30      	cmp	r4, #48	; 0x30
 8005d9c:	d00a      	beq.n	8005db4 <_strtol_l.isra.0+0x50>
 8005d9e:	e011      	b.n	8005dc4 <_strtol_l.isra.0+0x60>
 8005da0:	46ab      	mov	fp, r5
 8005da2:	e7e6      	b.n	8005d72 <_strtol_l.isra.0+0xe>
 8005da4:	2c2b      	cmp	r4, #43	; 0x2b
 8005da6:	bf04      	itt	eq
 8005da8:	782c      	ldrbeq	r4, [r5, #0]
 8005daa:	f10b 0502 	addeq.w	r5, fp, #2
 8005dae:	e7f1      	b.n	8005d94 <_strtol_l.isra.0+0x30>
 8005db0:	2c30      	cmp	r4, #48	; 0x30
 8005db2:	d127      	bne.n	8005e04 <_strtol_l.isra.0+0xa0>
 8005db4:	782b      	ldrb	r3, [r5, #0]
 8005db6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005dba:	2b58      	cmp	r3, #88	; 0x58
 8005dbc:	d14b      	bne.n	8005e56 <_strtol_l.isra.0+0xf2>
 8005dbe:	786c      	ldrb	r4, [r5, #1]
 8005dc0:	2710      	movs	r7, #16
 8005dc2:	3502      	adds	r5, #2
 8005dc4:	2e00      	cmp	r6, #0
 8005dc6:	bf0c      	ite	eq
 8005dc8:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005dcc:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	fbb1 fef7 	udiv	lr, r1, r7
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	fb07 1c1e 	mls	ip, r7, lr, r1
 8005ddc:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005de0:	2b09      	cmp	r3, #9
 8005de2:	d811      	bhi.n	8005e08 <_strtol_l.isra.0+0xa4>
 8005de4:	461c      	mov	r4, r3
 8005de6:	42a7      	cmp	r7, r4
 8005de8:	dd1d      	ble.n	8005e26 <_strtol_l.isra.0+0xc2>
 8005dea:	1c53      	adds	r3, r2, #1
 8005dec:	d007      	beq.n	8005dfe <_strtol_l.isra.0+0x9a>
 8005dee:	4586      	cmp	lr, r0
 8005df0:	d316      	bcc.n	8005e20 <_strtol_l.isra.0+0xbc>
 8005df2:	d101      	bne.n	8005df8 <_strtol_l.isra.0+0x94>
 8005df4:	45a4      	cmp	ip, r4
 8005df6:	db13      	blt.n	8005e20 <_strtol_l.isra.0+0xbc>
 8005df8:	fb00 4007 	mla	r0, r0, r7, r4
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e02:	e7eb      	b.n	8005ddc <_strtol_l.isra.0+0x78>
 8005e04:	270a      	movs	r7, #10
 8005e06:	e7dd      	b.n	8005dc4 <_strtol_l.isra.0+0x60>
 8005e08:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005e0c:	2b19      	cmp	r3, #25
 8005e0e:	d801      	bhi.n	8005e14 <_strtol_l.isra.0+0xb0>
 8005e10:	3c37      	subs	r4, #55	; 0x37
 8005e12:	e7e8      	b.n	8005de6 <_strtol_l.isra.0+0x82>
 8005e14:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005e18:	2b19      	cmp	r3, #25
 8005e1a:	d804      	bhi.n	8005e26 <_strtol_l.isra.0+0xc2>
 8005e1c:	3c57      	subs	r4, #87	; 0x57
 8005e1e:	e7e2      	b.n	8005de6 <_strtol_l.isra.0+0x82>
 8005e20:	f04f 32ff 	mov.w	r2, #4294967295
 8005e24:	e7eb      	b.n	8005dfe <_strtol_l.isra.0+0x9a>
 8005e26:	1c53      	adds	r3, r2, #1
 8005e28:	d108      	bne.n	8005e3c <_strtol_l.isra.0+0xd8>
 8005e2a:	2322      	movs	r3, #34	; 0x22
 8005e2c:	f8c8 3000 	str.w	r3, [r8]
 8005e30:	4608      	mov	r0, r1
 8005e32:	f1ba 0f00 	cmp.w	sl, #0
 8005e36:	d107      	bne.n	8005e48 <_strtol_l.isra.0+0xe4>
 8005e38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3c:	b106      	cbz	r6, 8005e40 <_strtol_l.isra.0+0xdc>
 8005e3e:	4240      	negs	r0, r0
 8005e40:	f1ba 0f00 	cmp.w	sl, #0
 8005e44:	d00c      	beq.n	8005e60 <_strtol_l.isra.0+0xfc>
 8005e46:	b122      	cbz	r2, 8005e52 <_strtol_l.isra.0+0xee>
 8005e48:	3d01      	subs	r5, #1
 8005e4a:	f8ca 5000 	str.w	r5, [sl]
 8005e4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e52:	464d      	mov	r5, r9
 8005e54:	e7f9      	b.n	8005e4a <_strtol_l.isra.0+0xe6>
 8005e56:	2430      	movs	r4, #48	; 0x30
 8005e58:	2f00      	cmp	r7, #0
 8005e5a:	d1b3      	bne.n	8005dc4 <_strtol_l.isra.0+0x60>
 8005e5c:	2708      	movs	r7, #8
 8005e5e:	e7b1      	b.n	8005dc4 <_strtol_l.isra.0+0x60>
 8005e60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005e64 <strtol>:
 8005e64:	4b08      	ldr	r3, [pc, #32]	; (8005e88 <strtol+0x24>)
 8005e66:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e68:	681c      	ldr	r4, [r3, #0]
 8005e6a:	4d08      	ldr	r5, [pc, #32]	; (8005e8c <strtol+0x28>)
 8005e6c:	6a23      	ldr	r3, [r4, #32]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	bf08      	it	eq
 8005e72:	462b      	moveq	r3, r5
 8005e74:	9300      	str	r3, [sp, #0]
 8005e76:	4613      	mov	r3, r2
 8005e78:	460a      	mov	r2, r1
 8005e7a:	4601      	mov	r1, r0
 8005e7c:	4620      	mov	r0, r4
 8005e7e:	f7ff ff71 	bl	8005d64 <_strtol_l.isra.0>
 8005e82:	b003      	add	sp, #12
 8005e84:	bd30      	pop	{r4, r5, pc}
 8005e86:	bf00      	nop
 8005e88:	20000088 	.word	0x20000088
 8005e8c:	200000ec 	.word	0x200000ec

08005e90 <__locale_ctype_ptr_l>:
 8005e90:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005e94:	4770      	bx	lr

08005e96 <__ascii_mbtowc>:
 8005e96:	b082      	sub	sp, #8
 8005e98:	b901      	cbnz	r1, 8005e9c <__ascii_mbtowc+0x6>
 8005e9a:	a901      	add	r1, sp, #4
 8005e9c:	b142      	cbz	r2, 8005eb0 <__ascii_mbtowc+0x1a>
 8005e9e:	b14b      	cbz	r3, 8005eb4 <__ascii_mbtowc+0x1e>
 8005ea0:	7813      	ldrb	r3, [r2, #0]
 8005ea2:	600b      	str	r3, [r1, #0]
 8005ea4:	7812      	ldrb	r2, [r2, #0]
 8005ea6:	1c10      	adds	r0, r2, #0
 8005ea8:	bf18      	it	ne
 8005eaa:	2001      	movne	r0, #1
 8005eac:	b002      	add	sp, #8
 8005eae:	4770      	bx	lr
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	e7fb      	b.n	8005eac <__ascii_mbtowc+0x16>
 8005eb4:	f06f 0001 	mvn.w	r0, #1
 8005eb8:	e7f8      	b.n	8005eac <__ascii_mbtowc+0x16>

08005eba <__ascii_wctomb>:
 8005eba:	b149      	cbz	r1, 8005ed0 <__ascii_wctomb+0x16>
 8005ebc:	2aff      	cmp	r2, #255	; 0xff
 8005ebe:	bf85      	ittet	hi
 8005ec0:	238a      	movhi	r3, #138	; 0x8a
 8005ec2:	6003      	strhi	r3, [r0, #0]
 8005ec4:	700a      	strbls	r2, [r1, #0]
 8005ec6:	f04f 30ff 	movhi.w	r0, #4294967295
 8005eca:	bf98      	it	ls
 8005ecc:	2001      	movls	r0, #1
 8005ece:	4770      	bx	lr
 8005ed0:	4608      	mov	r0, r1
 8005ed2:	4770      	bx	lr
 8005ed4:	0000      	movs	r0, r0
	...

08005ed8 <atan>:
 8005ed8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005edc:	ec55 4b10 	vmov	r4, r5, d0
 8005ee0:	4bc7      	ldr	r3, [pc, #796]	; (8006200 <atan+0x328>)
 8005ee2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005ee6:	429e      	cmp	r6, r3
 8005ee8:	46ab      	mov	fp, r5
 8005eea:	dd18      	ble.n	8005f1e <atan+0x46>
 8005eec:	4ac5      	ldr	r2, [pc, #788]	; (8006204 <atan+0x32c>)
 8005eee:	4296      	cmp	r6, r2
 8005ef0:	dc01      	bgt.n	8005ef6 <atan+0x1e>
 8005ef2:	d109      	bne.n	8005f08 <atan+0x30>
 8005ef4:	b144      	cbz	r4, 8005f08 <atan+0x30>
 8005ef6:	4622      	mov	r2, r4
 8005ef8:	462b      	mov	r3, r5
 8005efa:	4620      	mov	r0, r4
 8005efc:	4629      	mov	r1, r5
 8005efe:	f7fa f989 	bl	8000214 <__adddf3>
 8005f02:	4604      	mov	r4, r0
 8005f04:	460d      	mov	r5, r1
 8005f06:	e006      	b.n	8005f16 <atan+0x3e>
 8005f08:	f1bb 0f00 	cmp.w	fp, #0
 8005f0c:	f300 813a 	bgt.w	8006184 <atan+0x2ac>
 8005f10:	a59f      	add	r5, pc, #636	; (adr r5, 8006190 <atan+0x2b8>)
 8005f12:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005f16:	ec45 4b10 	vmov	d0, r4, r5
 8005f1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f1e:	4bba      	ldr	r3, [pc, #744]	; (8006208 <atan+0x330>)
 8005f20:	429e      	cmp	r6, r3
 8005f22:	dc14      	bgt.n	8005f4e <atan+0x76>
 8005f24:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8005f28:	429e      	cmp	r6, r3
 8005f2a:	dc0d      	bgt.n	8005f48 <atan+0x70>
 8005f2c:	a39a      	add	r3, pc, #616	; (adr r3, 8006198 <atan+0x2c0>)
 8005f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f32:	ee10 0a10 	vmov	r0, s0
 8005f36:	4629      	mov	r1, r5
 8005f38:	f7fa f96c 	bl	8000214 <__adddf3>
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	4bb3      	ldr	r3, [pc, #716]	; (800620c <atan+0x334>)
 8005f40:	f7fa fdaa 	bl	8000a98 <__aeabi_dcmpgt>
 8005f44:	2800      	cmp	r0, #0
 8005f46:	d1e6      	bne.n	8005f16 <atan+0x3e>
 8005f48:	f04f 3aff 	mov.w	sl, #4294967295
 8005f4c:	e02b      	b.n	8005fa6 <atan+0xce>
 8005f4e:	f000 f96b 	bl	8006228 <fabs>
 8005f52:	4baf      	ldr	r3, [pc, #700]	; (8006210 <atan+0x338>)
 8005f54:	429e      	cmp	r6, r3
 8005f56:	ec55 4b10 	vmov	r4, r5, d0
 8005f5a:	f300 80bf 	bgt.w	80060dc <atan+0x204>
 8005f5e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8005f62:	429e      	cmp	r6, r3
 8005f64:	f300 80a0 	bgt.w	80060a8 <atan+0x1d0>
 8005f68:	ee10 2a10 	vmov	r2, s0
 8005f6c:	ee10 0a10 	vmov	r0, s0
 8005f70:	462b      	mov	r3, r5
 8005f72:	4629      	mov	r1, r5
 8005f74:	f7fa f94e 	bl	8000214 <__adddf3>
 8005f78:	2200      	movs	r2, #0
 8005f7a:	4ba4      	ldr	r3, [pc, #656]	; (800620c <atan+0x334>)
 8005f7c:	f7fa f948 	bl	8000210 <__aeabi_dsub>
 8005f80:	2200      	movs	r2, #0
 8005f82:	4606      	mov	r6, r0
 8005f84:	460f      	mov	r7, r1
 8005f86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	f7fa f941 	bl	8000214 <__adddf3>
 8005f92:	4602      	mov	r2, r0
 8005f94:	460b      	mov	r3, r1
 8005f96:	4630      	mov	r0, r6
 8005f98:	4639      	mov	r1, r7
 8005f9a:	f7fa fc17 	bl	80007cc <__aeabi_ddiv>
 8005f9e:	f04f 0a00 	mov.w	sl, #0
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	460d      	mov	r5, r1
 8005fa6:	4622      	mov	r2, r4
 8005fa8:	462b      	mov	r3, r5
 8005faa:	4620      	mov	r0, r4
 8005fac:	4629      	mov	r1, r5
 8005fae:	f7fa fae3 	bl	8000578 <__aeabi_dmul>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	4680      	mov	r8, r0
 8005fb8:	4689      	mov	r9, r1
 8005fba:	f7fa fadd 	bl	8000578 <__aeabi_dmul>
 8005fbe:	a378      	add	r3, pc, #480	; (adr r3, 80061a0 <atan+0x2c8>)
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	4606      	mov	r6, r0
 8005fc6:	460f      	mov	r7, r1
 8005fc8:	f7fa fad6 	bl	8000578 <__aeabi_dmul>
 8005fcc:	a376      	add	r3, pc, #472	; (adr r3, 80061a8 <atan+0x2d0>)
 8005fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd2:	f7fa f91f 	bl	8000214 <__adddf3>
 8005fd6:	4632      	mov	r2, r6
 8005fd8:	463b      	mov	r3, r7
 8005fda:	f7fa facd 	bl	8000578 <__aeabi_dmul>
 8005fde:	a374      	add	r3, pc, #464	; (adr r3, 80061b0 <atan+0x2d8>)
 8005fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe4:	f7fa f916 	bl	8000214 <__adddf3>
 8005fe8:	4632      	mov	r2, r6
 8005fea:	463b      	mov	r3, r7
 8005fec:	f7fa fac4 	bl	8000578 <__aeabi_dmul>
 8005ff0:	a371      	add	r3, pc, #452	; (adr r3, 80061b8 <atan+0x2e0>)
 8005ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff6:	f7fa f90d 	bl	8000214 <__adddf3>
 8005ffa:	4632      	mov	r2, r6
 8005ffc:	463b      	mov	r3, r7
 8005ffe:	f7fa fabb 	bl	8000578 <__aeabi_dmul>
 8006002:	a36f      	add	r3, pc, #444	; (adr r3, 80061c0 <atan+0x2e8>)
 8006004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006008:	f7fa f904 	bl	8000214 <__adddf3>
 800600c:	4632      	mov	r2, r6
 800600e:	463b      	mov	r3, r7
 8006010:	f7fa fab2 	bl	8000578 <__aeabi_dmul>
 8006014:	a36c      	add	r3, pc, #432	; (adr r3, 80061c8 <atan+0x2f0>)
 8006016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601a:	f7fa f8fb 	bl	8000214 <__adddf3>
 800601e:	4642      	mov	r2, r8
 8006020:	464b      	mov	r3, r9
 8006022:	f7fa faa9 	bl	8000578 <__aeabi_dmul>
 8006026:	a36a      	add	r3, pc, #424	; (adr r3, 80061d0 <atan+0x2f8>)
 8006028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602c:	4680      	mov	r8, r0
 800602e:	4689      	mov	r9, r1
 8006030:	4630      	mov	r0, r6
 8006032:	4639      	mov	r1, r7
 8006034:	f7fa faa0 	bl	8000578 <__aeabi_dmul>
 8006038:	a367      	add	r3, pc, #412	; (adr r3, 80061d8 <atan+0x300>)
 800603a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800603e:	f7fa f8e7 	bl	8000210 <__aeabi_dsub>
 8006042:	4632      	mov	r2, r6
 8006044:	463b      	mov	r3, r7
 8006046:	f7fa fa97 	bl	8000578 <__aeabi_dmul>
 800604a:	a365      	add	r3, pc, #404	; (adr r3, 80061e0 <atan+0x308>)
 800604c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006050:	f7fa f8de 	bl	8000210 <__aeabi_dsub>
 8006054:	4632      	mov	r2, r6
 8006056:	463b      	mov	r3, r7
 8006058:	f7fa fa8e 	bl	8000578 <__aeabi_dmul>
 800605c:	a362      	add	r3, pc, #392	; (adr r3, 80061e8 <atan+0x310>)
 800605e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006062:	f7fa f8d5 	bl	8000210 <__aeabi_dsub>
 8006066:	4632      	mov	r2, r6
 8006068:	463b      	mov	r3, r7
 800606a:	f7fa fa85 	bl	8000578 <__aeabi_dmul>
 800606e:	a360      	add	r3, pc, #384	; (adr r3, 80061f0 <atan+0x318>)
 8006070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006074:	f7fa f8cc 	bl	8000210 <__aeabi_dsub>
 8006078:	4632      	mov	r2, r6
 800607a:	463b      	mov	r3, r7
 800607c:	f7fa fa7c 	bl	8000578 <__aeabi_dmul>
 8006080:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006084:	4602      	mov	r2, r0
 8006086:	460b      	mov	r3, r1
 8006088:	d155      	bne.n	8006136 <atan+0x25e>
 800608a:	4640      	mov	r0, r8
 800608c:	4649      	mov	r1, r9
 800608e:	f7fa f8c1 	bl	8000214 <__adddf3>
 8006092:	4622      	mov	r2, r4
 8006094:	462b      	mov	r3, r5
 8006096:	f7fa fa6f 	bl	8000578 <__aeabi_dmul>
 800609a:	4602      	mov	r2, r0
 800609c:	460b      	mov	r3, r1
 800609e:	4620      	mov	r0, r4
 80060a0:	4629      	mov	r1, r5
 80060a2:	f7fa f8b5 	bl	8000210 <__aeabi_dsub>
 80060a6:	e72c      	b.n	8005f02 <atan+0x2a>
 80060a8:	ee10 0a10 	vmov	r0, s0
 80060ac:	2200      	movs	r2, #0
 80060ae:	4b57      	ldr	r3, [pc, #348]	; (800620c <atan+0x334>)
 80060b0:	4629      	mov	r1, r5
 80060b2:	f7fa f8ad 	bl	8000210 <__aeabi_dsub>
 80060b6:	2200      	movs	r2, #0
 80060b8:	4606      	mov	r6, r0
 80060ba:	460f      	mov	r7, r1
 80060bc:	4b53      	ldr	r3, [pc, #332]	; (800620c <atan+0x334>)
 80060be:	4620      	mov	r0, r4
 80060c0:	4629      	mov	r1, r5
 80060c2:	f7fa f8a7 	bl	8000214 <__adddf3>
 80060c6:	4602      	mov	r2, r0
 80060c8:	460b      	mov	r3, r1
 80060ca:	4630      	mov	r0, r6
 80060cc:	4639      	mov	r1, r7
 80060ce:	f7fa fb7d 	bl	80007cc <__aeabi_ddiv>
 80060d2:	f04f 0a01 	mov.w	sl, #1
 80060d6:	4604      	mov	r4, r0
 80060d8:	460d      	mov	r5, r1
 80060da:	e764      	b.n	8005fa6 <atan+0xce>
 80060dc:	4b4d      	ldr	r3, [pc, #308]	; (8006214 <atan+0x33c>)
 80060de:	429e      	cmp	r6, r3
 80060e0:	dc1d      	bgt.n	800611e <atan+0x246>
 80060e2:	ee10 0a10 	vmov	r0, s0
 80060e6:	2200      	movs	r2, #0
 80060e8:	4b4b      	ldr	r3, [pc, #300]	; (8006218 <atan+0x340>)
 80060ea:	4629      	mov	r1, r5
 80060ec:	f7fa f890 	bl	8000210 <__aeabi_dsub>
 80060f0:	2200      	movs	r2, #0
 80060f2:	4606      	mov	r6, r0
 80060f4:	460f      	mov	r7, r1
 80060f6:	4b48      	ldr	r3, [pc, #288]	; (8006218 <atan+0x340>)
 80060f8:	4620      	mov	r0, r4
 80060fa:	4629      	mov	r1, r5
 80060fc:	f7fa fa3c 	bl	8000578 <__aeabi_dmul>
 8006100:	2200      	movs	r2, #0
 8006102:	4b42      	ldr	r3, [pc, #264]	; (800620c <atan+0x334>)
 8006104:	f7fa f886 	bl	8000214 <__adddf3>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	4630      	mov	r0, r6
 800610e:	4639      	mov	r1, r7
 8006110:	f7fa fb5c 	bl	80007cc <__aeabi_ddiv>
 8006114:	f04f 0a02 	mov.w	sl, #2
 8006118:	4604      	mov	r4, r0
 800611a:	460d      	mov	r5, r1
 800611c:	e743      	b.n	8005fa6 <atan+0xce>
 800611e:	462b      	mov	r3, r5
 8006120:	ee10 2a10 	vmov	r2, s0
 8006124:	2000      	movs	r0, #0
 8006126:	493d      	ldr	r1, [pc, #244]	; (800621c <atan+0x344>)
 8006128:	f7fa fb50 	bl	80007cc <__aeabi_ddiv>
 800612c:	f04f 0a03 	mov.w	sl, #3
 8006130:	4604      	mov	r4, r0
 8006132:	460d      	mov	r5, r1
 8006134:	e737      	b.n	8005fa6 <atan+0xce>
 8006136:	4640      	mov	r0, r8
 8006138:	4649      	mov	r1, r9
 800613a:	f7fa f86b 	bl	8000214 <__adddf3>
 800613e:	4622      	mov	r2, r4
 8006140:	462b      	mov	r3, r5
 8006142:	f7fa fa19 	bl	8000578 <__aeabi_dmul>
 8006146:	4e36      	ldr	r6, [pc, #216]	; (8006220 <atan+0x348>)
 8006148:	4b36      	ldr	r3, [pc, #216]	; (8006224 <atan+0x34c>)
 800614a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800614e:	4456      	add	r6, sl
 8006150:	449a      	add	sl, r3
 8006152:	e9da 2300 	ldrd	r2, r3, [sl]
 8006156:	f7fa f85b 	bl	8000210 <__aeabi_dsub>
 800615a:	4622      	mov	r2, r4
 800615c:	462b      	mov	r3, r5
 800615e:	f7fa f857 	bl	8000210 <__aeabi_dsub>
 8006162:	4602      	mov	r2, r0
 8006164:	460b      	mov	r3, r1
 8006166:	e9d6 0100 	ldrd	r0, r1, [r6]
 800616a:	f7fa f851 	bl	8000210 <__aeabi_dsub>
 800616e:	f1bb 0f00 	cmp.w	fp, #0
 8006172:	4604      	mov	r4, r0
 8006174:	460d      	mov	r5, r1
 8006176:	f6bf aece 	bge.w	8005f16 <atan+0x3e>
 800617a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800617e:	4604      	mov	r4, r0
 8006180:	461d      	mov	r5, r3
 8006182:	e6c8      	b.n	8005f16 <atan+0x3e>
 8006184:	a51c      	add	r5, pc, #112	; (adr r5, 80061f8 <atan+0x320>)
 8006186:	e9d5 4500 	ldrd	r4, r5, [r5]
 800618a:	e6c4      	b.n	8005f16 <atan+0x3e>
 800618c:	f3af 8000 	nop.w
 8006190:	54442d18 	.word	0x54442d18
 8006194:	bff921fb 	.word	0xbff921fb
 8006198:	8800759c 	.word	0x8800759c
 800619c:	7e37e43c 	.word	0x7e37e43c
 80061a0:	e322da11 	.word	0xe322da11
 80061a4:	3f90ad3a 	.word	0x3f90ad3a
 80061a8:	24760deb 	.word	0x24760deb
 80061ac:	3fa97b4b 	.word	0x3fa97b4b
 80061b0:	a0d03d51 	.word	0xa0d03d51
 80061b4:	3fb10d66 	.word	0x3fb10d66
 80061b8:	c54c206e 	.word	0xc54c206e
 80061bc:	3fb745cd 	.word	0x3fb745cd
 80061c0:	920083ff 	.word	0x920083ff
 80061c4:	3fc24924 	.word	0x3fc24924
 80061c8:	5555550d 	.word	0x5555550d
 80061cc:	3fd55555 	.word	0x3fd55555
 80061d0:	2c6a6c2f 	.word	0x2c6a6c2f
 80061d4:	bfa2b444 	.word	0xbfa2b444
 80061d8:	52defd9a 	.word	0x52defd9a
 80061dc:	3fadde2d 	.word	0x3fadde2d
 80061e0:	af749a6d 	.word	0xaf749a6d
 80061e4:	3fb3b0f2 	.word	0x3fb3b0f2
 80061e8:	fe231671 	.word	0xfe231671
 80061ec:	3fbc71c6 	.word	0x3fbc71c6
 80061f0:	9998ebc4 	.word	0x9998ebc4
 80061f4:	3fc99999 	.word	0x3fc99999
 80061f8:	54442d18 	.word	0x54442d18
 80061fc:	3ff921fb 	.word	0x3ff921fb
 8006200:	440fffff 	.word	0x440fffff
 8006204:	7ff00000 	.word	0x7ff00000
 8006208:	3fdbffff 	.word	0x3fdbffff
 800620c:	3ff00000 	.word	0x3ff00000
 8006210:	3ff2ffff 	.word	0x3ff2ffff
 8006214:	40037fff 	.word	0x40037fff
 8006218:	3ff80000 	.word	0x3ff80000
 800621c:	bff00000 	.word	0xbff00000
 8006220:	08007880 	.word	0x08007880
 8006224:	080078a0 	.word	0x080078a0

08006228 <fabs>:
 8006228:	ec53 2b10 	vmov	r2, r3, d0
 800622c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006230:	ec43 2b10 	vmov	d0, r2, r3
 8006234:	4770      	bx	lr
	...

08006238 <cosf>:
 8006238:	ee10 3a10 	vmov	r3, s0
 800623c:	b507      	push	{r0, r1, r2, lr}
 800623e:	4a1c      	ldr	r2, [pc, #112]	; (80062b0 <cosf+0x78>)
 8006240:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006244:	4293      	cmp	r3, r2
 8006246:	dc04      	bgt.n	8006252 <cosf+0x1a>
 8006248:	eddf 0a1a 	vldr	s1, [pc, #104]	; 80062b4 <cosf+0x7c>
 800624c:	f000 fdc0 	bl	8006dd0 <__kernel_cosf>
 8006250:	e004      	b.n	800625c <cosf+0x24>
 8006252:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006256:	db04      	blt.n	8006262 <cosf+0x2a>
 8006258:	ee30 0a40 	vsub.f32	s0, s0, s0
 800625c:	b003      	add	sp, #12
 800625e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006262:	4668      	mov	r0, sp
 8006264:	f000 fc40 	bl	8006ae8 <__ieee754_rem_pio2f>
 8006268:	f000 0003 	and.w	r0, r0, #3
 800626c:	2801      	cmp	r0, #1
 800626e:	d007      	beq.n	8006280 <cosf+0x48>
 8006270:	2802      	cmp	r0, #2
 8006272:	d00e      	beq.n	8006292 <cosf+0x5a>
 8006274:	b9a0      	cbnz	r0, 80062a0 <cosf+0x68>
 8006276:	eddd 0a01 	vldr	s1, [sp, #4]
 800627a:	ed9d 0a00 	vldr	s0, [sp]
 800627e:	e7e5      	b.n	800624c <cosf+0x14>
 8006280:	eddd 0a01 	vldr	s1, [sp, #4]
 8006284:	ed9d 0a00 	vldr	s0, [sp]
 8006288:	f001 f85e 	bl	8007348 <__kernel_sinf>
 800628c:	eeb1 0a40 	vneg.f32	s0, s0
 8006290:	e7e4      	b.n	800625c <cosf+0x24>
 8006292:	eddd 0a01 	vldr	s1, [sp, #4]
 8006296:	ed9d 0a00 	vldr	s0, [sp]
 800629a:	f000 fd99 	bl	8006dd0 <__kernel_cosf>
 800629e:	e7f5      	b.n	800628c <cosf+0x54>
 80062a0:	2001      	movs	r0, #1
 80062a2:	eddd 0a01 	vldr	s1, [sp, #4]
 80062a6:	ed9d 0a00 	vldr	s0, [sp]
 80062aa:	f001 f84d 	bl	8007348 <__kernel_sinf>
 80062ae:	e7d5      	b.n	800625c <cosf+0x24>
 80062b0:	3f490fd8 	.word	0x3f490fd8
 80062b4:	00000000 	.word	0x00000000

080062b8 <sinf>:
 80062b8:	ee10 3a10 	vmov	r3, s0
 80062bc:	b507      	push	{r0, r1, r2, lr}
 80062be:	4a1d      	ldr	r2, [pc, #116]	; (8006334 <sinf+0x7c>)
 80062c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80062c4:	4293      	cmp	r3, r2
 80062c6:	dc05      	bgt.n	80062d4 <sinf+0x1c>
 80062c8:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8006338 <sinf+0x80>
 80062cc:	2000      	movs	r0, #0
 80062ce:	f001 f83b 	bl	8007348 <__kernel_sinf>
 80062d2:	e004      	b.n	80062de <sinf+0x26>
 80062d4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80062d8:	db04      	blt.n	80062e4 <sinf+0x2c>
 80062da:	ee30 0a40 	vsub.f32	s0, s0, s0
 80062de:	b003      	add	sp, #12
 80062e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80062e4:	4668      	mov	r0, sp
 80062e6:	f000 fbff 	bl	8006ae8 <__ieee754_rem_pio2f>
 80062ea:	f000 0003 	and.w	r0, r0, #3
 80062ee:	2801      	cmp	r0, #1
 80062f0:	d008      	beq.n	8006304 <sinf+0x4c>
 80062f2:	2802      	cmp	r0, #2
 80062f4:	d00d      	beq.n	8006312 <sinf+0x5a>
 80062f6:	b9b0      	cbnz	r0, 8006326 <sinf+0x6e>
 80062f8:	2001      	movs	r0, #1
 80062fa:	eddd 0a01 	vldr	s1, [sp, #4]
 80062fe:	ed9d 0a00 	vldr	s0, [sp]
 8006302:	e7e4      	b.n	80062ce <sinf+0x16>
 8006304:	eddd 0a01 	vldr	s1, [sp, #4]
 8006308:	ed9d 0a00 	vldr	s0, [sp]
 800630c:	f000 fd60 	bl	8006dd0 <__kernel_cosf>
 8006310:	e7e5      	b.n	80062de <sinf+0x26>
 8006312:	2001      	movs	r0, #1
 8006314:	eddd 0a01 	vldr	s1, [sp, #4]
 8006318:	ed9d 0a00 	vldr	s0, [sp]
 800631c:	f001 f814 	bl	8007348 <__kernel_sinf>
 8006320:	eeb1 0a40 	vneg.f32	s0, s0
 8006324:	e7db      	b.n	80062de <sinf+0x26>
 8006326:	eddd 0a01 	vldr	s1, [sp, #4]
 800632a:	ed9d 0a00 	vldr	s0, [sp]
 800632e:	f000 fd4f 	bl	8006dd0 <__kernel_cosf>
 8006332:	e7f5      	b.n	8006320 <sinf+0x68>
 8006334:	3f490fd8 	.word	0x3f490fd8
 8006338:	00000000 	.word	0x00000000

0800633c <atan2>:
 800633c:	f000 b8b4 	b.w	80064a8 <__ieee754_atan2>

08006340 <sqrt>:
 8006340:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006344:	ed2d 8b02 	vpush	{d8}
 8006348:	b08b      	sub	sp, #44	; 0x2c
 800634a:	ec55 4b10 	vmov	r4, r5, d0
 800634e:	f000 f985 	bl	800665c <__ieee754_sqrt>
 8006352:	4b26      	ldr	r3, [pc, #152]	; (80063ec <sqrt+0xac>)
 8006354:	eeb0 8a40 	vmov.f32	s16, s0
 8006358:	eef0 8a60 	vmov.f32	s17, s1
 800635c:	f993 6000 	ldrsb.w	r6, [r3]
 8006360:	1c73      	adds	r3, r6, #1
 8006362:	d02a      	beq.n	80063ba <sqrt+0x7a>
 8006364:	4622      	mov	r2, r4
 8006366:	462b      	mov	r3, r5
 8006368:	4620      	mov	r0, r4
 800636a:	4629      	mov	r1, r5
 800636c:	f7fa fb9e 	bl	8000aac <__aeabi_dcmpun>
 8006370:	4607      	mov	r7, r0
 8006372:	bb10      	cbnz	r0, 80063ba <sqrt+0x7a>
 8006374:	f04f 0800 	mov.w	r8, #0
 8006378:	f04f 0900 	mov.w	r9, #0
 800637c:	4642      	mov	r2, r8
 800637e:	464b      	mov	r3, r9
 8006380:	4620      	mov	r0, r4
 8006382:	4629      	mov	r1, r5
 8006384:	f7fa fb6a 	bl	8000a5c <__aeabi_dcmplt>
 8006388:	b1b8      	cbz	r0, 80063ba <sqrt+0x7a>
 800638a:	2301      	movs	r3, #1
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	4b18      	ldr	r3, [pc, #96]	; (80063f0 <sqrt+0xb0>)
 8006390:	9301      	str	r3, [sp, #4]
 8006392:	9708      	str	r7, [sp, #32]
 8006394:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006398:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800639c:	b9b6      	cbnz	r6, 80063cc <sqrt+0x8c>
 800639e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80063a2:	4668      	mov	r0, sp
 80063a4:	f001 f818 	bl	80073d8 <matherr>
 80063a8:	b1d0      	cbz	r0, 80063e0 <sqrt+0xa0>
 80063aa:	9b08      	ldr	r3, [sp, #32]
 80063ac:	b11b      	cbz	r3, 80063b6 <sqrt+0x76>
 80063ae:	f001 f9a7 	bl	8007700 <__errno>
 80063b2:	9b08      	ldr	r3, [sp, #32]
 80063b4:	6003      	str	r3, [r0, #0]
 80063b6:	ed9d 8b06 	vldr	d8, [sp, #24]
 80063ba:	eeb0 0a48 	vmov.f32	s0, s16
 80063be:	eef0 0a68 	vmov.f32	s1, s17
 80063c2:	b00b      	add	sp, #44	; 0x2c
 80063c4:	ecbd 8b02 	vpop	{d8}
 80063c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80063cc:	4642      	mov	r2, r8
 80063ce:	464b      	mov	r3, r9
 80063d0:	4640      	mov	r0, r8
 80063d2:	4649      	mov	r1, r9
 80063d4:	f7fa f9fa 	bl	80007cc <__aeabi_ddiv>
 80063d8:	2e02      	cmp	r6, #2
 80063da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063de:	d1e0      	bne.n	80063a2 <sqrt+0x62>
 80063e0:	f001 f98e 	bl	8007700 <__errno>
 80063e4:	2321      	movs	r3, #33	; 0x21
 80063e6:	6003      	str	r3, [r0, #0]
 80063e8:	e7df      	b.n	80063aa <sqrt+0x6a>
 80063ea:	bf00      	nop
 80063ec:	20000258 	.word	0x20000258
 80063f0:	080078c0 	.word	0x080078c0

080063f4 <asinf>:
 80063f4:	b510      	push	{r4, lr}
 80063f6:	ed2d 8b02 	vpush	{d8}
 80063fa:	4c27      	ldr	r4, [pc, #156]	; (8006498 <asinf+0xa4>)
 80063fc:	b08a      	sub	sp, #40	; 0x28
 80063fe:	eeb0 8a40 	vmov.f32	s16, s0
 8006402:	f000 f9db 	bl	80067bc <__ieee754_asinf>
 8006406:	f994 3000 	ldrsb.w	r3, [r4]
 800640a:	3301      	adds	r3, #1
 800640c:	eef0 8a40 	vmov.f32	s17, s0
 8006410:	d03c      	beq.n	800648c <asinf+0x98>
 8006412:	eeb4 8a48 	vcmp.f32	s16, s16
 8006416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800641a:	d637      	bvs.n	800648c <asinf+0x98>
 800641c:	eeb0 0a48 	vmov.f32	s0, s16
 8006420:	f001 f8b8 	bl	8007594 <fabsf>
 8006424:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006428:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800642c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006430:	dd2c      	ble.n	800648c <asinf+0x98>
 8006432:	2301      	movs	r3, #1
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	4b19      	ldr	r3, [pc, #100]	; (800649c <asinf+0xa8>)
 8006438:	9301      	str	r3, [sp, #4]
 800643a:	ee18 0a10 	vmov	r0, s16
 800643e:	2300      	movs	r3, #0
 8006440:	9308      	str	r3, [sp, #32]
 8006442:	f7fa f845 	bl	80004d0 <__aeabi_f2d>
 8006446:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800644a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800644e:	4814      	ldr	r0, [pc, #80]	; (80064a0 <asinf+0xac>)
 8006450:	f000 ffc6 	bl	80073e0 <nan>
 8006454:	f994 3000 	ldrsb.w	r3, [r4]
 8006458:	2b02      	cmp	r3, #2
 800645a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800645e:	d104      	bne.n	800646a <asinf+0x76>
 8006460:	f001 f94e 	bl	8007700 <__errno>
 8006464:	2321      	movs	r3, #33	; 0x21
 8006466:	6003      	str	r3, [r0, #0]
 8006468:	e004      	b.n	8006474 <asinf+0x80>
 800646a:	4668      	mov	r0, sp
 800646c:	f000 ffb4 	bl	80073d8 <matherr>
 8006470:	2800      	cmp	r0, #0
 8006472:	d0f5      	beq.n	8006460 <asinf+0x6c>
 8006474:	9b08      	ldr	r3, [sp, #32]
 8006476:	b11b      	cbz	r3, 8006480 <asinf+0x8c>
 8006478:	f001 f942 	bl	8007700 <__errno>
 800647c:	9b08      	ldr	r3, [sp, #32]
 800647e:	6003      	str	r3, [r0, #0]
 8006480:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006484:	f7fa fb70 	bl	8000b68 <__aeabi_d2f>
 8006488:	ee08 0a90 	vmov	s17, r0
 800648c:	eeb0 0a68 	vmov.f32	s0, s17
 8006490:	b00a      	add	sp, #40	; 0x28
 8006492:	ecbd 8b02 	vpop	{d8}
 8006496:	bd10      	pop	{r4, pc}
 8006498:	20000258 	.word	0x20000258
 800649c:	080078c5 	.word	0x080078c5
 80064a0:	0800777c 	.word	0x0800777c

080064a4 <atan2f>:
 80064a4:	f000 ba72 	b.w	800698c <__ieee754_atan2f>

080064a8 <__ieee754_atan2>:
 80064a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064ac:	ec57 6b11 	vmov	r6, r7, d1
 80064b0:	4273      	negs	r3, r6
 80064b2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80064b6:	4333      	orrs	r3, r6
 80064b8:	f8df c19c 	ldr.w	ip, [pc, #412]	; 8006658 <__ieee754_atan2+0x1b0>
 80064bc:	ec51 0b10 	vmov	r0, r1, d0
 80064c0:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80064c4:	4563      	cmp	r3, ip
 80064c6:	ee11 8a10 	vmov	r8, s2
 80064ca:	ee10 9a10 	vmov	r9, s0
 80064ce:	468e      	mov	lr, r1
 80064d0:	d807      	bhi.n	80064e2 <__ieee754_atan2+0x3a>
 80064d2:	4244      	negs	r4, r0
 80064d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80064d8:	4304      	orrs	r4, r0
 80064da:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80064de:	4564      	cmp	r4, ip
 80064e0:	d907      	bls.n	80064f2 <__ieee754_atan2+0x4a>
 80064e2:	4632      	mov	r2, r6
 80064e4:	463b      	mov	r3, r7
 80064e6:	f7f9 fe95 	bl	8000214 <__adddf3>
 80064ea:	ec41 0b10 	vmov	d0, r0, r1
 80064ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064f2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80064f6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80064fa:	4334      	orrs	r4, r6
 80064fc:	d103      	bne.n	8006506 <__ieee754_atan2+0x5e>
 80064fe:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006502:	f7ff bce9 	b.w	8005ed8 <atan>
 8006506:	17bc      	asrs	r4, r7, #30
 8006508:	f004 0402 	and.w	r4, r4, #2
 800650c:	ea59 0903 	orrs.w	r9, r9, r3
 8006510:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8006514:	d107      	bne.n	8006526 <__ieee754_atan2+0x7e>
 8006516:	2c02      	cmp	r4, #2
 8006518:	d030      	beq.n	800657c <__ieee754_atan2+0xd4>
 800651a:	2c03      	cmp	r4, #3
 800651c:	d1e5      	bne.n	80064ea <__ieee754_atan2+0x42>
 800651e:	a13c      	add	r1, pc, #240	; (adr r1, 8006610 <__ieee754_atan2+0x168>)
 8006520:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006524:	e7e1      	b.n	80064ea <__ieee754_atan2+0x42>
 8006526:	ea58 0802 	orrs.w	r8, r8, r2
 800652a:	d106      	bne.n	800653a <__ieee754_atan2+0x92>
 800652c:	f1be 0f00 	cmp.w	lr, #0
 8006530:	da6a      	bge.n	8006608 <__ieee754_atan2+0x160>
 8006532:	a139      	add	r1, pc, #228	; (adr r1, 8006618 <__ieee754_atan2+0x170>)
 8006534:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006538:	e7d7      	b.n	80064ea <__ieee754_atan2+0x42>
 800653a:	4562      	cmp	r2, ip
 800653c:	d122      	bne.n	8006584 <__ieee754_atan2+0xdc>
 800653e:	4293      	cmp	r3, r2
 8006540:	d111      	bne.n	8006566 <__ieee754_atan2+0xbe>
 8006542:	2c02      	cmp	r4, #2
 8006544:	d007      	beq.n	8006556 <__ieee754_atan2+0xae>
 8006546:	2c03      	cmp	r4, #3
 8006548:	d009      	beq.n	800655e <__ieee754_atan2+0xb6>
 800654a:	2c01      	cmp	r4, #1
 800654c:	d156      	bne.n	80065fc <__ieee754_atan2+0x154>
 800654e:	a134      	add	r1, pc, #208	; (adr r1, 8006620 <__ieee754_atan2+0x178>)
 8006550:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006554:	e7c9      	b.n	80064ea <__ieee754_atan2+0x42>
 8006556:	a134      	add	r1, pc, #208	; (adr r1, 8006628 <__ieee754_atan2+0x180>)
 8006558:	e9d1 0100 	ldrd	r0, r1, [r1]
 800655c:	e7c5      	b.n	80064ea <__ieee754_atan2+0x42>
 800655e:	a134      	add	r1, pc, #208	; (adr r1, 8006630 <__ieee754_atan2+0x188>)
 8006560:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006564:	e7c1      	b.n	80064ea <__ieee754_atan2+0x42>
 8006566:	2c02      	cmp	r4, #2
 8006568:	d008      	beq.n	800657c <__ieee754_atan2+0xd4>
 800656a:	2c03      	cmp	r4, #3
 800656c:	d0d7      	beq.n	800651e <__ieee754_atan2+0x76>
 800656e:	2c01      	cmp	r4, #1
 8006570:	f04f 0000 	mov.w	r0, #0
 8006574:	d146      	bne.n	8006604 <__ieee754_atan2+0x15c>
 8006576:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800657a:	e7b6      	b.n	80064ea <__ieee754_atan2+0x42>
 800657c:	a12e      	add	r1, pc, #184	; (adr r1, 8006638 <__ieee754_atan2+0x190>)
 800657e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006582:	e7b2      	b.n	80064ea <__ieee754_atan2+0x42>
 8006584:	4563      	cmp	r3, ip
 8006586:	d0d1      	beq.n	800652c <__ieee754_atan2+0x84>
 8006588:	1a9b      	subs	r3, r3, r2
 800658a:	151b      	asrs	r3, r3, #20
 800658c:	2b3c      	cmp	r3, #60	; 0x3c
 800658e:	dc1e      	bgt.n	80065ce <__ieee754_atan2+0x126>
 8006590:	2f00      	cmp	r7, #0
 8006592:	da01      	bge.n	8006598 <__ieee754_atan2+0xf0>
 8006594:	333c      	adds	r3, #60	; 0x3c
 8006596:	db1e      	blt.n	80065d6 <__ieee754_atan2+0x12e>
 8006598:	4632      	mov	r2, r6
 800659a:	463b      	mov	r3, r7
 800659c:	f7fa f916 	bl	80007cc <__aeabi_ddiv>
 80065a0:	ec41 0b10 	vmov	d0, r0, r1
 80065a4:	f7ff fe40 	bl	8006228 <fabs>
 80065a8:	f7ff fc96 	bl	8005ed8 <atan>
 80065ac:	ec51 0b10 	vmov	r0, r1, d0
 80065b0:	2c01      	cmp	r4, #1
 80065b2:	d013      	beq.n	80065dc <__ieee754_atan2+0x134>
 80065b4:	2c02      	cmp	r4, #2
 80065b6:	d014      	beq.n	80065e2 <__ieee754_atan2+0x13a>
 80065b8:	2c00      	cmp	r4, #0
 80065ba:	d096      	beq.n	80064ea <__ieee754_atan2+0x42>
 80065bc:	a320      	add	r3, pc, #128	; (adr r3, 8006640 <__ieee754_atan2+0x198>)
 80065be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c2:	f7f9 fe25 	bl	8000210 <__aeabi_dsub>
 80065c6:	a31c      	add	r3, pc, #112	; (adr r3, 8006638 <__ieee754_atan2+0x190>)
 80065c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065cc:	e013      	b.n	80065f6 <__ieee754_atan2+0x14e>
 80065ce:	a11e      	add	r1, pc, #120	; (adr r1, 8006648 <__ieee754_atan2+0x1a0>)
 80065d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065d4:	e7ec      	b.n	80065b0 <__ieee754_atan2+0x108>
 80065d6:	2000      	movs	r0, #0
 80065d8:	2100      	movs	r1, #0
 80065da:	e7e9      	b.n	80065b0 <__ieee754_atan2+0x108>
 80065dc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80065e0:	e783      	b.n	80064ea <__ieee754_atan2+0x42>
 80065e2:	a317      	add	r3, pc, #92	; (adr r3, 8006640 <__ieee754_atan2+0x198>)
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	f7f9 fe12 	bl	8000210 <__aeabi_dsub>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	a111      	add	r1, pc, #68	; (adr r1, 8006638 <__ieee754_atan2+0x190>)
 80065f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065f6:	f7f9 fe0b 	bl	8000210 <__aeabi_dsub>
 80065fa:	e776      	b.n	80064ea <__ieee754_atan2+0x42>
 80065fc:	a114      	add	r1, pc, #80	; (adr r1, 8006650 <__ieee754_atan2+0x1a8>)
 80065fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006602:	e772      	b.n	80064ea <__ieee754_atan2+0x42>
 8006604:	2100      	movs	r1, #0
 8006606:	e770      	b.n	80064ea <__ieee754_atan2+0x42>
 8006608:	a10f      	add	r1, pc, #60	; (adr r1, 8006648 <__ieee754_atan2+0x1a0>)
 800660a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800660e:	e76c      	b.n	80064ea <__ieee754_atan2+0x42>
 8006610:	54442d18 	.word	0x54442d18
 8006614:	c00921fb 	.word	0xc00921fb
 8006618:	54442d18 	.word	0x54442d18
 800661c:	bff921fb 	.word	0xbff921fb
 8006620:	54442d18 	.word	0x54442d18
 8006624:	bfe921fb 	.word	0xbfe921fb
 8006628:	7f3321d2 	.word	0x7f3321d2
 800662c:	4002d97c 	.word	0x4002d97c
 8006630:	7f3321d2 	.word	0x7f3321d2
 8006634:	c002d97c 	.word	0xc002d97c
 8006638:	54442d18 	.word	0x54442d18
 800663c:	400921fb 	.word	0x400921fb
 8006640:	33145c07 	.word	0x33145c07
 8006644:	3ca1a626 	.word	0x3ca1a626
 8006648:	54442d18 	.word	0x54442d18
 800664c:	3ff921fb 	.word	0x3ff921fb
 8006650:	54442d18 	.word	0x54442d18
 8006654:	3fe921fb 	.word	0x3fe921fb
 8006658:	7ff00000 	.word	0x7ff00000

0800665c <__ieee754_sqrt>:
 800665c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006660:	ec55 4b10 	vmov	r4, r5, d0
 8006664:	4e54      	ldr	r6, [pc, #336]	; (80067b8 <__ieee754_sqrt+0x15c>)
 8006666:	43ae      	bics	r6, r5
 8006668:	ee10 0a10 	vmov	r0, s0
 800666c:	462b      	mov	r3, r5
 800666e:	462a      	mov	r2, r5
 8006670:	4621      	mov	r1, r4
 8006672:	d113      	bne.n	800669c <__ieee754_sqrt+0x40>
 8006674:	ee10 2a10 	vmov	r2, s0
 8006678:	462b      	mov	r3, r5
 800667a:	ee10 0a10 	vmov	r0, s0
 800667e:	4629      	mov	r1, r5
 8006680:	f7f9 ff7a 	bl	8000578 <__aeabi_dmul>
 8006684:	4602      	mov	r2, r0
 8006686:	460b      	mov	r3, r1
 8006688:	4620      	mov	r0, r4
 800668a:	4629      	mov	r1, r5
 800668c:	f7f9 fdc2 	bl	8000214 <__adddf3>
 8006690:	4604      	mov	r4, r0
 8006692:	460d      	mov	r5, r1
 8006694:	ec45 4b10 	vmov	d0, r4, r5
 8006698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800669c:	2d00      	cmp	r5, #0
 800669e:	dc10      	bgt.n	80066c2 <__ieee754_sqrt+0x66>
 80066a0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80066a4:	4330      	orrs	r0, r6
 80066a6:	d0f5      	beq.n	8006694 <__ieee754_sqrt+0x38>
 80066a8:	b15d      	cbz	r5, 80066c2 <__ieee754_sqrt+0x66>
 80066aa:	ee10 2a10 	vmov	r2, s0
 80066ae:	462b      	mov	r3, r5
 80066b0:	4620      	mov	r0, r4
 80066b2:	4629      	mov	r1, r5
 80066b4:	f7f9 fdac 	bl	8000210 <__aeabi_dsub>
 80066b8:	4602      	mov	r2, r0
 80066ba:	460b      	mov	r3, r1
 80066bc:	f7fa f886 	bl	80007cc <__aeabi_ddiv>
 80066c0:	e7e6      	b.n	8006690 <__ieee754_sqrt+0x34>
 80066c2:	151b      	asrs	r3, r3, #20
 80066c4:	d10c      	bne.n	80066e0 <__ieee754_sqrt+0x84>
 80066c6:	2a00      	cmp	r2, #0
 80066c8:	d06d      	beq.n	80067a6 <__ieee754_sqrt+0x14a>
 80066ca:	2000      	movs	r0, #0
 80066cc:	02d6      	lsls	r6, r2, #11
 80066ce:	d56e      	bpl.n	80067ae <__ieee754_sqrt+0x152>
 80066d0:	1e44      	subs	r4, r0, #1
 80066d2:	1b1b      	subs	r3, r3, r4
 80066d4:	f1c0 0420 	rsb	r4, r0, #32
 80066d8:	fa21 f404 	lsr.w	r4, r1, r4
 80066dc:	4322      	orrs	r2, r4
 80066de:	4081      	lsls	r1, r0
 80066e0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80066e4:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80066e8:	07dd      	lsls	r5, r3, #31
 80066ea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80066ee:	bf42      	ittt	mi
 80066f0:	0052      	lslmi	r2, r2, #1
 80066f2:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 80066f6:	0049      	lslmi	r1, r1, #1
 80066f8:	1058      	asrs	r0, r3, #1
 80066fa:	2500      	movs	r5, #0
 80066fc:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8006700:	441a      	add	r2, r3
 8006702:	0049      	lsls	r1, r1, #1
 8006704:	2316      	movs	r3, #22
 8006706:	462c      	mov	r4, r5
 8006708:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800670c:	19a7      	adds	r7, r4, r6
 800670e:	4297      	cmp	r7, r2
 8006710:	bfde      	ittt	le
 8006712:	1bd2      	suble	r2, r2, r7
 8006714:	19bc      	addle	r4, r7, r6
 8006716:	19ad      	addle	r5, r5, r6
 8006718:	0052      	lsls	r2, r2, #1
 800671a:	3b01      	subs	r3, #1
 800671c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8006720:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006724:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006728:	d1f0      	bne.n	800670c <__ieee754_sqrt+0xb0>
 800672a:	f04f 0e20 	mov.w	lr, #32
 800672e:	469c      	mov	ip, r3
 8006730:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006734:	42a2      	cmp	r2, r4
 8006736:	eb06 070c 	add.w	r7, r6, ip
 800673a:	dc02      	bgt.n	8006742 <__ieee754_sqrt+0xe6>
 800673c:	d112      	bne.n	8006764 <__ieee754_sqrt+0x108>
 800673e:	428f      	cmp	r7, r1
 8006740:	d810      	bhi.n	8006764 <__ieee754_sqrt+0x108>
 8006742:	2f00      	cmp	r7, #0
 8006744:	eb07 0c06 	add.w	ip, r7, r6
 8006748:	da34      	bge.n	80067b4 <__ieee754_sqrt+0x158>
 800674a:	f1bc 0f00 	cmp.w	ip, #0
 800674e:	db31      	blt.n	80067b4 <__ieee754_sqrt+0x158>
 8006750:	f104 0801 	add.w	r8, r4, #1
 8006754:	1b12      	subs	r2, r2, r4
 8006756:	428f      	cmp	r7, r1
 8006758:	bf88      	it	hi
 800675a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800675e:	1bc9      	subs	r1, r1, r7
 8006760:	4433      	add	r3, r6
 8006762:	4644      	mov	r4, r8
 8006764:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8006768:	f1be 0e01 	subs.w	lr, lr, #1
 800676c:	443a      	add	r2, r7
 800676e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006772:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006776:	d1dd      	bne.n	8006734 <__ieee754_sqrt+0xd8>
 8006778:	430a      	orrs	r2, r1
 800677a:	d006      	beq.n	800678a <__ieee754_sqrt+0x12e>
 800677c:	1c5c      	adds	r4, r3, #1
 800677e:	bf13      	iteet	ne
 8006780:	3301      	addne	r3, #1
 8006782:	3501      	addeq	r5, #1
 8006784:	4673      	moveq	r3, lr
 8006786:	f023 0301 	bicne.w	r3, r3, #1
 800678a:	106a      	asrs	r2, r5, #1
 800678c:	085b      	lsrs	r3, r3, #1
 800678e:	07e9      	lsls	r1, r5, #31
 8006790:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006794:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8006798:	bf48      	it	mi
 800679a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800679e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80067a2:	461c      	mov	r4, r3
 80067a4:	e776      	b.n	8006694 <__ieee754_sqrt+0x38>
 80067a6:	0aca      	lsrs	r2, r1, #11
 80067a8:	3b15      	subs	r3, #21
 80067aa:	0549      	lsls	r1, r1, #21
 80067ac:	e78b      	b.n	80066c6 <__ieee754_sqrt+0x6a>
 80067ae:	0052      	lsls	r2, r2, #1
 80067b0:	3001      	adds	r0, #1
 80067b2:	e78b      	b.n	80066cc <__ieee754_sqrt+0x70>
 80067b4:	46a0      	mov	r8, r4
 80067b6:	e7cd      	b.n	8006754 <__ieee754_sqrt+0xf8>
 80067b8:	7ff00000 	.word	0x7ff00000

080067bc <__ieee754_asinf>:
 80067bc:	b538      	push	{r3, r4, r5, lr}
 80067be:	ee10 5a10 	vmov	r5, s0
 80067c2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80067c6:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80067ca:	ed2d 8b04 	vpush	{d8-d9}
 80067ce:	d10c      	bne.n	80067ea <__ieee754_asinf+0x2e>
 80067d0:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800694c <__ieee754_asinf+0x190>
 80067d4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8006950 <__ieee754_asinf+0x194>
 80067d8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80067dc:	eee0 7a07 	vfma.f32	s15, s0, s14
 80067e0:	eeb0 0a67 	vmov.f32	s0, s15
 80067e4:	ecbd 8b04 	vpop	{d8-d9}
 80067e8:	bd38      	pop	{r3, r4, r5, pc}
 80067ea:	dd04      	ble.n	80067f6 <__ieee754_asinf+0x3a>
 80067ec:	ee70 7a40 	vsub.f32	s15, s0, s0
 80067f0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80067f4:	e7f6      	b.n	80067e4 <__ieee754_asinf+0x28>
 80067f6:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80067fa:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80067fe:	da0b      	bge.n	8006818 <__ieee754_asinf+0x5c>
 8006800:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8006804:	da52      	bge.n	80068ac <__ieee754_asinf+0xf0>
 8006806:	eddf 7a53 	vldr	s15, [pc, #332]	; 8006954 <__ieee754_asinf+0x198>
 800680a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800680e:	eef4 7ae8 	vcmpe.f32	s15, s17
 8006812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006816:	dce5      	bgt.n	80067e4 <__ieee754_asinf+0x28>
 8006818:	f000 febc 	bl	8007594 <fabsf>
 800681c:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8006820:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8006824:	ee20 8a08 	vmul.f32	s16, s0, s16
 8006828:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8006958 <__ieee754_asinf+0x19c>
 800682c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800695c <__ieee754_asinf+0x1a0>
 8006830:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 8006960 <__ieee754_asinf+0x1a4>
 8006834:	eea8 7a27 	vfma.f32	s14, s16, s15
 8006838:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8006964 <__ieee754_asinf+0x1a8>
 800683c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8006840:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006968 <__ieee754_asinf+0x1ac>
 8006844:	eea8 7a27 	vfma.f32	s14, s16, s15
 8006848:	eddf 7a48 	vldr	s15, [pc, #288]	; 800696c <__ieee754_asinf+0x1b0>
 800684c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8006850:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8006970 <__ieee754_asinf+0x1b4>
 8006854:	eea8 9a27 	vfma.f32	s18, s16, s15
 8006858:	eddf 7a46 	vldr	s15, [pc, #280]	; 8006974 <__ieee754_asinf+0x1b8>
 800685c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8006860:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8006978 <__ieee754_asinf+0x1bc>
 8006864:	eea8 7a27 	vfma.f32	s14, s16, s15
 8006868:	eddf 7a44 	vldr	s15, [pc, #272]	; 800697c <__ieee754_asinf+0x1c0>
 800686c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8006870:	eeb0 0a48 	vmov.f32	s0, s16
 8006874:	eee8 8a27 	vfma.f32	s17, s16, s15
 8006878:	f000 fa62 	bl	8006d40 <__ieee754_sqrtf>
 800687c:	4b40      	ldr	r3, [pc, #256]	; (8006980 <__ieee754_asinf+0x1c4>)
 800687e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8006882:	429c      	cmp	r4, r3
 8006884:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8006888:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800688c:	dd3d      	ble.n	800690a <__ieee754_asinf+0x14e>
 800688e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8006892:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8006984 <__ieee754_asinf+0x1c8>
 8006896:	eee0 7a07 	vfma.f32	s15, s0, s14
 800689a:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8006950 <__ieee754_asinf+0x194>
 800689e:	ee30 0a67 	vsub.f32	s0, s0, s15
 80068a2:	2d00      	cmp	r5, #0
 80068a4:	bfd8      	it	le
 80068a6:	eeb1 0a40 	vnegle.f32	s0, s0
 80068aa:	e79b      	b.n	80067e4 <__ieee754_asinf+0x28>
 80068ac:	ee60 7a00 	vmul.f32	s15, s0, s0
 80068b0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8006958 <__ieee754_asinf+0x19c>
 80068b4:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800695c <__ieee754_asinf+0x1a0>
 80068b8:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8006970 <__ieee754_asinf+0x1b4>
 80068bc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80068c0:	eddf 6a28 	vldr	s13, [pc, #160]	; 8006964 <__ieee754_asinf+0x1a8>
 80068c4:	eee7 6a87 	vfma.f32	s13, s15, s14
 80068c8:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8006968 <__ieee754_asinf+0x1ac>
 80068cc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80068d0:	eddf 6a26 	vldr	s13, [pc, #152]	; 800696c <__ieee754_asinf+0x1b0>
 80068d4:	eee7 6a87 	vfma.f32	s13, s15, s14
 80068d8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8006960 <__ieee754_asinf+0x1a4>
 80068dc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80068e0:	eddf 6a24 	vldr	s13, [pc, #144]	; 8006974 <__ieee754_asinf+0x1b8>
 80068e4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80068e8:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8006978 <__ieee754_asinf+0x1bc>
 80068ec:	eea7 6aa6 	vfma.f32	s12, s15, s13
 80068f0:	eddf 6a22 	vldr	s13, [pc, #136]	; 800697c <__ieee754_asinf+0x1c0>
 80068f4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80068f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068fc:	eee7 8aa6 	vfma.f32	s17, s15, s13
 8006900:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8006904:	eea0 0a27 	vfma.f32	s0, s0, s15
 8006908:	e76c      	b.n	80067e4 <__ieee754_asinf+0x28>
 800690a:	ee10 3a10 	vmov	r3, s0
 800690e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006912:	f023 030f 	bic.w	r3, r3, #15
 8006916:	ee07 3a90 	vmov	s15, r3
 800691a:	eef1 6a67 	vneg.f32	s13, s15
 800691e:	eea6 8aa7 	vfma.f32	s16, s13, s15
 8006922:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006926:	ee30 0a00 	vadd.f32	s0, s0, s0
 800692a:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800692e:	eddf 7a07 	vldr	s15, [pc, #28]	; 800694c <__ieee754_asinf+0x190>
 8006932:	eee5 7ac7 	vfms.f32	s15, s11, s14
 8006936:	eed6 7a00 	vfnms.f32	s15, s12, s0
 800693a:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8006988 <__ieee754_asinf+0x1cc>
 800693e:	eeb0 6a40 	vmov.f32	s12, s0
 8006942:	eea6 6a87 	vfma.f32	s12, s13, s14
 8006946:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800694a:	e7a8      	b.n	800689e <__ieee754_asinf+0xe2>
 800694c:	b33bbd2e 	.word	0xb33bbd2e
 8006950:	3fc90fdb 	.word	0x3fc90fdb
 8006954:	7149f2ca 	.word	0x7149f2ca
 8006958:	3811ef08 	.word	0x3811ef08
 800695c:	3a4f7f04 	.word	0x3a4f7f04
 8006960:	3e2aaaab 	.word	0x3e2aaaab
 8006964:	bd241146 	.word	0xbd241146
 8006968:	3e4e0aa8 	.word	0x3e4e0aa8
 800696c:	bea6b090 	.word	0xbea6b090
 8006970:	3d9dc62e 	.word	0x3d9dc62e
 8006974:	bf303361 	.word	0xbf303361
 8006978:	4001572d 	.word	0x4001572d
 800697c:	c019d139 	.word	0xc019d139
 8006980:	3f799999 	.word	0x3f799999
 8006984:	333bbd2e 	.word	0x333bbd2e
 8006988:	3f490fdb 	.word	0x3f490fdb

0800698c <__ieee754_atan2f>:
 800698c:	ee10 2a90 	vmov	r2, s1
 8006990:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006994:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006998:	b510      	push	{r4, lr}
 800699a:	eef0 7a40 	vmov.f32	s15, s0
 800699e:	dc06      	bgt.n	80069ae <__ieee754_atan2f+0x22>
 80069a0:	ee10 0a10 	vmov	r0, s0
 80069a4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80069a8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80069ac:	dd04      	ble.n	80069b8 <__ieee754_atan2f+0x2c>
 80069ae:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80069b2:	eeb0 0a67 	vmov.f32	s0, s15
 80069b6:	bd10      	pop	{r4, pc}
 80069b8:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80069bc:	d103      	bne.n	80069c6 <__ieee754_atan2f+0x3a>
 80069be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069c2:	f000 bd15 	b.w	80073f0 <atanf>
 80069c6:	1794      	asrs	r4, r2, #30
 80069c8:	f004 0402 	and.w	r4, r4, #2
 80069cc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80069d0:	b943      	cbnz	r3, 80069e4 <__ieee754_atan2f+0x58>
 80069d2:	2c02      	cmp	r4, #2
 80069d4:	d033      	beq.n	8006a3e <__ieee754_atan2f+0xb2>
 80069d6:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8006abc <__ieee754_atan2f+0x130>
 80069da:	2c03      	cmp	r4, #3
 80069dc:	bf08      	it	eq
 80069de:	eef0 7a47 	vmoveq.f32	s15, s14
 80069e2:	e7e6      	b.n	80069b2 <__ieee754_atan2f+0x26>
 80069e4:	b941      	cbnz	r1, 80069f8 <__ieee754_atan2f+0x6c>
 80069e6:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8006ac0 <__ieee754_atan2f+0x134>
 80069ea:	eddf 7a36 	vldr	s15, [pc, #216]	; 8006ac4 <__ieee754_atan2f+0x138>
 80069ee:	2800      	cmp	r0, #0
 80069f0:	bfb8      	it	lt
 80069f2:	eef0 7a47 	vmovlt.f32	s15, s14
 80069f6:	e7dc      	b.n	80069b2 <__ieee754_atan2f+0x26>
 80069f8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80069fc:	d125      	bne.n	8006a4a <__ieee754_atan2f+0xbe>
 80069fe:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006a02:	d112      	bne.n	8006a2a <__ieee754_atan2f+0x9e>
 8006a04:	2c02      	cmp	r4, #2
 8006a06:	d00a      	beq.n	8006a1e <__ieee754_atan2f+0x92>
 8006a08:	2c03      	cmp	r4, #3
 8006a0a:	d00b      	beq.n	8006a24 <__ieee754_atan2f+0x98>
 8006a0c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8006ac8 <__ieee754_atan2f+0x13c>
 8006a10:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8006acc <__ieee754_atan2f+0x140>
 8006a14:	2c01      	cmp	r4, #1
 8006a16:	bf18      	it	ne
 8006a18:	eef0 7a47 	vmovne.f32	s15, s14
 8006a1c:	e7c9      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006a1e:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8006ad0 <__ieee754_atan2f+0x144>
 8006a22:	e7c6      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006a24:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8006ad4 <__ieee754_atan2f+0x148>
 8006a28:	e7c3      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006a2a:	2c02      	cmp	r4, #2
 8006a2c:	d007      	beq.n	8006a3e <__ieee754_atan2f+0xb2>
 8006a2e:	2c03      	cmp	r4, #3
 8006a30:	d008      	beq.n	8006a44 <__ieee754_atan2f+0xb8>
 8006a32:	2c01      	cmp	r4, #1
 8006a34:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8006ad8 <__ieee754_atan2f+0x14c>
 8006a38:	eddf 7a28 	vldr	s15, [pc, #160]	; 8006adc <__ieee754_atan2f+0x150>
 8006a3c:	e7eb      	b.n	8006a16 <__ieee754_atan2f+0x8a>
 8006a3e:	eddf 7a28 	vldr	s15, [pc, #160]	; 8006ae0 <__ieee754_atan2f+0x154>
 8006a42:	e7b6      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006a44:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8006abc <__ieee754_atan2f+0x130>
 8006a48:	e7b3      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006a4a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006a4e:	d0ca      	beq.n	80069e6 <__ieee754_atan2f+0x5a>
 8006a50:	1a5b      	subs	r3, r3, r1
 8006a52:	15db      	asrs	r3, r3, #23
 8006a54:	2b3c      	cmp	r3, #60	; 0x3c
 8006a56:	dc1a      	bgt.n	8006a8e <__ieee754_atan2f+0x102>
 8006a58:	2a00      	cmp	r2, #0
 8006a5a:	da01      	bge.n	8006a60 <__ieee754_atan2f+0xd4>
 8006a5c:	333c      	adds	r3, #60	; 0x3c
 8006a5e:	db19      	blt.n	8006a94 <__ieee754_atan2f+0x108>
 8006a60:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8006a64:	f000 fd96 	bl	8007594 <fabsf>
 8006a68:	f000 fcc2 	bl	80073f0 <atanf>
 8006a6c:	eef0 7a40 	vmov.f32	s15, s0
 8006a70:	2c01      	cmp	r4, #1
 8006a72:	d012      	beq.n	8006a9a <__ieee754_atan2f+0x10e>
 8006a74:	2c02      	cmp	r4, #2
 8006a76:	d017      	beq.n	8006aa8 <__ieee754_atan2f+0x11c>
 8006a78:	2c00      	cmp	r4, #0
 8006a7a:	d09a      	beq.n	80069b2 <__ieee754_atan2f+0x26>
 8006a7c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8006ae4 <__ieee754_atan2f+0x158>
 8006a80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a84:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8006ae0 <__ieee754_atan2f+0x154>
 8006a88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a8c:	e791      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006a8e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8006ac4 <__ieee754_atan2f+0x138>
 8006a92:	e7ed      	b.n	8006a70 <__ieee754_atan2f+0xe4>
 8006a94:	eddf 7a10 	vldr	s15, [pc, #64]	; 8006ad8 <__ieee754_atan2f+0x14c>
 8006a98:	e7ea      	b.n	8006a70 <__ieee754_atan2f+0xe4>
 8006a9a:	ee17 3a90 	vmov	r3, s15
 8006a9e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006aa2:	ee07 3a90 	vmov	s15, r3
 8006aa6:	e784      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006aa8:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8006ae4 <__ieee754_atan2f+0x158>
 8006aac:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006ab0:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8006ae0 <__ieee754_atan2f+0x154>
 8006ab4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ab8:	e77b      	b.n	80069b2 <__ieee754_atan2f+0x26>
 8006aba:	bf00      	nop
 8006abc:	c0490fdb 	.word	0xc0490fdb
 8006ac0:	bfc90fdb 	.word	0xbfc90fdb
 8006ac4:	3fc90fdb 	.word	0x3fc90fdb
 8006ac8:	3f490fdb 	.word	0x3f490fdb
 8006acc:	bf490fdb 	.word	0xbf490fdb
 8006ad0:	4016cbe4 	.word	0x4016cbe4
 8006ad4:	c016cbe4 	.word	0xc016cbe4
 8006ad8:	00000000 	.word	0x00000000
 8006adc:	80000000 	.word	0x80000000
 8006ae0:	40490fdb 	.word	0x40490fdb
 8006ae4:	33bbbd2e 	.word	0x33bbbd2e

08006ae8 <__ieee754_rem_pio2f>:
 8006ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aea:	ee10 6a10 	vmov	r6, s0
 8006aee:	4b86      	ldr	r3, [pc, #536]	; (8006d08 <__ieee754_rem_pio2f+0x220>)
 8006af0:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8006af4:	429c      	cmp	r4, r3
 8006af6:	b087      	sub	sp, #28
 8006af8:	4605      	mov	r5, r0
 8006afa:	dc05      	bgt.n	8006b08 <__ieee754_rem_pio2f+0x20>
 8006afc:	2300      	movs	r3, #0
 8006afe:	ed85 0a00 	vstr	s0, [r5]
 8006b02:	6043      	str	r3, [r0, #4]
 8006b04:	2000      	movs	r0, #0
 8006b06:	e020      	b.n	8006b4a <__ieee754_rem_pio2f+0x62>
 8006b08:	4b80      	ldr	r3, [pc, #512]	; (8006d0c <__ieee754_rem_pio2f+0x224>)
 8006b0a:	429c      	cmp	r4, r3
 8006b0c:	dc38      	bgt.n	8006b80 <__ieee754_rem_pio2f+0x98>
 8006b0e:	2e00      	cmp	r6, #0
 8006b10:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8006d10 <__ieee754_rem_pio2f+0x228>
 8006b14:	4b7f      	ldr	r3, [pc, #508]	; (8006d14 <__ieee754_rem_pio2f+0x22c>)
 8006b16:	f024 040f 	bic.w	r4, r4, #15
 8006b1a:	dd18      	ble.n	8006b4e <__ieee754_rem_pio2f+0x66>
 8006b1c:	429c      	cmp	r4, r3
 8006b1e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006b22:	bf09      	itett	eq
 8006b24:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 8006d18 <__ieee754_rem_pio2f+0x230>
 8006b28:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8006d1c <__ieee754_rem_pio2f+0x234>
 8006b2c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8006b30:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8006d20 <__ieee754_rem_pio2f+0x238>
 8006b34:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8006b38:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006b3c:	edc0 6a00 	vstr	s13, [r0]
 8006b40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b44:	edc0 7a01 	vstr	s15, [r0, #4]
 8006b48:	2001      	movs	r0, #1
 8006b4a:	b007      	add	sp, #28
 8006b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b4e:	429c      	cmp	r4, r3
 8006b50:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006b54:	bf09      	itett	eq
 8006b56:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 8006d18 <__ieee754_rem_pio2f+0x230>
 8006b5a:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8006d1c <__ieee754_rem_pio2f+0x234>
 8006b5e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8006b62:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8006d20 <__ieee754_rem_pio2f+0x238>
 8006b66:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006b6a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006b6e:	edc0 6a00 	vstr	s13, [r0]
 8006b72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006b76:	edc0 7a01 	vstr	s15, [r0, #4]
 8006b7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7e:	e7e4      	b.n	8006b4a <__ieee754_rem_pio2f+0x62>
 8006b80:	4b68      	ldr	r3, [pc, #416]	; (8006d24 <__ieee754_rem_pio2f+0x23c>)
 8006b82:	429c      	cmp	r4, r3
 8006b84:	dc71      	bgt.n	8006c6a <__ieee754_rem_pio2f+0x182>
 8006b86:	f000 fd05 	bl	8007594 <fabsf>
 8006b8a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8006d28 <__ieee754_rem_pio2f+0x240>
 8006b8e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006b92:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006b96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b9a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8006b9e:	ee17 0a90 	vmov	r0, s15
 8006ba2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8006d10 <__ieee754_rem_pio2f+0x228>
 8006ba6:	eeb1 7a46 	vneg.f32	s14, s12
 8006baa:	eea7 0a27 	vfma.f32	s0, s14, s15
 8006bae:	281f      	cmp	r0, #31
 8006bb0:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8006d1c <__ieee754_rem_pio2f+0x234>
 8006bb4:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006bb8:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006bbc:	ee16 3a90 	vmov	r3, s13
 8006bc0:	dc1c      	bgt.n	8006bfc <__ieee754_rem_pio2f+0x114>
 8006bc2:	1e47      	subs	r7, r0, #1
 8006bc4:	4959      	ldr	r1, [pc, #356]	; (8006d2c <__ieee754_rem_pio2f+0x244>)
 8006bc6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8006bca:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8006bce:	428a      	cmp	r2, r1
 8006bd0:	d014      	beq.n	8006bfc <__ieee754_rem_pio2f+0x114>
 8006bd2:	602b      	str	r3, [r5, #0]
 8006bd4:	ed95 7a00 	vldr	s14, [r5]
 8006bd8:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006bdc:	2e00      	cmp	r6, #0
 8006bde:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006be2:	ed85 0a01 	vstr	s0, [r5, #4]
 8006be6:	dab0      	bge.n	8006b4a <__ieee754_rem_pio2f+0x62>
 8006be8:	eeb1 7a47 	vneg.f32	s14, s14
 8006bec:	eeb1 0a40 	vneg.f32	s0, s0
 8006bf0:	ed85 7a00 	vstr	s14, [r5]
 8006bf4:	ed85 0a01 	vstr	s0, [r5, #4]
 8006bf8:	4240      	negs	r0, r0
 8006bfa:	e7a6      	b.n	8006b4a <__ieee754_rem_pio2f+0x62>
 8006bfc:	15e4      	asrs	r4, r4, #23
 8006bfe:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006c02:	1aa2      	subs	r2, r4, r2
 8006c04:	2a08      	cmp	r2, #8
 8006c06:	dde4      	ble.n	8006bd2 <__ieee754_rem_pio2f+0xea>
 8006c08:	eddf 7a43 	vldr	s15, [pc, #268]	; 8006d18 <__ieee754_rem_pio2f+0x230>
 8006c0c:	eef0 6a40 	vmov.f32	s13, s0
 8006c10:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006c14:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006c18:	eea7 0a27 	vfma.f32	s0, s14, s15
 8006c1c:	eddf 7a40 	vldr	s15, [pc, #256]	; 8006d20 <__ieee754_rem_pio2f+0x238>
 8006c20:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8006c24:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8006c28:	eef0 7a40 	vmov.f32	s15, s0
 8006c2c:	ee15 3a90 	vmov	r3, s11
 8006c30:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006c34:	1aa4      	subs	r4, r4, r2
 8006c36:	2c19      	cmp	r4, #25
 8006c38:	dc04      	bgt.n	8006c44 <__ieee754_rem_pio2f+0x15c>
 8006c3a:	edc5 5a00 	vstr	s11, [r5]
 8006c3e:	eeb0 0a66 	vmov.f32	s0, s13
 8006c42:	e7c7      	b.n	8006bd4 <__ieee754_rem_pio2f+0xec>
 8006c44:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8006d30 <__ieee754_rem_pio2f+0x248>
 8006c48:	eeb0 0a66 	vmov.f32	s0, s13
 8006c4c:	eea7 0a25 	vfma.f32	s0, s14, s11
 8006c50:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006c54:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006c58:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8006d34 <__ieee754_rem_pio2f+0x24c>
 8006c5c:	eed6 7a07 	vfnms.f32	s15, s12, s14
 8006c60:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006c64:	ed85 7a00 	vstr	s14, [r5]
 8006c68:	e7b4      	b.n	8006bd4 <__ieee754_rem_pio2f+0xec>
 8006c6a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006c6e:	db06      	blt.n	8006c7e <__ieee754_rem_pio2f+0x196>
 8006c70:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006c74:	edc0 7a01 	vstr	s15, [r0, #4]
 8006c78:	edc0 7a00 	vstr	s15, [r0]
 8006c7c:	e742      	b.n	8006b04 <__ieee754_rem_pio2f+0x1c>
 8006c7e:	15e2      	asrs	r2, r4, #23
 8006c80:	3a86      	subs	r2, #134	; 0x86
 8006c82:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8006c86:	ee07 3a90 	vmov	s15, r3
 8006c8a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006c8e:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8006d38 <__ieee754_rem_pio2f+0x250>
 8006c92:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006c96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006c9a:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006c9e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006ca2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006ca6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006caa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006cae:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006cb2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006cb6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cbe:	edcd 7a05 	vstr	s15, [sp, #20]
 8006cc2:	d11e      	bne.n	8006d02 <__ieee754_rem_pio2f+0x21a>
 8006cc4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ccc:	bf14      	ite	ne
 8006cce:	2302      	movne	r3, #2
 8006cd0:	2301      	moveq	r3, #1
 8006cd2:	491a      	ldr	r1, [pc, #104]	; (8006d3c <__ieee754_rem_pio2f+0x254>)
 8006cd4:	9101      	str	r1, [sp, #4]
 8006cd6:	2102      	movs	r1, #2
 8006cd8:	9100      	str	r1, [sp, #0]
 8006cda:	a803      	add	r0, sp, #12
 8006cdc:	4629      	mov	r1, r5
 8006cde:	f000 f8d5 	bl	8006e8c <__kernel_rem_pio2f>
 8006ce2:	2e00      	cmp	r6, #0
 8006ce4:	f6bf af31 	bge.w	8006b4a <__ieee754_rem_pio2f+0x62>
 8006ce8:	edd5 7a00 	vldr	s15, [r5]
 8006cec:	eef1 7a67 	vneg.f32	s15, s15
 8006cf0:	edc5 7a00 	vstr	s15, [r5]
 8006cf4:	edd5 7a01 	vldr	s15, [r5, #4]
 8006cf8:	eef1 7a67 	vneg.f32	s15, s15
 8006cfc:	edc5 7a01 	vstr	s15, [r5, #4]
 8006d00:	e77a      	b.n	8006bf8 <__ieee754_rem_pio2f+0x110>
 8006d02:	2303      	movs	r3, #3
 8006d04:	e7e5      	b.n	8006cd2 <__ieee754_rem_pio2f+0x1ea>
 8006d06:	bf00      	nop
 8006d08:	3f490fd8 	.word	0x3f490fd8
 8006d0c:	4016cbe3 	.word	0x4016cbe3
 8006d10:	3fc90f80 	.word	0x3fc90f80
 8006d14:	3fc90fd0 	.word	0x3fc90fd0
 8006d18:	37354400 	.word	0x37354400
 8006d1c:	37354443 	.word	0x37354443
 8006d20:	2e85a308 	.word	0x2e85a308
 8006d24:	43490f80 	.word	0x43490f80
 8006d28:	3f22f984 	.word	0x3f22f984
 8006d2c:	080078cc 	.word	0x080078cc
 8006d30:	2e85a300 	.word	0x2e85a300
 8006d34:	248d3132 	.word	0x248d3132
 8006d38:	43800000 	.word	0x43800000
 8006d3c:	0800794c 	.word	0x0800794c

08006d40 <__ieee754_sqrtf>:
 8006d40:	ee10 2a10 	vmov	r2, s0
 8006d44:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006d48:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006d4c:	b570      	push	{r4, r5, r6, lr}
 8006d4e:	d302      	bcc.n	8006d56 <__ieee754_sqrtf+0x16>
 8006d50:	eea0 0a00 	vfma.f32	s0, s0, s0
 8006d54:	bd70      	pop	{r4, r5, r6, pc}
 8006d56:	b3b1      	cbz	r1, 8006dc6 <__ieee754_sqrtf+0x86>
 8006d58:	2a00      	cmp	r2, #0
 8006d5a:	da04      	bge.n	8006d66 <__ieee754_sqrtf+0x26>
 8006d5c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006d60:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006d64:	bd70      	pop	{r4, r5, r6, pc}
 8006d66:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8006d6a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8006d6e:	d204      	bcs.n	8006d7a <__ieee754_sqrtf+0x3a>
 8006d70:	2100      	movs	r1, #0
 8006d72:	0210      	lsls	r0, r2, #8
 8006d74:	d528      	bpl.n	8006dc8 <__ieee754_sqrtf+0x88>
 8006d76:	3901      	subs	r1, #1
 8006d78:	1a5b      	subs	r3, r3, r1
 8006d7a:	3b7f      	subs	r3, #127	; 0x7f
 8006d7c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8006d80:	07d9      	lsls	r1, r3, #31
 8006d82:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006d86:	bf48      	it	mi
 8006d88:	0052      	lslmi	r2, r2, #1
 8006d8a:	1059      	asrs	r1, r3, #1
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	0052      	lsls	r2, r2, #1
 8006d90:	2419      	movs	r4, #25
 8006d92:	461e      	mov	r6, r3
 8006d94:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8006d98:	1835      	adds	r5, r6, r0
 8006d9a:	4295      	cmp	r5, r2
 8006d9c:	bfde      	ittt	le
 8006d9e:	182e      	addle	r6, r5, r0
 8006da0:	1b52      	suble	r2, r2, r5
 8006da2:	181b      	addle	r3, r3, r0
 8006da4:	3c01      	subs	r4, #1
 8006da6:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006daa:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006dae:	d1f3      	bne.n	8006d98 <__ieee754_sqrtf+0x58>
 8006db0:	b112      	cbz	r2, 8006db8 <__ieee754_sqrtf+0x78>
 8006db2:	3301      	adds	r3, #1
 8006db4:	f023 0301 	bic.w	r3, r3, #1
 8006db8:	105b      	asrs	r3, r3, #1
 8006dba:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 8006dbe:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 8006dc2:	ee00 3a10 	vmov	s0, r3
 8006dc6:	bd70      	pop	{r4, r5, r6, pc}
 8006dc8:	0052      	lsls	r2, r2, #1
 8006dca:	3101      	adds	r1, #1
 8006dcc:	e7d1      	b.n	8006d72 <__ieee754_sqrtf+0x32>
	...

08006dd0 <__kernel_cosf>:
 8006dd0:	ee10 3a10 	vmov	r3, s0
 8006dd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006dd8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8006ddc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006de0:	da05      	bge.n	8006dee <__kernel_cosf+0x1e>
 8006de2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006de6:	ee17 2a90 	vmov	r2, s15
 8006dea:	2a00      	cmp	r2, #0
 8006dec:	d03b      	beq.n	8006e66 <__kernel_cosf+0x96>
 8006dee:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006df2:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 8006e6c <__kernel_cosf+0x9c>
 8006df6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8006e70 <__kernel_cosf+0xa0>
 8006dfa:	eddf 5a1e 	vldr	s11, [pc, #120]	; 8006e74 <__kernel_cosf+0xa4>
 8006dfe:	4a1e      	ldr	r2, [pc, #120]	; (8006e78 <__kernel_cosf+0xa8>)
 8006e00:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006e04:	4293      	cmp	r3, r2
 8006e06:	ee60 0a20 	vmul.f32	s1, s0, s1
 8006e0a:	eee7 5a06 	vfma.f32	s11, s14, s12
 8006e0e:	ed9f 6a1b 	vldr	s12, [pc, #108]	; 8006e7c <__kernel_cosf+0xac>
 8006e12:	eea7 6a25 	vfma.f32	s12, s14, s11
 8006e16:	eddf 5a1a 	vldr	s11, [pc, #104]	; 8006e80 <__kernel_cosf+0xb0>
 8006e1a:	eee7 5a06 	vfma.f32	s11, s14, s12
 8006e1e:	ed9f 6a19 	vldr	s12, [pc, #100]	; 8006e84 <__kernel_cosf+0xb4>
 8006e22:	eea7 6a25 	vfma.f32	s12, s14, s11
 8006e26:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8006e2a:	ee26 6a07 	vmul.f32	s12, s12, s14
 8006e2e:	dc06      	bgt.n	8006e3e <__kernel_cosf+0x6e>
 8006e30:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8006e34:	eed7 0a25 	vfnms.f32	s1, s14, s11
 8006e38:	ee36 0ae0 	vsub.f32	s0, s13, s1
 8006e3c:	4770      	bx	lr
 8006e3e:	4a12      	ldr	r2, [pc, #72]	; (8006e88 <__kernel_cosf+0xb8>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	bfda      	itte	le
 8006e44:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8006e48:	ee07 3a90 	vmovle	s15, r3
 8006e4c:	eef5 7a02 	vmovgt.f32	s15, #82	; 0x3e900000  0.2812500
 8006e50:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006e54:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8006e58:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8006e5c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006e60:	ee36 0ae7 	vsub.f32	s0, s13, s15
 8006e64:	4770      	bx	lr
 8006e66:	eeb0 0a66 	vmov.f32	s0, s13
 8006e6a:	4770      	bx	lr
 8006e6c:	310f74f6 	.word	0x310f74f6
 8006e70:	ad47d74e 	.word	0xad47d74e
 8006e74:	b493f27c 	.word	0xb493f27c
 8006e78:	3e999999 	.word	0x3e999999
 8006e7c:	37d00d01 	.word	0x37d00d01
 8006e80:	bab60b61 	.word	0xbab60b61
 8006e84:	3d2aaaab 	.word	0x3d2aaaab
 8006e88:	3f480000 	.word	0x3f480000

08006e8c <__kernel_rem_pio2f>:
 8006e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e90:	ed2d 8b04 	vpush	{d8-d9}
 8006e94:	b0d7      	sub	sp, #348	; 0x15c
 8006e96:	468b      	mov	fp, r1
 8006e98:	9301      	str	r3, [sp, #4]
 8006e9a:	9964      	ldr	r1, [sp, #400]	; 0x190
 8006e9c:	4bcb      	ldr	r3, [pc, #812]	; (80071cc <__kernel_rem_pio2f+0x340>)
 8006e9e:	9002      	str	r0, [sp, #8]
 8006ea0:	f853 a021 	ldr.w	sl, [r3, r1, lsl #2]
 8006ea4:	9b01      	ldr	r3, [sp, #4]
 8006ea6:	9e65      	ldr	r6, [sp, #404]	; 0x194
 8006ea8:	ed9f 7acc 	vldr	s14, [pc, #816]	; 80071dc <__kernel_rem_pio2f+0x350>
 8006eac:	3b01      	subs	r3, #1
 8006eae:	1ed0      	subs	r0, r2, #3
 8006eb0:	2408      	movs	r4, #8
 8006eb2:	fb90 f0f4 	sdiv	r0, r0, r4
 8006eb6:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006eba:	1c45      	adds	r5, r0, #1
 8006ebc:	1ac7      	subs	r7, r0, r3
 8006ebe:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8006ec2:	eb0a 0e03 	add.w	lr, sl, r3
 8006ec6:	ac1a      	add	r4, sp, #104	; 0x68
 8006ec8:	eb06 0c87 	add.w	ip, r6, r7, lsl #2
 8006ecc:	2200      	movs	r2, #0
 8006ece:	4572      	cmp	r2, lr
 8006ed0:	dd0f      	ble.n	8006ef2 <__kernel_rem_pio2f+0x66>
 8006ed2:	f50d 7e84 	add.w	lr, sp, #264	; 0x108
 8006ed6:	2400      	movs	r4, #0
 8006ed8:	4554      	cmp	r4, sl
 8006eda:	dc26      	bgt.n	8006f2a <__kernel_rem_pio2f+0x9e>
 8006edc:	9a01      	ldr	r2, [sp, #4]
 8006ede:	9f02      	ldr	r7, [sp, #8]
 8006ee0:	eddf 7abe 	vldr	s15, [pc, #760]	; 80071dc <__kernel_rem_pio2f+0x350>
 8006ee4:	4422      	add	r2, r4
 8006ee6:	a91a      	add	r1, sp, #104	; 0x68
 8006ee8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006eec:	f04f 0c00 	mov.w	ip, #0
 8006ef0:	e015      	b.n	8006f1e <__kernel_rem_pio2f+0x92>
 8006ef2:	42d7      	cmn	r7, r2
 8006ef4:	bf5d      	ittte	pl
 8006ef6:	f85c 1022 	ldrpl.w	r1, [ip, r2, lsl #2]
 8006efa:	ee07 1a90 	vmovpl	s15, r1
 8006efe:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006f02:	eef0 7a47 	vmovmi.f32	s15, s14
 8006f06:	ece4 7a01 	vstmia	r4!, {s15}
 8006f0a:	3201      	adds	r2, #1
 8006f0c:	e7df      	b.n	8006ece <__kernel_rem_pio2f+0x42>
 8006f0e:	ecf7 6a01 	vldmia	r7!, {s13}
 8006f12:	ed32 7a01 	vldmdb	r2!, {s14}
 8006f16:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006f1a:	f10c 0c01 	add.w	ip, ip, #1
 8006f1e:	459c      	cmp	ip, r3
 8006f20:	ddf5      	ble.n	8006f0e <__kernel_rem_pio2f+0x82>
 8006f22:	ecee 7a01 	vstmia	lr!, {s15}
 8006f26:	3401      	adds	r4, #1
 8006f28:	e7d6      	b.n	8006ed8 <__kernel_rem_pio2f+0x4c>
 8006f2a:	aa06      	add	r2, sp, #24
 8006f2c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006f30:	9204      	str	r2, [sp, #16]
 8006f32:	eddf 8aa7 	vldr	s17, [pc, #668]	; 80071d0 <__kernel_rem_pio2f+0x344>
 8006f36:	ed9f 9aa7 	vldr	s18, [pc, #668]	; 80071d4 <__kernel_rem_pio2f+0x348>
 8006f3a:	eb06 0280 	add.w	r2, r6, r0, lsl #2
 8006f3e:	9203      	str	r2, [sp, #12]
 8006f40:	4657      	mov	r7, sl
 8006f42:	aa56      	add	r2, sp, #344	; 0x158
 8006f44:	f107 4880 	add.w	r8, r7, #1073741824	; 0x40000000
 8006f48:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8006f4c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f50:	ed12 0a14 	vldr	s0, [r2, #-80]	; 0xffffffb0
 8006f54:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8006f58:	aa56      	add	r2, sp, #344	; 0x158
 8006f5a:	eb02 0008 	add.w	r0, r2, r8
 8006f5e:	384c      	subs	r0, #76	; 0x4c
 8006f60:	2200      	movs	r2, #0
 8006f62:	1abc      	subs	r4, r7, r2
 8006f64:	2c00      	cmp	r4, #0
 8006f66:	dc4a      	bgt.n	8006ffe <__kernel_rem_pio2f+0x172>
 8006f68:	4628      	mov	r0, r5
 8006f6a:	9305      	str	r3, [sp, #20]
 8006f6c:	f000 fb5c 	bl	8007628 <scalbnf>
 8006f70:	eeb0 8a40 	vmov.f32	s16, s0
 8006f74:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8006f78:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006f7c:	f000 fb12 	bl	80075a4 <floorf>
 8006f80:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8006f84:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006f88:	2d00      	cmp	r5, #0
 8006f8a:	9b05      	ldr	r3, [sp, #20]
 8006f8c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006f90:	ee17 9a90 	vmov	r9, s15
 8006f94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f98:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006f9c:	dd44      	ble.n	8007028 <__kernel_rem_pio2f+0x19c>
 8006f9e:	1e78      	subs	r0, r7, #1
 8006fa0:	aa06      	add	r2, sp, #24
 8006fa2:	f1c5 0408 	rsb	r4, r5, #8
 8006fa6:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8006faa:	fa46 f204 	asr.w	r2, r6, r4
 8006fae:	4491      	add	r9, r2
 8006fb0:	40a2      	lsls	r2, r4
 8006fb2:	1ab6      	subs	r6, r6, r2
 8006fb4:	aa06      	add	r2, sp, #24
 8006fb6:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8006fba:	f1c5 0207 	rsb	r2, r5, #7
 8006fbe:	4116      	asrs	r6, r2
 8006fc0:	2e00      	cmp	r6, #0
 8006fc2:	dd40      	ble.n	8007046 <__kernel_rem_pio2f+0x1ba>
 8006fc4:	2400      	movs	r4, #0
 8006fc6:	f109 0901 	add.w	r9, r9, #1
 8006fca:	4620      	mov	r0, r4
 8006fcc:	42a7      	cmp	r7, r4
 8006fce:	dc75      	bgt.n	80070bc <__kernel_rem_pio2f+0x230>
 8006fd0:	2d00      	cmp	r5, #0
 8006fd2:	dd05      	ble.n	8006fe0 <__kernel_rem_pio2f+0x154>
 8006fd4:	2d01      	cmp	r5, #1
 8006fd6:	f000 8086 	beq.w	80070e6 <__kernel_rem_pio2f+0x25a>
 8006fda:	2d02      	cmp	r5, #2
 8006fdc:	f000 808d 	beq.w	80070fa <__kernel_rem_pio2f+0x26e>
 8006fe0:	2e02      	cmp	r6, #2
 8006fe2:	d130      	bne.n	8007046 <__kernel_rem_pio2f+0x1ba>
 8006fe4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8006fe8:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006fec:	b358      	cbz	r0, 8007046 <__kernel_rem_pio2f+0x1ba>
 8006fee:	4628      	mov	r0, r5
 8006ff0:	9305      	str	r3, [sp, #20]
 8006ff2:	f000 fb19 	bl	8007628 <scalbnf>
 8006ff6:	9b05      	ldr	r3, [sp, #20]
 8006ff8:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006ffc:	e023      	b.n	8007046 <__kernel_rem_pio2f+0x1ba>
 8006ffe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8007002:	ac06      	add	r4, sp, #24
 8007004:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007008:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800700c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8007010:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007014:	ee10 1a10 	vmov	r1, s0
 8007018:	ed30 0a01 	vldmdb	r0!, {s0}
 800701c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8007020:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007024:	3201      	adds	r2, #1
 8007026:	e79c      	b.n	8006f62 <__kernel_rem_pio2f+0xd6>
 8007028:	d105      	bne.n	8007036 <__kernel_rem_pio2f+0x1aa>
 800702a:	1e7a      	subs	r2, r7, #1
 800702c:	a906      	add	r1, sp, #24
 800702e:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8007032:	1236      	asrs	r6, r6, #8
 8007034:	e7c4      	b.n	8006fc0 <__kernel_rem_pio2f+0x134>
 8007036:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800703a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800703e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007042:	da39      	bge.n	80070b8 <__kernel_rem_pio2f+0x22c>
 8007044:	2600      	movs	r6, #0
 8007046:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800704a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800704e:	f040 808d 	bne.w	800716c <__kernel_rem_pio2f+0x2e0>
 8007052:	1e7c      	subs	r4, r7, #1
 8007054:	4620      	mov	r0, r4
 8007056:	2200      	movs	r2, #0
 8007058:	4550      	cmp	r0, sl
 800705a:	da55      	bge.n	8007108 <__kernel_rem_pio2f+0x27c>
 800705c:	2a00      	cmp	r2, #0
 800705e:	d164      	bne.n	800712a <__kernel_rem_pio2f+0x29e>
 8007060:	2401      	movs	r4, #1
 8007062:	f06f 0003 	mvn.w	r0, #3
 8007066:	fb00 f204 	mul.w	r2, r0, r4
 800706a:	9904      	ldr	r1, [sp, #16]
 800706c:	588a      	ldr	r2, [r1, r2]
 800706e:	2a00      	cmp	r2, #0
 8007070:	d050      	beq.n	8007114 <__kernel_rem_pio2f+0x288>
 8007072:	aa56      	add	r2, sp, #344	; 0x158
 8007074:	4490      	add	r8, r2
 8007076:	9a01      	ldr	r2, [sp, #4]
 8007078:	a91a      	add	r1, sp, #104	; 0x68
 800707a:	443a      	add	r2, r7
 800707c:	1c78      	adds	r0, r7, #1
 800707e:	f1a8 0848 	sub.w	r8, r8, #72	; 0x48
 8007082:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007086:	4427      	add	r7, r4
 8007088:	42b8      	cmp	r0, r7
 800708a:	f73f af5a 	bgt.w	8006f42 <__kernel_rem_pio2f+0xb6>
 800708e:	9903      	ldr	r1, [sp, #12]
 8007090:	9e02      	ldr	r6, [sp, #8]
 8007092:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8007096:	9105      	str	r1, [sp, #20]
 8007098:	ee07 1a90 	vmov	s15, r1
 800709c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070a0:	2400      	movs	r4, #0
 80070a2:	ece2 7a01 	vstmia	r2!, {s15}
 80070a6:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80071dc <__kernel_rem_pio2f+0x350>
 80070aa:	4696      	mov	lr, r2
 80070ac:	429c      	cmp	r4, r3
 80070ae:	dd33      	ble.n	8007118 <__kernel_rem_pio2f+0x28c>
 80070b0:	ece8 7a01 	vstmia	r8!, {s15}
 80070b4:	3001      	adds	r0, #1
 80070b6:	e7e7      	b.n	8007088 <__kernel_rem_pio2f+0x1fc>
 80070b8:	2602      	movs	r6, #2
 80070ba:	e783      	b.n	8006fc4 <__kernel_rem_pio2f+0x138>
 80070bc:	aa06      	add	r2, sp, #24
 80070be:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80070c2:	b948      	cbnz	r0, 80070d8 <__kernel_rem_pio2f+0x24c>
 80070c4:	b12a      	cbz	r2, 80070d2 <__kernel_rem_pio2f+0x246>
 80070c6:	a906      	add	r1, sp, #24
 80070c8:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 80070cc:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 80070d0:	2201      	movs	r2, #1
 80070d2:	3401      	adds	r4, #1
 80070d4:	4610      	mov	r0, r2
 80070d6:	e779      	b.n	8006fcc <__kernel_rem_pio2f+0x140>
 80070d8:	a906      	add	r1, sp, #24
 80070da:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 80070de:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 80070e2:	4602      	mov	r2, r0
 80070e4:	e7f5      	b.n	80070d2 <__kernel_rem_pio2f+0x246>
 80070e6:	1e7c      	subs	r4, r7, #1
 80070e8:	aa06      	add	r2, sp, #24
 80070ea:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80070ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80070f2:	a906      	add	r1, sp, #24
 80070f4:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
 80070f8:	e772      	b.n	8006fe0 <__kernel_rem_pio2f+0x154>
 80070fa:	1e7c      	subs	r4, r7, #1
 80070fc:	aa06      	add	r2, sp, #24
 80070fe:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8007102:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8007106:	e7f4      	b.n	80070f2 <__kernel_rem_pio2f+0x266>
 8007108:	a906      	add	r1, sp, #24
 800710a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800710e:	3801      	subs	r0, #1
 8007110:	430a      	orrs	r2, r1
 8007112:	e7a1      	b.n	8007058 <__kernel_rem_pio2f+0x1cc>
 8007114:	3401      	adds	r4, #1
 8007116:	e7a6      	b.n	8007066 <__kernel_rem_pio2f+0x1da>
 8007118:	ecf6 6a01 	vldmia	r6!, {s13}
 800711c:	ed3e 7a01 	vldmdb	lr!, {s14}
 8007120:	3401      	adds	r4, #1
 8007122:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007126:	e7c1      	b.n	80070ac <__kernel_rem_pio2f+0x220>
 8007128:	3c01      	subs	r4, #1
 800712a:	ab06      	add	r3, sp, #24
 800712c:	3d08      	subs	r5, #8
 800712e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d0f8      	beq.n	8007128 <__kernel_rem_pio2f+0x29c>
 8007136:	4628      	mov	r0, r5
 8007138:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800713c:	f000 fa74 	bl	8007628 <scalbnf>
 8007140:	00a3      	lsls	r3, r4, #2
 8007142:	aa42      	add	r2, sp, #264	; 0x108
 8007144:	3304      	adds	r3, #4
 8007146:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80071d0 <__kernel_rem_pio2f+0x344>
 800714a:	18d0      	adds	r0, r2, r3
 800714c:	4622      	mov	r2, r4
 800714e:	2a00      	cmp	r2, #0
 8007150:	da46      	bge.n	80071e0 <__kernel_rem_pio2f+0x354>
 8007152:	f10d 0eb8 	add.w	lr, sp, #184	; 0xb8
 8007156:	2200      	movs	r2, #0
 8007158:	1aa5      	subs	r5, r4, r2
 800715a:	d460      	bmi.n	800721e <__kernel_rem_pio2f+0x392>
 800715c:	a942      	add	r1, sp, #264	; 0x108
 800715e:	4f1e      	ldr	r7, [pc, #120]	; (80071d8 <__kernel_rem_pio2f+0x34c>)
 8007160:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80071dc <__kernel_rem_pio2f+0x350>
 8007164:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 8007168:	2000      	movs	r0, #0
 800716a:	e050      	b.n	800720e <__kernel_rem_pio2f+0x382>
 800716c:	4268      	negs	r0, r5
 800716e:	eeb0 0a48 	vmov.f32	s0, s16
 8007172:	f000 fa59 	bl	8007628 <scalbnf>
 8007176:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80071d4 <__kernel_rem_pio2f+0x348>
 800717a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800717e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007182:	db19      	blt.n	80071b8 <__kernel_rem_pio2f+0x32c>
 8007184:	eddf 7a12 	vldr	s15, [pc, #72]	; 80071d0 <__kernel_rem_pio2f+0x344>
 8007188:	ee60 7a27 	vmul.f32	s15, s0, s15
 800718c:	aa06      	add	r2, sp, #24
 800718e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007192:	1c7c      	adds	r4, r7, #1
 8007194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007198:	3508      	adds	r5, #8
 800719a:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800719e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80071a2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80071a6:	ee10 3a10 	vmov	r3, s0
 80071aa:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 80071ae:	ee17 3a90 	vmov	r3, s15
 80071b2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80071b6:	e7be      	b.n	8007136 <__kernel_rem_pio2f+0x2aa>
 80071b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80071bc:	aa06      	add	r2, sp, #24
 80071be:	ee10 3a10 	vmov	r3, s0
 80071c2:	463c      	mov	r4, r7
 80071c4:	f842 3027 	str.w	r3, [r2, r7, lsl #2]
 80071c8:	e7b5      	b.n	8007136 <__kernel_rem_pio2f+0x2aa>
 80071ca:	bf00      	nop
 80071cc:	08007c90 	.word	0x08007c90
 80071d0:	3b800000 	.word	0x3b800000
 80071d4:	43800000 	.word	0x43800000
 80071d8:	08007c64 	.word	0x08007c64
 80071dc:	00000000 	.word	0x00000000
 80071e0:	a906      	add	r1, sp, #24
 80071e2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80071e6:	9101      	str	r1, [sp, #4]
 80071e8:	ee07 1a90 	vmov	s15, r1
 80071ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071f0:	3a01      	subs	r2, #1
 80071f2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80071f6:	ee20 0a07 	vmul.f32	s0, s0, s14
 80071fa:	ed60 7a01 	vstmdb	r0!, {s15}
 80071fe:	e7a6      	b.n	800714e <__kernel_rem_pio2f+0x2c2>
 8007200:	ecf7 6a01 	vldmia	r7!, {s13}
 8007204:	ecb5 7a01 	vldmia	r5!, {s14}
 8007208:	eee6 7a87 	vfma.f32	s15, s13, s14
 800720c:	3001      	adds	r0, #1
 800720e:	4550      	cmp	r0, sl
 8007210:	dc01      	bgt.n	8007216 <__kernel_rem_pio2f+0x38a>
 8007212:	4290      	cmp	r0, r2
 8007214:	ddf4      	ble.n	8007200 <__kernel_rem_pio2f+0x374>
 8007216:	ecee 7a01 	vstmia	lr!, {s15}
 800721a:	3201      	adds	r2, #1
 800721c:	e79c      	b.n	8007158 <__kernel_rem_pio2f+0x2cc>
 800721e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8007220:	2a03      	cmp	r2, #3
 8007222:	d843      	bhi.n	80072ac <__kernel_rem_pio2f+0x420>
 8007224:	e8df f002 	tbb	[pc, r2]
 8007228:	021d1d37 	.word	0x021d1d37
 800722c:	aa2e      	add	r2, sp, #184	; 0xb8
 800722e:	4413      	add	r3, r2
 8007230:	461a      	mov	r2, r3
 8007232:	4620      	mov	r0, r4
 8007234:	2800      	cmp	r0, #0
 8007236:	dc55      	bgt.n	80072e4 <__kernel_rem_pio2f+0x458>
 8007238:	461a      	mov	r2, r3
 800723a:	4620      	mov	r0, r4
 800723c:	2801      	cmp	r0, #1
 800723e:	dc61      	bgt.n	8007304 <__kernel_rem_pio2f+0x478>
 8007240:	ed5f 7a1a 	vldr	s15, [pc, #-104]	; 80071dc <__kernel_rem_pio2f+0x350>
 8007244:	2c01      	cmp	r4, #1
 8007246:	dc6d      	bgt.n	8007324 <__kernel_rem_pio2f+0x498>
 8007248:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800724c:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8007250:	2e00      	cmp	r6, #0
 8007252:	d16d      	bne.n	8007330 <__kernel_rem_pio2f+0x4a4>
 8007254:	edcb 6a00 	vstr	s13, [fp]
 8007258:	ed8b 7a01 	vstr	s14, [fp, #4]
 800725c:	edcb 7a02 	vstr	s15, [fp, #8]
 8007260:	e024      	b.n	80072ac <__kernel_rem_pio2f+0x420>
 8007262:	aa2e      	add	r2, sp, #184	; 0xb8
 8007264:	ed1f 7a23 	vldr	s14, [pc, #-140]	; 80071dc <__kernel_rem_pio2f+0x350>
 8007268:	4413      	add	r3, r2
 800726a:	4622      	mov	r2, r4
 800726c:	2a00      	cmp	r2, #0
 800726e:	da2a      	bge.n	80072c6 <__kernel_rem_pio2f+0x43a>
 8007270:	b37e      	cbz	r6, 80072d2 <__kernel_rem_pio2f+0x446>
 8007272:	eef1 7a47 	vneg.f32	s15, s14
 8007276:	edcb 7a00 	vstr	s15, [fp]
 800727a:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800727e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007282:	aa2f      	add	r2, sp, #188	; 0xbc
 8007284:	2301      	movs	r3, #1
 8007286:	429c      	cmp	r4, r3
 8007288:	da26      	bge.n	80072d8 <__kernel_rem_pio2f+0x44c>
 800728a:	b10e      	cbz	r6, 8007290 <__kernel_rem_pio2f+0x404>
 800728c:	eef1 7a67 	vneg.f32	s15, s15
 8007290:	edcb 7a01 	vstr	s15, [fp, #4]
 8007294:	e00a      	b.n	80072ac <__kernel_rem_pio2f+0x420>
 8007296:	aa2e      	add	r2, sp, #184	; 0xb8
 8007298:	ed5f 7a30 	vldr	s15, [pc, #-192]	; 80071dc <__kernel_rem_pio2f+0x350>
 800729c:	4413      	add	r3, r2
 800729e:	2c00      	cmp	r4, #0
 80072a0:	da0b      	bge.n	80072ba <__kernel_rem_pio2f+0x42e>
 80072a2:	b10e      	cbz	r6, 80072a8 <__kernel_rem_pio2f+0x41c>
 80072a4:	eef1 7a67 	vneg.f32	s15, s15
 80072a8:	edcb 7a00 	vstr	s15, [fp]
 80072ac:	f009 0007 	and.w	r0, r9, #7
 80072b0:	b057      	add	sp, #348	; 0x15c
 80072b2:	ecbd 8b04 	vpop	{d8-d9}
 80072b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072ba:	ed33 7a01 	vldmdb	r3!, {s14}
 80072be:	3c01      	subs	r4, #1
 80072c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80072c4:	e7eb      	b.n	800729e <__kernel_rem_pio2f+0x412>
 80072c6:	ed73 7a01 	vldmdb	r3!, {s15}
 80072ca:	3a01      	subs	r2, #1
 80072cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072d0:	e7cc      	b.n	800726c <__kernel_rem_pio2f+0x3e0>
 80072d2:	eef0 7a47 	vmov.f32	s15, s14
 80072d6:	e7ce      	b.n	8007276 <__kernel_rem_pio2f+0x3ea>
 80072d8:	ecb2 7a01 	vldmia	r2!, {s14}
 80072dc:	3301      	adds	r3, #1
 80072de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80072e2:	e7d0      	b.n	8007286 <__kernel_rem_pio2f+0x3fa>
 80072e4:	ed52 6a01 	vldr	s13, [r2, #-4]
 80072e8:	ed52 7a02 	vldr	s15, [r2, #-8]
 80072ec:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80072f0:	3801      	subs	r0, #1
 80072f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072fa:	ed62 7a01 	vstmdb	r2!, {s15}
 80072fe:	ed02 7a01 	vstr	s14, [r2, #-4]
 8007302:	e797      	b.n	8007234 <__kernel_rem_pio2f+0x3a8>
 8007304:	ed52 6a01 	vldr	s13, [r2, #-4]
 8007308:	ed52 7a02 	vldr	s15, [r2, #-8]
 800730c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007310:	3801      	subs	r0, #1
 8007312:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800731a:	ed62 7a01 	vstmdb	r2!, {s15}
 800731e:	ed02 7a01 	vstr	s14, [r2, #-4]
 8007322:	e78b      	b.n	800723c <__kernel_rem_pio2f+0x3b0>
 8007324:	ed33 7a01 	vldmdb	r3!, {s14}
 8007328:	3c01      	subs	r4, #1
 800732a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800732e:	e789      	b.n	8007244 <__kernel_rem_pio2f+0x3b8>
 8007330:	eef1 6a66 	vneg.f32	s13, s13
 8007334:	eeb1 7a47 	vneg.f32	s14, s14
 8007338:	edcb 6a00 	vstr	s13, [fp]
 800733c:	ed8b 7a01 	vstr	s14, [fp, #4]
 8007340:	eef1 7a67 	vneg.f32	s15, s15
 8007344:	e78a      	b.n	800725c <__kernel_rem_pio2f+0x3d0>
 8007346:	bf00      	nop

08007348 <__kernel_sinf>:
 8007348:	ee10 3a10 	vmov	r3, s0
 800734c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007350:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8007354:	da04      	bge.n	8007360 <__kernel_sinf+0x18>
 8007356:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800735a:	ee17 3a90 	vmov	r3, s15
 800735e:	b35b      	cbz	r3, 80073b8 <__kernel_sinf+0x70>
 8007360:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007364:	eddf 7a15 	vldr	s15, [pc, #84]	; 80073bc <__kernel_sinf+0x74>
 8007368:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80073c0 <__kernel_sinf+0x78>
 800736c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007370:	eddf 7a14 	vldr	s15, [pc, #80]	; 80073c4 <__kernel_sinf+0x7c>
 8007374:	eee7 7a06 	vfma.f32	s15, s14, s12
 8007378:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80073c8 <__kernel_sinf+0x80>
 800737c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007380:	eddf 7a12 	vldr	s15, [pc, #72]	; 80073cc <__kernel_sinf+0x84>
 8007384:	ee60 6a07 	vmul.f32	s13, s0, s14
 8007388:	eee7 7a06 	vfma.f32	s15, s14, s12
 800738c:	b930      	cbnz	r0, 800739c <__kernel_sinf+0x54>
 800738e:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80073d0 <__kernel_sinf+0x88>
 8007392:	eea7 6a27 	vfma.f32	s12, s14, s15
 8007396:	eea6 0a86 	vfma.f32	s0, s13, s12
 800739a:	4770      	bx	lr
 800739c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80073a0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80073a4:	eee0 7a86 	vfma.f32	s15, s1, s12
 80073a8:	eed7 0a27 	vfnms.f32	s1, s14, s15
 80073ac:	eddf 7a09 	vldr	s15, [pc, #36]	; 80073d4 <__kernel_sinf+0x8c>
 80073b0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80073b4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	2f2ec9d3 	.word	0x2f2ec9d3
 80073c0:	b2d72f34 	.word	0xb2d72f34
 80073c4:	3638ef1b 	.word	0x3638ef1b
 80073c8:	b9500d01 	.word	0xb9500d01
 80073cc:	3c088889 	.word	0x3c088889
 80073d0:	be2aaaab 	.word	0xbe2aaaab
 80073d4:	3e2aaaab 	.word	0x3e2aaaab

080073d8 <matherr>:
 80073d8:	2000      	movs	r0, #0
 80073da:	4770      	bx	lr
 80073dc:	0000      	movs	r0, r0
	...

080073e0 <nan>:
 80073e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80073e8 <nan+0x8>
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	00000000 	.word	0x00000000
 80073ec:	7ff80000 	.word	0x7ff80000

080073f0 <atanf>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	ee10 5a10 	vmov	r5, s0
 80073f6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80073fa:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80073fe:	eef0 7a40 	vmov.f32	s15, s0
 8007402:	db10      	blt.n	8007426 <atanf+0x36>
 8007404:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007408:	dd04      	ble.n	8007414 <atanf+0x24>
 800740a:	ee70 7a00 	vadd.f32	s15, s0, s0
 800740e:	eeb0 0a67 	vmov.f32	s0, s15
 8007412:	bd38      	pop	{r3, r4, r5, pc}
 8007414:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8007548 <atanf+0x158>
 8007418:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800754c <atanf+0x15c>
 800741c:	2d00      	cmp	r5, #0
 800741e:	bfc8      	it	gt
 8007420:	eef0 7a47 	vmovgt.f32	s15, s14
 8007424:	e7f3      	b.n	800740e <atanf+0x1e>
 8007426:	4b4a      	ldr	r3, [pc, #296]	; (8007550 <atanf+0x160>)
 8007428:	429c      	cmp	r4, r3
 800742a:	dc10      	bgt.n	800744e <atanf+0x5e>
 800742c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8007430:	da0a      	bge.n	8007448 <atanf+0x58>
 8007432:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8007554 <atanf+0x164>
 8007436:	ee30 7a07 	vadd.f32	s14, s0, s14
 800743a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800743e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007446:	dce2      	bgt.n	800740e <atanf+0x1e>
 8007448:	f04f 33ff 	mov.w	r3, #4294967295
 800744c:	e013      	b.n	8007476 <atanf+0x86>
 800744e:	f000 f8a1 	bl	8007594 <fabsf>
 8007452:	4b41      	ldr	r3, [pc, #260]	; (8007558 <atanf+0x168>)
 8007454:	429c      	cmp	r4, r3
 8007456:	dc4d      	bgt.n	80074f4 <atanf+0x104>
 8007458:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800745c:	429c      	cmp	r4, r3
 800745e:	dc3f      	bgt.n	80074e0 <atanf+0xf0>
 8007460:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007464:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007468:	eea0 7a27 	vfma.f32	s14, s0, s15
 800746c:	2300      	movs	r3, #0
 800746e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007472:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8007476:	1c5a      	adds	r2, r3, #1
 8007478:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800747c:	eddf 6a37 	vldr	s13, [pc, #220]	; 800755c <atanf+0x16c>
 8007480:	eddf 5a37 	vldr	s11, [pc, #220]	; 8007560 <atanf+0x170>
 8007484:	ed9f 5a37 	vldr	s10, [pc, #220]	; 8007564 <atanf+0x174>
 8007488:	ee26 7a06 	vmul.f32	s14, s12, s12
 800748c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8007490:	eddf 6a35 	vldr	s13, [pc, #212]	; 8007568 <atanf+0x178>
 8007494:	eee7 6a25 	vfma.f32	s13, s14, s11
 8007498:	eddf 5a34 	vldr	s11, [pc, #208]	; 800756c <atanf+0x17c>
 800749c:	eee7 5a26 	vfma.f32	s11, s14, s13
 80074a0:	eddf 6a33 	vldr	s13, [pc, #204]	; 8007570 <atanf+0x180>
 80074a4:	eee7 6a25 	vfma.f32	s13, s14, s11
 80074a8:	eddf 5a32 	vldr	s11, [pc, #200]	; 8007574 <atanf+0x184>
 80074ac:	eee7 5a26 	vfma.f32	s11, s14, s13
 80074b0:	eddf 6a31 	vldr	s13, [pc, #196]	; 8007578 <atanf+0x188>
 80074b4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80074b8:	eddf 6a30 	vldr	s13, [pc, #192]	; 800757c <atanf+0x18c>
 80074bc:	eee7 6a05 	vfma.f32	s13, s14, s10
 80074c0:	ed9f 5a2f 	vldr	s10, [pc, #188]	; 8007580 <atanf+0x190>
 80074c4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80074c8:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8007584 <atanf+0x194>
 80074cc:	eee7 6a05 	vfma.f32	s13, s14, s10
 80074d0:	ee26 7a87 	vmul.f32	s14, s13, s14
 80074d4:	ee05 7a86 	vmla.f32	s14, s11, s12
 80074d8:	d121      	bne.n	800751e <atanf+0x12e>
 80074da:	eee7 7ac7 	vfms.f32	s15, s15, s14
 80074de:	e796      	b.n	800740e <atanf+0x1e>
 80074e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80074e4:	ee30 7a67 	vsub.f32	s14, s0, s15
 80074e8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80074ec:	2301      	movs	r3, #1
 80074ee:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80074f2:	e7c0      	b.n	8007476 <atanf+0x86>
 80074f4:	4b24      	ldr	r3, [pc, #144]	; (8007588 <atanf+0x198>)
 80074f6:	429c      	cmp	r4, r3
 80074f8:	dc0b      	bgt.n	8007512 <atanf+0x122>
 80074fa:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80074fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007502:	eea0 7a27 	vfma.f32	s14, s0, s15
 8007506:	2302      	movs	r3, #2
 8007508:	ee70 6a67 	vsub.f32	s13, s0, s15
 800750c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007510:	e7b1      	b.n	8007476 <atanf+0x86>
 8007512:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007516:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800751a:	2303      	movs	r3, #3
 800751c:	e7ab      	b.n	8007476 <atanf+0x86>
 800751e:	4a1b      	ldr	r2, [pc, #108]	; (800758c <atanf+0x19c>)
 8007520:	491b      	ldr	r1, [pc, #108]	; (8007590 <atanf+0x1a0>)
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	441a      	add	r2, r3
 8007526:	440b      	add	r3, r1
 8007528:	edd3 6a00 	vldr	s13, [r3]
 800752c:	eed7 6a87 	vfnms.f32	s13, s15, s14
 8007530:	2d00      	cmp	r5, #0
 8007532:	ed92 7a00 	vldr	s14, [r2]
 8007536:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800753a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800753e:	bfb8      	it	lt
 8007540:	eef1 7a67 	vneglt.f32	s15, s15
 8007544:	e763      	b.n	800740e <atanf+0x1e>
 8007546:	bf00      	nop
 8007548:	bfc90fdb 	.word	0xbfc90fdb
 800754c:	3fc90fdb 	.word	0x3fc90fdb
 8007550:	3edfffff 	.word	0x3edfffff
 8007554:	7149f2ca 	.word	0x7149f2ca
 8007558:	3f97ffff 	.word	0x3f97ffff
 800755c:	3c8569d7 	.word	0x3c8569d7
 8007560:	3d4bda59 	.word	0x3d4bda59
 8007564:	bd6ef16b 	.word	0xbd6ef16b
 8007568:	3d886b35 	.word	0x3d886b35
 800756c:	3dba2e6e 	.word	0x3dba2e6e
 8007570:	3e124925 	.word	0x3e124925
 8007574:	3eaaaaab 	.word	0x3eaaaaab
 8007578:	bd15a221 	.word	0xbd15a221
 800757c:	bd9d8795 	.word	0xbd9d8795
 8007580:	bde38e38 	.word	0xbde38e38
 8007584:	be4ccccd 	.word	0xbe4ccccd
 8007588:	401bffff 	.word	0x401bffff
 800758c:	08007c9c 	.word	0x08007c9c
 8007590:	08007cac 	.word	0x08007cac

08007594 <fabsf>:
 8007594:	ee10 3a10 	vmov	r3, s0
 8007598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800759c:	ee00 3a10 	vmov	s0, r3
 80075a0:	4770      	bx	lr
	...

080075a4 <floorf>:
 80075a4:	ee10 3a10 	vmov	r3, s0
 80075a8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80075ac:	0dca      	lsrs	r2, r1, #23
 80075ae:	3a7f      	subs	r2, #127	; 0x7f
 80075b0:	2a16      	cmp	r2, #22
 80075b2:	dc2a      	bgt.n	800760a <floorf+0x66>
 80075b4:	2a00      	cmp	r2, #0
 80075b6:	da11      	bge.n	80075dc <floorf+0x38>
 80075b8:	eddf 7a18 	vldr	s15, [pc, #96]	; 800761c <floorf+0x78>
 80075bc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075c0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075c8:	dd05      	ble.n	80075d6 <floorf+0x32>
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	da23      	bge.n	8007616 <floorf+0x72>
 80075ce:	4a14      	ldr	r2, [pc, #80]	; (8007620 <floorf+0x7c>)
 80075d0:	2900      	cmp	r1, #0
 80075d2:	bf18      	it	ne
 80075d4:	4613      	movne	r3, r2
 80075d6:	ee00 3a10 	vmov	s0, r3
 80075da:	4770      	bx	lr
 80075dc:	4911      	ldr	r1, [pc, #68]	; (8007624 <floorf+0x80>)
 80075de:	4111      	asrs	r1, r2
 80075e0:	420b      	tst	r3, r1
 80075e2:	d0fa      	beq.n	80075da <floorf+0x36>
 80075e4:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800761c <floorf+0x78>
 80075e8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075ec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075f4:	ddef      	ble.n	80075d6 <floorf+0x32>
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	bfbe      	ittt	lt
 80075fa:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80075fe:	fa40 f202 	asrlt.w	r2, r0, r2
 8007602:	189b      	addlt	r3, r3, r2
 8007604:	ea23 0301 	bic.w	r3, r3, r1
 8007608:	e7e5      	b.n	80075d6 <floorf+0x32>
 800760a:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800760e:	d3e4      	bcc.n	80075da <floorf+0x36>
 8007610:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007614:	4770      	bx	lr
 8007616:	2300      	movs	r3, #0
 8007618:	e7dd      	b.n	80075d6 <floorf+0x32>
 800761a:	bf00      	nop
 800761c:	7149f2ca 	.word	0x7149f2ca
 8007620:	bf800000 	.word	0xbf800000
 8007624:	007fffff 	.word	0x007fffff

08007628 <scalbnf>:
 8007628:	b508      	push	{r3, lr}
 800762a:	ee10 2a10 	vmov	r2, s0
 800762e:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8007632:	ed2d 8b02 	vpush	{d8}
 8007636:	eef0 0a40 	vmov.f32	s1, s0
 800763a:	d004      	beq.n	8007646 <scalbnf+0x1e>
 800763c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007640:	d306      	bcc.n	8007650 <scalbnf+0x28>
 8007642:	ee70 0a00 	vadd.f32	s1, s0, s0
 8007646:	ecbd 8b02 	vpop	{d8}
 800764a:	eeb0 0a60 	vmov.f32	s0, s1
 800764e:	bd08      	pop	{r3, pc}
 8007650:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007654:	d21c      	bcs.n	8007690 <scalbnf+0x68>
 8007656:	4b1f      	ldr	r3, [pc, #124]	; (80076d4 <scalbnf+0xac>)
 8007658:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80076d8 <scalbnf+0xb0>
 800765c:	4298      	cmp	r0, r3
 800765e:	ee60 0a27 	vmul.f32	s1, s0, s15
 8007662:	db10      	blt.n	8007686 <scalbnf+0x5e>
 8007664:	ee10 2a90 	vmov	r2, s1
 8007668:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800766c:	3b19      	subs	r3, #25
 800766e:	4403      	add	r3, r0
 8007670:	2bfe      	cmp	r3, #254	; 0xfe
 8007672:	dd0f      	ble.n	8007694 <scalbnf+0x6c>
 8007674:	ed9f 8a19 	vldr	s16, [pc, #100]	; 80076dc <scalbnf+0xb4>
 8007678:	eeb0 0a48 	vmov.f32	s0, s16
 800767c:	f000 f834 	bl	80076e8 <copysignf>
 8007680:	ee60 0a08 	vmul.f32	s1, s0, s16
 8007684:	e7df      	b.n	8007646 <scalbnf+0x1e>
 8007686:	eddf 7a16 	vldr	s15, [pc, #88]	; 80076e0 <scalbnf+0xb8>
 800768a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800768e:	e7da      	b.n	8007646 <scalbnf+0x1e>
 8007690:	0ddb      	lsrs	r3, r3, #23
 8007692:	e7ec      	b.n	800766e <scalbnf+0x46>
 8007694:	2b00      	cmp	r3, #0
 8007696:	dd06      	ble.n	80076a6 <scalbnf+0x7e>
 8007698:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800769c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80076a0:	ee00 3a90 	vmov	s1, r3
 80076a4:	e7cf      	b.n	8007646 <scalbnf+0x1e>
 80076a6:	f113 0f16 	cmn.w	r3, #22
 80076aa:	da06      	bge.n	80076ba <scalbnf+0x92>
 80076ac:	f24c 3350 	movw	r3, #50000	; 0xc350
 80076b0:	4298      	cmp	r0, r3
 80076b2:	dcdf      	bgt.n	8007674 <scalbnf+0x4c>
 80076b4:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 80076e0 <scalbnf+0xb8>
 80076b8:	e7de      	b.n	8007678 <scalbnf+0x50>
 80076ba:	3319      	adds	r3, #25
 80076bc:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80076c0:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80076c4:	eddf 7a07 	vldr	s15, [pc, #28]	; 80076e4 <scalbnf+0xbc>
 80076c8:	ee07 3a10 	vmov	s14, r3
 80076cc:	ee67 0a27 	vmul.f32	s1, s14, s15
 80076d0:	e7b9      	b.n	8007646 <scalbnf+0x1e>
 80076d2:	bf00      	nop
 80076d4:	ffff3cb0 	.word	0xffff3cb0
 80076d8:	4c000000 	.word	0x4c000000
 80076dc:	7149f2ca 	.word	0x7149f2ca
 80076e0:	0da24260 	.word	0x0da24260
 80076e4:	33000000 	.word	0x33000000

080076e8 <copysignf>:
 80076e8:	ee10 3a10 	vmov	r3, s0
 80076ec:	ee10 2a90 	vmov	r2, s1
 80076f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076f4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80076f8:	4313      	orrs	r3, r2
 80076fa:	ee00 3a10 	vmov	s0, r3
 80076fe:	4770      	bx	lr

08007700 <__errno>:
 8007700:	4b01      	ldr	r3, [pc, #4]	; (8007708 <__errno+0x8>)
 8007702:	6818      	ldr	r0, [r3, #0]
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	20000088 	.word	0x20000088

0800770c <_init>:
 800770c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800770e:	bf00      	nop
 8007710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007712:	bc08      	pop	{r3}
 8007714:	469e      	mov	lr, r3
 8007716:	4770      	bx	lr

08007718 <_fini>:
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	bf00      	nop
 800771c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771e:	bc08      	pop	{r3}
 8007720:	469e      	mov	lr, r3
 8007722:	4770      	bx	lr
