{"vcs1":{"timestamp_begin":1739439374.350356659, "rt":0.27, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1739439374.697868336, "rt":0.26, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739439375.014419840, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739439374.122412672}
{"VCS_COMP_START_TIME": 1739439374.122412672}
{"VCS_COMP_END_TIME": 1739439375.235764626}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150356}}
