// SPDX-License-Identifier: GPL-2.0 OR MIT
/*
 * Copyright (C) 2021 StarFive Technology Co., Ltd.
 * Copyright (C) 2021 Emil Renner Berthing <kernel@esmil.dk>
 */

/dts-v1/;
#include "starfive_vic7100_clk.dtsi"
#include <dt-bindings/clock/starfive-jh7100.h>
#include <dt-bindings/clock/starfive-jh7100-audio.h>
#include <dt-bindings/clock/starfive-jh7100-isp.h>
#include <dt-bindings/reset/starfive-jh7100.h>
#include <dt-bindings/reset/starfive-jh7100-audio.h>
#include <dt-bindings/reset/starfive-jh7100-isp.h>
#include <dt-bindings/starfive_fb.h>

/ {
	compatible = "starfive,jh7100";
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "sifive,u74-mc", "riscv";
			reg = <0>;
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&ccache>;
			riscv,isa = "rv64imafdc";
			starfive,itim = <&itim0>;
			tlb-split;

			cpu0_intc: interrupt-controller {
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				#interrupt-cells = <1>;
			};
		};

		cpu@1 {
			compatible = "sifive,u74-mc", "riscv";
			reg = <1>;
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&ccache>;
			riscv,isa = "rv64imafdc";
			starfive,itim = <&itim1>;
			tlb-split;

			cpu1_intc: interrupt-controller {
				compatible = "riscv,cpu-intc";
				interrupt-controller;
				#interrupt-cells = <1>;
			};
		};
	};

	osc_sys: osc_sys {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	osc_aud: osc_aud {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	soc {
		compatible = "simple-bus";
		interrupt-parent = <&plic>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		dtim: dtim@1000000 {
			compatible = "starfive,dtim0";
			reg = <0x0 0x1000000 0x0 0x2000>;
			reg-names = "mem";
		};

		itim0: itim@1808000 {
			compatible = "starfive,itim0";
			reg = <0x0 0x1808000 0x0 0x8000>;
			reg-names = "mem";
		};

		itim1: itim@1820000 {
			compatible = "starfive,itim0";
			reg = <0x0 0x1820000 0x0 0x8000>;
			reg-names = "mem";
		};

		clint: clint@2000000 {
			compatible = "starfive,jh7100-clint", "sifive,clint0";
			reg = <0x0 0x2000000 0x0 0x10000>;
			interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>,
					      <&cpu1_intc 3>, <&cpu1_intc 7>;
		};

		ccache: cache-controller@2010000 {
			compatible = "sifive,fu540-c000-ccache", "starfive,ccache0", "cache";
			reg = <0x0 0x2010000 0x0 0x1000>,
			      <0x0 0x8000000 0x0 0x2000000>;
			reg-names = "control", "sideband";
			interrupts = <128>, <131>, <129>, <130>;
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <2048>;
			cache-size = <2097152>;
			cache-unified;
			/*next-level-cache = <&L40 &L36>;*/
		};

		plic: interrupt-controller@c000000 {
			compatible = "starfive,jh7100-plic", "sifive,plic-1.0.0";
			reg = <0x0 0xc000000 0x0 0x4000000>;
			interrupts-extended = <&cpu0_intc 11>, <&cpu0_intc 9>,
					      <&cpu1_intc 11>, <&cpu1_intc 9>;
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <1>;
			riscv,ndev = <127>;
		};

		dma2p: dma-controller@100b0000 {
			compatible = "snps,axi-dma-1.01a";
			reg = <0x0 0x100b0000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_SGDMA2P_AXI>,
				 <&clkgen JH7100_CLK_SGDMA2P_AHB>;
			clock-names = "core-clk", "cfgr-clk";
			interrupts = <2>;
			#dma-cells = <1>;
			dma-channels = <4>;
			snps,dma-masters = <1>;
			snps,data-width = <4>;
			snps,block-size = <4096 4096 4096 4096>;
			snps,priority = <0 1 2 3>;
			snps,axi-max-burst-len = <128>;
			dma-coherent;
		};

		crypto: crypto@100d0000 {
			compatible = "starfive,vic-sec";
			reg = <0x0 0x100d0000 0x0 0x20000>,
			      <0x0 0x11800234 0x0 0xc>;
			reg-names = "secmem", "secclk";
			clocks = <&clkgen JH7100_CLK_SEC_AHB>;
			interrupts = <31>;
		};

		usb3: usb@104c0000 {
			compatible = "cdns,usb3";
			reg = <0x0 0x104c0000 0x0 0x10000>,	// memory area for HOST registers
			      <0x0 0x104d0000 0x0 0x10000>,	// memory area for DEVICE registers
			      <0x0 0x104e0000 0x0 0x10000>;	// memory area for OTG/DRD registers
			reg-names = "otg", "xhci", "dev";
			interrupts = <44>, <52>, <43>;
			interrupt-names = "host", "peripheral", "otg";
			phy-names = "cdns3,usb3-phy", "cdns3,usb2-phy";
			maximum-speed = "super-speed";
			status = "disabled";
		};

		dma1p: dma-controller@10500000 {
			compatible = "snps,axi-dma-1.01a";
			reg = <0x0 0x10500000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_SGDMA1P_AXI>,
				 <&clkgen JH7100_CLK_SGDMA1P_BUS>;
			clock-names = "core-clk", "cfgr-clk";
			interrupts = <1>;
			#dma-cells = <1>;
			dma-channels = <16>;
			snps,dma-masters = <1>;
			snps,data-width = <3>;
			snps,block-size = <4096 4096 4096 4096 4096 4096 4096 4096 4096 4096 4096 4096 4096 4096 4096 4096>;
			snps,priority = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15>;
			snps,axi-max-burst-len = <64>;
		};

		clkgen: clock-controller@11800000 {
			compatible = "starfive,jh7100-clkgen";
			reg = <0x0 0x11800000 0x0 0x10000>;
			clocks = <&osc_sys>, <&osc_aud>;
			clock-names = "osc_sys", "osc_aud";
			#clock-cells = <1>;
		};

		otp: otp@11810000 {
			compatible = "starfive,fu740-otp";
			reg = <0x0 0x11810000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_OTP_APB>;
			fuse-count = <0x200>;
		};

		rstgen: reset-controller@11840000 {
			compatible = "starfive,jh7100-reset";
			reg = <0x0 0x11840000 0x0 0x10000>;
			#reset-cells = <1>;
		};

		qspi: spi@11860000 {
			compatible = "cdns,qspi-nor";
			reg = <0x0 0x11860000 0x0 0x10000>,
			      <0x0 0x20000000 0x0 0x20000000>;
			clocks = <&clkgen JH7100_CLK_QSPI_AHB>;
			interrupts = <3>;
			#address-cells = <1>;
			#size-cells = <0>;
			cdns,fifo-depth = <256>;
			cdns,fifo-width = <4>;
			cdns,trigger-address = <0x0>;
			spi-max-frequency = <250000000>;
			status = "disabled";
		};

		uart0: serial@11870000 {
			compatible = "starfive,jh7100-hsuart", "snps,dw-apb-uart";
			reg = <0x0 0x11870000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_UART0_CORE>,
				 <&clkgen JH7100_CLK_UART0_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen JH7100_RSTN_UART0_APB>;
			interrupts = <92>;
			reg-io-width = <4>;
			reg-shift = <2>;
			status = "disabled";
		};

		uart1: serial@11880000 {
			compatible = "starfive,jh7100-hsuart", "snps,dw-apb-uart";
			reg = <0x0 0x11880000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_UART1_CORE>,
				 <&clkgen JH7100_CLK_UART1_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen JH7100_RSTN_UART1_APB>;
			interrupts = <93>;
			reg-io-width = <4>;
			reg-shift = <2>;
			status = "disabled";
		};

		spi0: spi@11890000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x0 0x11890000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_SPI0_CORE>,
				 <&clkgen JH7100_CLK_SPI0_APB>;
			clock-names = "ssi_clk", "pclk";
			resets = <&rstgen JH7100_RSTN_SPI0_APB>;
			reset-names = "spi";
			interrupts = <94>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi1: spi@118a0000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x0 0x118a0000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_SPI1_CORE>,
				 <&clkgen JH7100_CLK_SPI1_APB>;
			clock-names = "ssi_clk", "pclk";
			resets = <&rstgen JH7100_RSTN_SPI1_APB>;
			reset-names = "spi";
			interrupts = <95>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c0: i2c@118b0000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x118b0000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_I2C0_CORE>,
				 <&clkgen JH7100_CLK_I2C0_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen JH7100_RSTN_I2C0_APB>;
			interrupts = <96>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c1: i2c@118c0000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x118c0000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_I2C1_CORE>,
				 <&clkgen JH7100_CLK_I2C1_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen JH7100_RSTN_I2C1_APB>;
			interrupts = <97>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		trng: trng@118d0000 {
			compatible = "starfive,vic-rng";
			reg = <0x0 0x118d0000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_TRNG_APB>;
			interrupts = <98>;
		};

		ispclk: clock-controller@19810000 {
			compatible = "starfive,jh7100-ispclk";
			reg = <0x0 0x19810000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_VIN_SRC>,
				 <&clkgen JH7100_CLK_ISPSLV_AXI>;
			clock-names = "vin_src", "ispslv_axi";
			#clock-cells = <1>;
		};

		isprst: reset-controller@19820000 {
			compatible = "starfive,jh7100-isprst";
			reg = <0x0 0x19820000 0x0 0x10000>;
			#reset-cells = <1>;
		};

		vin_sysctl: vin_sysctl@19800000 {
			compatible = "starfive,stf-vin";
			reg = <0x0 0x19800000 0x0 0x10000>,
			      <0x0 0x19810000 0x0 0x10000>,
			      <0x0 0x19820000 0x0 0x10000>,
			      <0x0 0x19830000 0x0 0x10000>,
			      <0x0 0x19840000 0x0 0x10000>,
			      <0x0 0x19870000 0x0 0x30000>,
			      <0x0 0x198a0000 0x0 0x30000>,
			      <0x0 0x11800000 0x0 0x10000>,
			      <0x0 0x11840000 0x0 0x10000>,
			      <0x0 0x11858000 0x0 0x10000>;
			reg-names = "mipi0", "vclk", "vrst", "mipi1", "sctrl",
			            "isp0", "isp1", "tclk", "trst", "iopad";
			interrupts = <119 109 112>;
			memory-region = <&vin_reserved>;

			clocks =  <&clkgen JH7100_CLK_VIN_SRC>,
				 <&clkgen JH7100_CLK_ISP0_AXI>,
				 <&clkgen JH7100_CLK_ISP0NOC_AXI>,
				 <&clkgen JH7100_CLK_ISPSLV_AXI>,
				 <&clkgen JH7100_CLK_ISP1_AXI>,
				 <&clkgen JH7100_CLK_ISP1NOC_AXI>,
				 <&clkgen JH7100_CLK_VIN_AXI>,
				 <&clkgen JH7100_CLK_VINNOC_AXI>,
				 <&ispclk JH7100_ISPCLK_DPHY_CFGCLK>,
				 <&ispclk JH7100_ISPCLK_DPHY_REFCLK>,
				 <&ispclk JH7100_ISPCLK_DPHY_TXCLKESC>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX0_PXL>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX1_PXL>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX0_PXL_0>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX0_PXL_1>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX0_PXL_2>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX0_PXL_3>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX0_SYS>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX1_PXL_0>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX1_PXL_1>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX1_PXL_2>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX1_PXL_3>,
				 <&ispclk JH7100_ISPCLK_MIPI_RX1_SYS>,
				 <&ispclk JH7100_ISPCLK_ISP0>,
				 <&ispclk JH7100_ISPCLK_ISP0_2X>,
				 <&ispclk JH7100_ISPCLK_ISP0_MIPI>,
				 <&ispclk JH7100_ISPCLK_ISP1>,
				 <&ispclk JH7100_ISPCLK_ISP1_2X>,
				 <&ispclk JH7100_ISPCLK_ISP1_MIPI>,
				 <&ispclk JH7100_ISPCLK_DOM4_APB>,
				 <&ispclk JH7100_ISPCLK_CSI2RX_APB>,
				 <&ispclk JH7100_ISPCLK_VIN_AXI_WR>,
				 <&ispclk JH7100_ISPCLK_VIN_AXI_RD>,
				 <&ispclk JH7100_ISPCLK_C_ISP0>,
				 <&ispclk JH7100_ISPCLK_C_ISP1>;

			clock-names = "vin_src", "isp0_axi", "isp0noc_axi", "ispslv_axi",
				      "isp1_axi", "isp1noc_axi", "vin_axi", "vinnoc_axi",
					  "dphy_cfgclk", "dphy_refclk", "dphy_txclkesc", "mipi_rx0_pxl",
					  "mipi_rx1_pxl", "mipi_rx0_pxl_0", "mipi_rx0_pxl_1", "mipi_rx0_pxl_2",
					  "mipi_rx0_pxl_3", "mipi_rx0_sys", "mipi_rx1_pxl_0", "mipi_rx1_pxl_1",
					  "mipi_rx1_pxl_2", "mipi_rx1_pxl_3", "mipi_rx1_sys", "isp0",
					  "isp0_2x", "isp0_mipi", "isp1", "isp1_2x",
					  "isp1_mipi", "dom4_apb", "csi2rx_apb", "vin_axi_wr", 
					  "vin_axi_rd", "c_isp0", "c_isp1";

			resets = <&rstgen JH7100_RSTN_VIN_SRC>,
				 <&rstgen JH7100_RSTN_ISPSLV_AXI>,
				 <&rstgen JH7100_RSTN_VIN_AXI>,
				 <&rstgen JH7100_RSTN_VINNOC_AXI>,
				 <&rstgen JH7100_RSTN_ISP0_AXI>,
				 <&rstgen JH7100_RSTN_ISP0NOC_AXI>,
				 <&rstgen JH7100_RSTN_ISP1_AXI>,
				 <&rstgen JH7100_RSTN_ISP1NOC_AXI>,
				 <&isprst JH7100_ISPRSTN_SYS_CLK>,
				 <&isprst JH7100_ISPRSTN_PCLK>,
				 <&isprst JH7100_ISPRSTN_SYS_CLK_1>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF0>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF1>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF2>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF3>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF10>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF11>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF12>,
				 <&isprst JH7100_ISPRSTN_PIXEL_CLK_IF13>,
				 <&isprst JH7100_ISPRST_ISP_0>,
				 <&isprst JH7100_ISPRST_ISP_1>,
				 <&isprst JH7100_ISPRST_P_AXIRD>,
				 <&isprst JH7100_ISPRST_P_AXIWR>,
				 <&isprst JH7100_ISPRST_P_ISP0>,
				 <&isprst JH7100_ISPRST_P_ISP1>,
				 <&isprst JH7100_ISPRST_DPHY_HW_RSTN>,
				 <&isprst JH7100_ISPRST_DPHY_RST09_ALWY_ON>,
				 <&isprst JH7100_ISPRST_C_ISP0>,
				 <&isprst JH7100_ISPRST_C_ISP1>;
				 
			reset-names = "vin_src", "ispslv_axi", "vin_axi", "vinnoc_axi",
						"isp0_axi", "isp0noc_axi", "isp1_axi", "isp1noc_axi",
						"sys_clk", "pclk", "sys_clk_1", "pixel_clk_if0", 
						"pixel_clk_if1", "pixel_clk_if2", "pixel_clk_if3", "pixel_clk_if10", 
						"pixel_clk_if11", "pixel_clk_if12", "pixel_clk_if13", "isp_0", 
						"isp_1", "p_axird", "p_axiwr", "p_isp0", 
						"p_isp1", "dphy_hw_rstn", "dphy_rst09_alwy_on", "c_isp0", 
						"c_isp1";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					dphy0_out_csi2rx: endpoint {
						remote-endpoint = <&csi2rx0_in_dphy>;
						clock-lanes = <0>;
						data-lanes = <1 2>;
						status = "failed";
					};
				};

				//port@1 {
				//	reg = <1>;

				//	dphy1_out_csi2rx: endpoint {
				//		remote-endpoint = <&csi2rx1_in_dphy>;
				//		clock-lanes = <0>;
				//		data-lanes = <1 2>;
				//		status = "failed";
				//	};
				//};

				/* TODO: Used for EVB board, comment here for starlight board, remove it later*/
				port@2 {
					reg = <2>; // dvp sensor

					// Parallel bus endpoint
					parallel_from_ov5640: endpoint {
						remote-endpoint = <&ov5640_to_parallel>;
						bus-type = <5>;      // Parallel
						bus-width = <8>;
						data-shift = <2>; // lines 9:2 are used
						hsync-active = <1>;
						vsync-active = <0>;
						pclk-sample = <1>;
						status = "failed";
					};
				};

				port@3 {
					reg = <2>; //dvp sensor

					// Parallel bus endpoint
					parallel_from_sc2235: endpoint {
						remote-endpoint = <&sc2235_to_parallel>;
						bus-type = <5>;      // Parallel
						bus-width = <8>;
						data-shift = <2>; // lines 9:2 are used
						hsync-active = <1>;
						vsync-active = <1>;
						pclk-sample = <1>;
						status = "failed";
					};
				};

				port@4 {
					reg = <3>; //csi2rx0 sensor

					/* CSI2 bus endpoint */
					csi2rx0_from_imx219: endpoint {
						remote-endpoint = <&imx219_to_csi2rx0>;
						bus-type = <4>;      /* MIPI CSI-2 D-PHY */
						clock-lanes = <0>;
						data-lanes = <1 2>;
						status = "okay";
					};
				};

				port@5 {
					reg = <4>; // csi2rx1 sensor

					/* CSI2 bus endpoint */
					csi2rx1_from_imx219: endpoint {
						remote-endpoint = <&imx219_to_csi2rx1>;
						bus-type = <4>;      /* MIPI CSI-2 D-PHY */
						clock-lanes = <5>;
						data-lanes = <3 4>;
						lane-polarities = <0 1 0>;
						status = "okay";
					};
				};
			};
		};

		csi2rx: csi-bridge@19800000 {
			compatible = "cdns,csi2rx";
			reg = <0x0 0x19800000 0x0 0x10000>;
			clocks = <&byteclock>, <&byteclock>,
				 <&coreclock>, <&coreclock>,
				 <&coreclock>, <&coreclock>;
			clock-names = "sys_clk", "p_clk",
				      "pixel_if0_clk", "pixel_if1_clk",
				      "pixel_if2_clk", "pixel_if3_clk";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					csi2rx0_in_dphy: endpoint {
						remote-endpoint = <&dphy0_out_csi2rx>;
						clock-lanes = <0>;
						data-lanes = <1 2>;
					};
				};
			};
		};

		vpu_enc: vpu_enc@118e0000 {
			compatible = "cm,cm521-vpu";
			reg = <0x0 0x118e0000 0x0 0x4000>;
			reg-names = "control";
			clocks =<&clkgen JH7100_CLK_VENC_AXI>,
					<&clkgen JH7100_CLK_VENCBRG_MAIN>,
					<&clkgen JH7100_CLK_VENC_BCLK>,
					<&clkgen JH7100_CLK_VENC_CCLK>,
					<&clkgen JH7100_CLK_VENC_APB>;
			clock-names = "venc_axi", "vencbrg_main", "venc_bclk", "venc_cclk", "venc_apb";
			resets = <&rstgen JH7100_RSTN_VENC_AXI>,
					<&rstgen JH7100_RSTN_VENCBRG_MAIN>,
					<&rstgen JH7100_RSTN_VENC_BCLK>,
					<&rstgen JH7100_RSTN_VENC_CCLK>,
					<&rstgen JH7100_RSTN_VENC_APB>;
			reset-names = "venc_axi", "vencbrg_main", "venc_bclk", "venc_cclk", "venc_apb";
			interrupts = <26>;
		};

		vpu_dec: vpu_dec@118f0000 {
			compatible = "c&m,cm511-vpu";
			reg = <0 0x118f0000 0 0x10000>;
			clocks =<&clkgen JH7100_CLK_VDEC_AXI>,
					<&clkgen JH7100_CLK_VDECBRG_MAIN>,
					<&clkgen JH7100_CLK_VDEC_BCLK>,
					<&clkgen JH7100_CLK_VDEC_CCLK>,
					<&clkgen JH7100_CLK_VDEC_APB>;
			clock-names = "vdec_axi", "vdecbrg_main", "vdec_bclk", "vdec_cclk", "vdec_apb";
			resets = <&rstgen JH7100_RSTN_VDEC_AXI>,
					<&rstgen JH7100_RSTN_VDECBRG_MAIN>,
					<&rstgen JH7100_RSTN_VDEC_BCLK>,
					<&rstgen JH7100_RSTN_VDEC_CCLK>,
					<&rstgen JH7100_RSTN_VDEC_APB>;
			reset-names = "vdec_axi", "vdecbrg_main", "vdec_bclk", "vdec_cclk", "vdec_apb";
			interrupts = <23>;
			//memory-region = <&vpu_reserved>;
		};

		jpu: coadj12@11900000 {
			compatible = "cm,codaj12-jpu-1";
			reg = <0x0 0x11900000 0x0 0x300>;
			reg-names = "control";
			clocks = <&clkgen JH7100_CLK_JPEG_APB>;
			clock-names = "jpege";
			interrupts = <24>;
			memory-region = <&jpu_reserved>;
		};

		gpio: pinctrl@11910000 {
			compatible = "starfive,jh7100-pinctrl";
			reg = <0x0 0x11910000 0x0 0x10000>,
			      <0x0 0x11858000 0x0 0x1000>;
			reg-names = "gpio", "padctl";
			clocks = <&clkgen JH7100_CLK_GPIO_APB>;
			resets = <&rstgen JH7100_RSTN_GPIO_APB>;
			interrupts = <32>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
		};

		nvdla@11940000 {
			compatible = "nvidia,nvdla_os_initial";
			interrupts = <22>;
			memory-region = <&nvdla_reserved>;
			reg = <0x0 0x11940000 0x0 0x40000>;
			status = "okay";
		};

		sfivefb: sfivefb@12000000 {
			compatible = "starfive,vpp-lcdc";
			interrupts = <101>, <103>;
			interrupt-names = "lcdc_irq", "vpp1_irq";
			reg = <0x0 0x12000000 0x0 0x10000>,
			      <0x0 0x12100000 0x0 0x10000>,
			      <0x0 0x12040000 0x0 0x10000>,
			      <0x0 0x12080000 0x0 0x10000>,
			      <0x0 0x120c0000 0x0 0x10000>,
			      <0x0 0x12240000 0x0 0x10000>,
			      <0x0 0x12250000 0x0 0x10000>,
			      <0x0 0x12260000 0x0 0x10000>;
			reg-names = "lcdc", "dsitx", "vpp0", "vpp1", "vpp2", "clk", "rst", "sys";
			memory-region = <&sffb_reserved>;
#if 0 // FIXME uart clocks can't be right for lcdc
			clocks = <&clkgen JH7100_CLK_UART>,
				 <&clkgen JH7100_CLK_APB2>;
#endif
			clock-names = "baudclk", "apb_pclk";
			ddr-format = <WIN_FMT_RGB565>;/*LCDC win_format*/
			status = "disabled";
		};

		display: display-subsystem {
			compatible = "starfive,display-subsystem";
			dma-coherent;
			status = "okay";
		};

		encoder: display-encoder {
			compatible = "starfive,display-encoder";
			status = "okay";
		};

		crtc: crtc@12000000 {
			compatible = "starfive,jh7100-crtc";
			reg = <0x0 0x12000000 0x0 0x10000>,
			      <0x0 0x12040000 0x0 0x10000>,
			      <0x0 0x12080000 0x0 0x10000>,
			      <0x0 0x120c0000 0x0 0x10000>,
			      <0x0 0x12240000 0x0 0x10000>,
			      <0x0 0x12250000 0x0 0x10000>,
			      <0x0 0x12260000 0x0 0x10000>;
			reg-names = "lcdc", "vpp0", "vpp1", "vpp2", "clk", "rst", "sys";
			clocks = <&clkgen JH7100_CLK_DISP_AXI>, <&clkgen JH7100_CLK_VOUT_SRC>;
			clock-names = "disp_axi", "vout_src";
			resets = <&rstgen JH7100_RSTN_DISP_AXI>, <&rstgen JH7100_RSTN_VOUT_SRC>;
			reset-names = "disp_axi", "vout_src";
			interrupts = <101>, <103>;
			interrupt-names = "lcdc_irq", "vpp1_irq";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";
			pp1 {
				pp-id = <1>;
				fifo-out;
				//sys-bus-out;
				src-format = <11>; //<COLOR_RGB565>;
				src-width = <1920>;
				src-height = <1080>;
				dst-format = <7>; //<COLOR_RGB888_ARGB>;
				dst-width = <1920>;
				dst-height = <1080>;
			};

				port: port@0 {
				reg = <0>;
				crtc_0_out: endpoint {
					remote-endpoint = <&hdmi_input0>;
				};
			};

		};

		mipi_dphy: mipi-dphy@12260000{
				compatible = "starfive,jh7100-mipi-dphy-tx";
				//reg = <0x0 0x12260000 0x0 0x10000>;
				clocks = <&uartclk>, <&apb2clk>;
				clock-names = "baudclk", "apb_pclk";
				#phy-cells = <0>;
		};

		mipi_dsi: mipi@12100000 {
			compatible = "cdns,dsi";
			clocks = <&apb1clk>, <&apb2clk>;
			clock-names = "dsi_p_clk", "dsi_sys_clk";
			phys = <&mipi_dphy>;
			phy-names = "dphy";
			status = "okay";
			reg = <0x0 0x12100000 0x0 0x10000>;
			reg-names = "dsi";

			port {
				dsi_out_port: endpoint {
					remote-endpoint = <&panel_dsi_port>;
				};
			};
			mipi_panel: panel@0 {
				//compatible = "";
				status = "okay";
			};
		};

		spi2: spi@12410000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x0 0x12410000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_SPI2_CORE>,
				 <&clkgen JH7100_CLK_SPI2_APB>;
			clock-names = "ssi_clk", "pclk";
			resets = <&rstgen JH7100_RSTN_SPI2_APB>;
			reset-names = "spi";
			interrupts = <70>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		spi3: spi@12420000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x0 0x12420000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_SPI3_CORE>,
				 <&clkgen JH7100_CLK_SPI3_APB>;
			clock-names = "ssi_clk", "pclk";
			resets = <&rstgen JH7100_RSTN_SPI3_APB>;
			reset-names = "spi";
			interrupts = <71>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		uart2: serial@12430000 {
			compatible = "starfive,jh7100-uart", "snps,dw-apb-uart";
			reg = <0x0 0x12430000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_UART2_CORE>,
				 <&clkgen JH7100_CLK_UART2_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen JH7100_RSTN_UART2_APB>;
			interrupts = <72>;
			reg-io-width = <4>;
			reg-shift = <2>;
			status = "disabled";
		};

		uart3: serial@12440000 {
			compatible = "starfive,jh7100-uart", "snps,dw-apb-uart";
			reg = <0x0 0x12440000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_UART3_CORE>,
				 <&clkgen JH7100_CLK_UART3_APB>;
			clock-names = "baudclk", "apb_pclk";
			resets = <&rstgen JH7100_RSTN_UART3_APB>;
			interrupts = <73>;
			reg-io-width = <4>;
			reg-shift = <2>;
			status = "disabled";
		};

		i2c2: i2c@12450000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x12450000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_I2C2_CORE>,
				 <&clkgen JH7100_CLK_I2C2_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen JH7100_RSTN_I2C2_APB>;
			interrupts = <74>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c3: i2c@12460000 {
			compatible = "snps,designware-i2c";
			reg = <0x0 0x12460000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_I2C3_CORE>,
				 <&clkgen JH7100_CLK_I2C3_APB>;
			clock-names = "ref", "pclk";
			resets = <&rstgen JH7100_RSTN_I2C3_APB>;
			interrupts = <75>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		watchdog@12480000 {
			compatible = "starfive,si5-wdt";
			reg = <0x0 0x12480000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_WDT_CORE>,
				 <&clkgen JH7100_CLK_WDTIMER_APB>;
			clock-names = "wdt_coreclk", "wdtimer_apb";
			resets = <&rstgen JH7100_RSTN_WDTIMER_APB>,
				 <&rstgen JH7100_RSTN_WDT>;
			reset-names = "wdtimer_apb", "wdt";
			interrupts = <80>;
		};

		ptc: pwm@12490000 {
			compatible = "starfive,pwm0";
			reg = <0x0 0x12490000 0x0 0x10000>;
			reg-names = "control";
			clocks = <&clkgen JH7100_CLK_PWM_APB>;
			#pwm-cells = <3>;
			sifive,approx-period = <100000000>;
			sifive,npwm = <8>;
			status = "disabled";
		};

		sfctemp: tmon@124a0000 {
			compatible = "starfive,jh7100-temp";
			reg = <0x0 0x124a0000 0x0 0x10000>;
			clocks = <&clkgen JH7100_CLK_TEMP_SENSE>,
				 <&clkgen JH7100_CLK_TEMP_APB>;
			clock-names = "sense", "bus";
			resets = <&rstgen JH7100_RSTN_TEMP_SENSE>,
				 <&rstgen JH7100_RSTN_TEMP_APB>;
			reset-names = "sense", "bus";
			interrupts = <122>;
			#thermal-sensor-cells = <0>;
		};

		thermal-zones {
			cpu-thermal {
				polling-delay-passive = <250>;
				polling-delay = <15000>;

				thermal-sensors = <&sfctemp>;

				cooling-maps {
				};

				trips {
					cpu_alert0: cpu_alert0 {
						/* milliCelsius */
						temperature = <75000>;
						hysteresis = <2000>;
						type = "passive";
					};

					cpu_crit: cpu_crit {
						/* milliCelsius */
						temperature = <90000>;
						hysteresis = <2000>;
						type = "critical";
					};
				};
			};
		};

		xrp@f0000000 {
			compatible = "cdns,xrp";
			reg = <0x0  0xf0000000 0x0 0x01ffffff>,
			      <0x10 0x72000000 0x0 0x00001000>,
			      <0x10 0x72001000 0x0 0x00fff000>,
			      <0x0  0x124b0000 0x0 0x00010000>;
			clocks = <&clkgen JH7100_CLK_VP6_CORE>;
			interrupts = <27>, <28>;
			firmware-name = "vp6_elf";
			dsp-irq = <19 20>;
			dsp-irq-src = <0x20 0x21>;
			intc-irq-mode = <1>;
			intc-irq = <0 1>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x40000000 0x0  0x40000000 0x01000000>,
				 <0xb0000000 0x10 0x70000000 0x3000000>;
			dsp@0 {
			};
		};
	};
};
