#ifndef __IMAPX_BASE_REG_H
#define __IMAPX_BASE_REG_H

#define IMAP_IROM_BASE		0x04000000
#define IMAP_IROM_SIZE		SZ_128K

#define IMAP_IRAM_BASE		0x3c000000
#define IMAP_IRAM_SIZE		SZ_256K

#define IMAP_SDRAM_BASE		0x80000000

/* peripheral main address remap */
#define IMAP_IIS0_BASE		0x20000000
#define IMAP_IIS0_SIZE		SZ_4K

#define IMAP_IIS1_BASE		0x20001000
#define IMAP_IIS1_SIZE		SZ_4K

#define IMAP_TIMER_BASE		0x20100000
#define IMAP_TIMER_SIZE		SZ_4K

#define IMAP_WTD_BASE       0x21200000
#define IMAP_WTD_SIZE       SZ_4K

#define IMAP_PWM_BASE		0x20200000
#define IMAP_PWM_SIZE		SZ_4K

#define IMAP_IIC0_BASE		0x20300000
#define IMAP_IIC0_SIZE		SZ_4K

#define IMAP_IIC1_BASE		0x20301000
#define IMAP_IIC1_SIZE		SZ_4K

#define IMAP_IIC2_BASE		0x20302000
#define IMAP_IIC2_SIZE		SZ_4K

#define IMAP_IIC3_BASE		0x20303000
#define IMAP_IIC3_SIZE		SZ_4K

#define IMAP_IIC4_BASE		0x20304000
#define IMAP_IIC4_SIZE		SZ_4K

#define IMAP_IIC5_BASE		0x20305000
#define IMAP_IIC5_SIZE		SZ_4K

#define IMAP_PCM0_BASE		0x20400000
#define IMAP_PCM0_SIZE		SZ_4K

#define IMAP_PCM1_BASE		0x20401000
#define IMAP_PCM1_SIZE		SZ_4K

#define IMAP_SSP0_BASE		0x20500000
#define IMAP_SSP0_SIZE		SZ_4K

#define IMAP_SSP1_BASE		0x20501000
#define IMAP_SSP1_SIZE		SZ_4K

#define IMAP_SSP2_BASE		0x20502000
#define IMAP_SSP2_SIZE		SZ_4K

#define IMAP_SPDIF_BASE		0x20600000
#define IMAP_SPDIF_SIZE		SZ_4K

#define IMAP_SIMC0_BASE		0x20700000
#define IMAP_SIMC0_SIZE		SZ_4K

#define IMAP_SIMC1_BASE		0x20701000
#define IMAP_SIMC1_SIZE		SZ_4K

#define IMAP_UART0_BASE		0x20800000
#define IMAP_UART0_SIZE		SZ_4K

#define IMAP_UART1_BASE		0x20801000
#define IMAP_UART1_SIZE		SZ_4K

#define IMAP_UART2_BASE		0x20802000
#define IMAP_UART2_SIZE		SZ_4K

#define IMAP_UART3_BASE		0x20803000
#define IMAP_UART3_SIZE		SZ_4K

#define IMAP_PIC0_BASE		0x20900000
#define IMAP_PIC0_SIZE		SZ_4K

#define IMAP_PIC1_BASE		0x20901000
#define IMAP_PIC1_SIZE		SZ_4K

#define IMAP_AC97_BASE		0x20A00000
#define IMAP_AC97_SIZE		SZ_4K

#define IMAP_KEYBD_BASE		0x20B00000
#define IMAP_KEYBD_SIZE		SZ_4K

#define IMAP_ADC_BASE		0x20D00000
#define IMAP_ADC_SIZE		SZ_4K

/* TODO 
 * HDMI ???
 * */
#define IMAP_DMIC_BASE      0x20E00000
#define IMAP_DMIC_SIZE      SZ_4K

#define IMAP_HDMI_BASE		0x20E00000
#define IMAP_HDMI_SIZE		SZ_4K

#define IMAP_GPIO_BASE		0x20F00000
#define IMAP_GPIO_SIZE		SZ_4K

#define IMAP_PWMA_BASE      0x21300000
#define IMAP_PWMA_SIZE      SZ_4K

#define IMAP_GDMA_BASE		0x21800000
#define IMAP_GDMA_SIZE		SZ_4K

#define IMAP_EMIF_BASE		0x21A00000
#define IMAP_EMIF_SIZE		SZ_64K

#define IMAP_SCU_BASE		0x21B00000
#define IMAP_SCU_SIZE		SZ_1M

#define IMAP_SYSMGR_BASE	0x21E00000
#define IMAP_SYSMGR_SIZE	SZ_1M	

#define IMAP_IDS_BASE		0x22000000
#define IMAP_IDS_SIZE		SZ_1M

#define IMAP_GPS_BASE		0x23100000
#define IMAP_GPS_SIZE		SZ_1M

#define IMAP_CRYPTO_BASE	0x23200000
#define IMAP_CRYPTO_SIZE	SZ_1M

#define IMAP_VDEC_BASE		0x25000000
#define IMAP_VDEC_SIZE		SZ_256K

#define IMAP_VENC_BASE		0x25100000
#define IMAP_VENC_SIZE		SZ_256K

#define IMAP_OHCI_BASE		0x27000000
#define IMAP_OHCI_SIZE		SZ_4K

#define IMAP_EHCI_BASE		0x27001000
#define IMAP_EHCI_SIZE		SZ_4K

#define IMAP_OTG_BASE		0x27100000
#define IMAP_OTG_SIZE		SZ_1M

#define IMAP_MMC0_BASE		0x27400000
#define IMAP_MMC0_SIZE		SZ_4K

#define IMAP_MMC1_BASE		0x27200000
#define IMAP_MMC1_SIZE		SZ_4K

#define IMAP_MMC2_BASE		0x27300000
#define IMAP_MMC2_SIZE		SZ_4K

#define IMAP_NAND_BASE		0x28000000
#define IMAP_NAND_SIZE		SZ_4K

#define IMAP_SATA_BASE		0x28200000
#define IMAP_SATA_SIZE		SZ_4K

#define IMAP_MAC_BASE		0x28300000
#define IMAP_MAC_SIZE		SZ_8K

/* system manager branch base-address */
#define SYSMGR_GBUS_BASE	(IMAP_SYSMGR_BASE + 0x0400)
#define SYSMGR_GDMA_BASE	(IMAP_SYSMGR_BASE + 0x8000)
#define SYSMGR_EMIF_BASE	(IMAP_SYSMGR_BASE + 0x8400)
#define SYSMGR_CPU_BASE		(IMAP_SYSMGR_BASE + 0x8800)
#define SYSMGR_IRAM_BASE	(IMAP_SYSMGR_BASE + 0x8c00)
#define SYSMGR_PAD_BASE		(IMAP_SYSMGR_BASE + 0x9000)
#define SYSMGR_EFUSE_BASE	(IMAP_SYSMGR_BASE + 0x9400)
#define SYSMGR_BOOTM_BASE	(IMAP_SYSMGR_BASE + 0x9800)
#define SYSMGR_RTC_BASE		(IMAP_SYSMGR_BASE + 0x9c00)
#define SYSMGR_CLKGEN_BASE	(IMAP_SYSMGR_BASE + 0xa000)
#define SYSMGR_NIF_BASE		(IMAP_SYSMGR_BASE + 0xa400)
#define SYSMGR_IROM_BASE	(IMAP_SYSMGR_BASE + 0xa800)
#define SYSMGR_SYSMGR_BASE	(IMAP_SYSMGR_BASE + 0xac00)
#define SYSMGR_G2D_BASE		(IMAP_SYSMGR_BASE + 0xc000)
#define SYSMGR_CMND_BASE	(IMAP_SYSMGR_BASE + 0xc400)
#define SYSMGR_MMP_BASE		(IMAP_SYSMGR_BASE + 0xc800)
#define SYSMGR_BROM_BASE	(IMAP_SYSMGR_BASE + 0xcc00)
#define SYSMGR_IIS_BASE		(IMAP_SYSMGR_BASE + 0x10000)
#define SYSMGR_CMNTIMER_BASE	(IMAP_SYSMGR_BASE + 0x10400)
#define SYSMGR_PWM_BASE		(IMAP_SYSMGR_BASE + 0x10800)
#define SYSMGR_IIC_BASE		(IMAP_SYSMGR_BASE + 0x10c00)
#define SYSMGR_PCM_BASE		(IMAP_SYSMGR_BASE + 0x11000)
#define SYSMGR_SSP_BASE		(IMAP_SYSMGR_BASE + 0x11400)
#define SYSMGR_SPDIF_BASE	(IMAP_SYSMGR_BASE + 0x11800)
#define SYSMGR_SIMC_BASE	(IMAP_SYSMGR_BASE + 0x11c00)
#define SYSMGR_UART_BASE	(IMAP_SYSMGR_BASE + 0x12000)
#define SYSMGR_PIC_BASE		(IMAP_SYSMGR_BASE + 0x12400)
#define SYSMGR_AC97_BASE	(IMAP_SYSMGR_BASE + 0x12800)
#define SYSMGR_KEYBD_BASE	(IMAP_SYSMGR_BASE + 0x12c00)
#define SYSMGR_ADC_BASE		(IMAP_SYSMGR_BASE + 0x13400)
#define SYSMGR_DMIC_BASE	(IMAP_SYSMGR_BASE + 0x13800)
#define SYSMGR_GPIO_BASE	(IMAP_SYSMGR_BASE + 0x13c00)
#define SYSMGR_PWDT_BASE	(IMAP_SYSMGR_BASE + 0x14800)
#define SYSMGR_PWMA_BASE	(IMAP_SYSMGR_BASE + 0x14c00)
#define SYSMGR_IDS0_BASE	(IMAP_SYSMGR_BASE + 0x24000)
#define SYSMGR_IDS1_BASE	(IMAP_SYSMGR_BASE + 0x28000)
#define SYSMGR_GPS_BASE		(IMAP_SYSMGR_BASE + 0x28400)
#define SYSMGR_CRYPTO_BASE	(IMAP_SYSMGR_BASE + 0x28800)
#define SYSMGR_GPU_BASE		(IMAP_SYSMGR_BASE + 0x2c000)
#define SYSMGR_VDEC_BASE	(IMAP_SYSMGR_BASE + 0x30000)
#define SYSMGR_VENC_BASE	(IMAP_SYSMGR_BASE + 0x30400)
#define SYSMGR_ISP_BASE		(IMAP_SYSMGR_BASE + 0x34000)
#define SYSMGR_MIPI_BASE	(IMAP_SYSMGR_BASE + 0x34400)
#define SYSMGR_TSIF_BASE	(IMAP_SYSMGR_BASE + 0x34800)
#define SYSMGR_USBH_BASE	(IMAP_SYSMGR_BASE + 0x38000)
#define SYSMGR_OTG_BASE		(IMAP_SYSMGR_BASE + 0x38400)
#define SYSMGR_MMC1_BASE	(IMAP_SYSMGR_BASE + 0x38800)
#define SYSMGR_MMC2_BASE	(IMAP_SYSMGR_BASE + 0x38c00)
#define SYSMGR_MMC0_BASE	(IMAP_SYSMGR_BASE + 0x39000)
#define SYSMGR_NAND_BASE	(IMAP_SYSMGR_BASE + 0x3c000)
#define SYSMGR_SATA_BASE	(IMAP_SYSMGR_BASE + 0x3c800)
#define SYSMGR_MAC_BASE		(IMAP_SYSMGR_BASE + 0x3cc00)

/* SCU branch base address */
#define SCU_PRIVATE_TIMER	(IMAP_SCU_BASE + 0x600)
#define SCU_WATCHDOG_TIMER	(IMAP_SCU_BASE + 0x620)
#define SCU_GLOBAL_TIMER	(IMAP_SCU_BASE + 0x200)

#endif

