[["A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design.", ["Fayez Mohamood", "Michael B. Healy", "Sung Kyu Lim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.5", 12], ["Yield-Aware Cache Architectures.", ["Serkan Ozdemir", "Debjit Sinha", "Gokhan Memik", "Jonathan Adams", "Hai Zhou"], "https://doi.org/10.1109/MICRO.2006.52", 11], ["Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware.", ["Smruti R. Sarangi", "Abhishek Tiwari", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.41", 12], ["PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection.", ["Shan Lu", "Pin Zhou", "Wei Liu", "Yuanyuan Zhou", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.40", 15], ["Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths.", ["Hyesoon Kim", "Jose A. Joao", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.20", 12], ["Merging Head and Tail Duplication for Convergent Hyperblock Formation.", ["Bertrand A. Maher", "Aaron Smith", "Doug Burger", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.34", 12], ["Data-Dependency Graph Transformations for Superblock Scheduling.", ["Mark Heffernan", "Kent D. Wilken", "Ghassan Shobaki"], "https://doi.org/10.1109/MICRO.2006.16", 12], ["Dataflow Predication.", ["Aaron Smith", "Ramadass Nagarajan", "Karthikeyan Sankaralingam", "Robert G. McDonald", "Doug Burger", "Stephen W. Keckler", "Kathryn S. McKinley"], "https://doi.org/10.1109/MICRO.2006.17", 14], ["Authentication Control Point and Its Implications For Secure Processor Design.", ["Weidong Shi", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/MICRO.2006.11", 10], ["Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection.", ["Xiaotong Zhuang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.48", 10], ["Memory Protection through Dynamic Access Control.", ["Kun Zhang", "Tao Zhang", "Santosh Pande"], "https://doi.org/10.1109/MICRO.2006.33", 12], ["LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks.", ["Feng Qin", "Cheng Wang", "Zhenmin Li", "Ho-Seop Kim", "Yuanyuan Zhou", "Youfeng Wu"], "https://doi.org/10.1109/MICRO.2006.29", 14], ["Fairness and Throughput in Switch on Event Multithreading.", ["Ron Gabor", "Shlomo Weiss", "Avi Mendelson"], "https://doi.org/10.1109/MICRO.2006.25", 12], ["A Predictive Performance Model for Superscalar Processors.", ["P. J. Joseph", "Kapil Vaswani", "Matthew J. Thazhuthaveetil"], "https://doi.org/10.1109/MICRO.2006.6", 10], ["Serialization-Aware Mini-Graphs: Performance with Fewer Resources.", ["Anne Bracy", "Amir Roth"], "https://doi.org/10.1109/MICRO.2006.45", 14], ["Architectural Support for Software Transactional Memory.", ["Bratin Saha", "Ali-Reza Adl-Tabatabai", "Quinn Jacobson"], "https://doi.org/10.1109/MICRO.2006.9", 12], ["Virtually Pipelined Network Memory.", ["Banit Agrawal", "Timothy Sherwood"], "https://doi.org/10.1109/MICRO.2006.51", 11], ["Fair Queuing Memory Systems.", ["Kyle J. Nesbit", "Nidhi Aggarwal", "James Laudon", "James E. Smith"], "https://doi.org/10.1109/MICRO.2006.24", 15], ["Reunion: Complexity-Effective Multicore Redundancy.", ["Jared C. Smolens", "Brian T. Gold", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/MICRO.2006.42", 12], ["Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers.", ["Jack Sampson", "Ruben Gonzalez", "Jean-Francois Collard", "Norman P. Jouppi", "Michael S. Schlansker", "Brad Calder"], "https://doi.org/10.1109/MICRO.2006.23", 12], ["CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs.", ["Pierre Palatin", "Yves Lhuillier", "Olivier Temam"], "https://doi.org/10.1109/MICRO.2006.13", 12], ["Support for High-Frequency Streaming in CMPs.", ["Ram Rangan", "Neil Vachharajani", "Adam Stoler", "Guilherme Ottoni", "David I. August", "George Z. N. Cai"], "https://doi.org/10.1109/MICRO.2006.47", 14], ["Fire-and-Forget: Load/Store Scheduling with No Store Queue at All.", ["Samantika Subramaniam", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2006.26", 12], ["NoSQ: Store-Load Communication without a Store Queue.", ["Tingting Sha", "Milo M. K. Martin", "Amir Roth"], "https://doi.org/10.1109/MICRO.2006.39", 12], ["DMDC: Delayed Memory Dependence Checking through Age-Based Filtering.", ["Fernando Castro", "Luis Pinuel", "Daniel Chaver", "Manuel Prieto", "Michael C. Huang", "Francisco Tirado"], "https://doi.org/10.1109/MICRO.2006.21", 12], ["Coherence Ordering for Ring-based Chip Multiprocessors.", ["Michael R. Marty", "Mark D. Hill"], "https://doi.org/10.1109/MICRO.2006.14", 12], ["In-Network Cache Coherence.", ["Noel Eisley", "Li-Shiuan Peh", "Li Shang"], "https://doi.org/10.1109/MICRO.2006.27", 12], ["ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers.", ["Chrysostomos Nicopoulos", "Dongkook Park", "Jongman Kim", "Narayanan Vijaykrishnan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/MICRO.2006.50", 14], ["An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget.", ["Canturk Isci", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Pradip Bose", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.8", 12], ["Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management.", ["Canturk Isci", "Gilberto Contreras", "Margaret Martonosi"], "https://doi.org/10.1109/MICRO.2006.30", 12], ["Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units.", ["Ahmed Youssef", "Mohab Anis", "Mohamed I. Elmasry"], "https://doi.org/10.1109/MICRO.2006.22", 14], ["Adaptive Caches: Effective Shaping of Cache Behavior to Workloads.", ["Ranjith Subramanian", "Yannis Smaragdakis", "Gabriel H. Loh"], "https://doi.org/10.1109/MICRO.2006.7", 12], ["Memory Prefetching Using Adaptive Stream Detection.", ["Ibrahim Hur", "Calvin Lin"], "https://doi.org/10.1109/MICRO.2006.32", 12], ["Scalable Cache Miss Handling for High Memory-Level Parallelism.", ["James Tuck", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/MICRO.2006.44", 14], ["Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches.", ["Moinuddin K. Qureshi", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.2006.49", 10], ["Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions.", ["Keshavan Varadarajan", "S. K. Nandy", "Vishal Sharda", "Bharadwaj Amrutur", "Ravi R. Iyer", "Srihari Makineni", "Donald Newell"], "https://doi.org/10.1109/MICRO.2006.38", 10], ["ASR: Adaptive Selective Replication for CMP Caches.", ["Bradford M. Beckmann", "Michael R. Marty", "David A. Wood"], "https://doi.org/10.1109/MICRO.2006.10", 12], ["Managing Distributed, Shared L2 Caches through OS-Level Page Allocation.", ["Sangyeun Cho", "Lei Jin"], "https://doi.org/10.1109/MICRO.2006.31", 14], ["Die Stacking (3D) Microarchitecture.", ["Bryan Black", "Murali Annavaram", "Ned Brekelbaum", "John DeVale", "Lei Jiang", "Gabriel H. Loh", "Don McCaule", "Patrick Morrow", "Donald W. Nelson", "Daniel Pantuso", "Paul Reed", "Jeff Rupley", "Sadasivan Shankar", "John Paul Shen", "Clair Webb"], "https://doi.org/10.1109/MICRO.2006.18", 11], ["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor.", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Robert G. McDonald", "Rajagopalan Desikan", "Saurabh Drolia", "M. S. Govindan", "Paul Gratz", "Divya Gulati", "Heather Hanson", "Changkyu Kim", "Haiming Liu", "Nitya Ranganathan", "Simha Sethumadhavan", "Sadia Sharif", "Premkishore Shivakumar", "Stephen W. Keckler", "Doug Burger"], "https://doi.org/10.1109/MICRO.2006.19", 12], ["Leveraging Optical Technology in Future Bus-based Chip Multiprocessors.", ["Nevin Kirman", "Meyrem Kirman", "Rajeev K. Dokania", "Jose F. Martinez", "Alyssa B. Apsel", "Matthew A. Watkins", "David H. Albonesi"], "https://doi.org/10.1109/MICRO.2006.28", 12], ["Mitigating the Impact of Process Variations on Processor Register Files and Execution Units.", ["Xiaoyao Liang", "David M. Brooks"], "https://doi.org/10.1109/MICRO.2006.37", 11]]