// Seed: 1601490961
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4
    , id_6
);
  assign id_3 = id_2;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    output supply1 id_10,
    input wire id_11,
    input supply1 id_12,
    output supply0 id_13,
    output logic id_14,
    input tri1 id_15,
    output uwire id_16,
    output uwire id_17,
    output wor id_18,
    input supply1 id_19
);
  initial id_14 = id_9;
  assign id_13 = id_2;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_2,
      id_13,
      id_4
  );
  always @(id_12) assert (id_9);
endmodule
