Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bc69e60959fa4fb89b44e66e781bc6ae --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot interpolator_top_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.interpolator_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'out' [D:/1111/DCCDL/VIVADO/Lab4/interpolator/interpolator.srcs/sim_1/new/interpolator_top_tb.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "interpolator_top_tb_time_impl.sdf", for root module "interpolator_top_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.add1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.v1
Compiling module xil_defaultlib.v2
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.mult1
Compiling module xil_defaultlib.mult2
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.interpolator_top
Compiling module xil_defaultlib.count_div_8
Compiling module xil_defaultlib.interpolator_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot interpolator_top_tb_time_impl
