Time_Left:
# 8 meetings before submission

Working_ON:
# DEBUGING

Plan:
# Fix random seed to make the result the same?

# Write a new preprocessing code
## Automatic layer analysis 
## Automatic Signal copyer
## Automatic variables poicker for sygus 

# Support for different test benchmarks

# Support for multiply layers of design

# Write the paper

# make a vector to maintain unreachable state

# Evalute the assertions
##   Mutate the verilog circut and check the assertion is violate

# add support for bv value
## make support for assertion like (value_a != 0bv8)

# Dockerfile

Future:


Sideway_Work: 
##  unbound checking
##  liveness property