#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Feb 10 11:09:39 2015
# Process ID: 20596
# Log file: /home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/impl_1/v6pcieDMA.vdi
# Journal file: /home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source v6pcieDMA.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_eb_fifo_counted_resized_synth_1/v6_eb_fifo_counted_resized.dcp' for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp' for cell 'theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp' for cell 'theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp' for cell 'theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_mBuf_128x72_synth_1/v6_mBuf_128x72.dcp' for cell 'theTlpControl/tx_Itf/ABB_Tx_MBuffer'
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_mBuf_128x72/v6_mBuf_128x72/v6_mBuf_128x72.xdc] for cell 'theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_mBuf_128x72/v6_mBuf_128x72/v6_mBuf_128x72.xdc] for cell 'theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc]
WARNING: [Vivado 12-508] No pins matched 'make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:115]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_pins make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0]'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-508] No pins matched 'make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:116]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_false_path constraint with option '-to [get_pins make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1]'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:116]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-508] No pins matched 'make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:119]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_case_analysis constraint with option '-objects [get_pins make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S0]'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-508] No pins matched 'make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:120]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_case_analysis constraint with option '-objects [get_pins make4Lanes.pciCore/v7_pcie_i/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S1]'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc:120]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_eb_fifo_counted_resized_synth_1/v6_eb_fifo_counted_resized.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_mBuf_128x72_synth_1/v6_mBuf_128x72.dcp'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/wr_clk]'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.078 ; gain = 434.414
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:61]
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1509.078 ; gain = 765.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1514.082 ; gain = 5.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11762e593

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1514.082 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1651 cells.
Phase 2 Constant Propagation | Checksum: eb1db3a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1514.082 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5976 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2898 unconnected cells.
Phase 3 Sweep | Checksum: 1f8e41c41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1514.082 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f8e41c41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1514.082 ; gain = 0.000
Implement Debug Cores | Checksum: 1def376ad
Logic Optimization | Checksum: 1def376ad

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 65 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 56 newly gated: 0 Total Ports: 130
Ending PowerOpt Patch Enables Task | Checksum: 1a52d35d6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1638.098 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a52d35d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1638.098 ; gain = 124.016
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 5 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1638.098 ; gain = 129.016
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1638.102 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12453f2b2

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1638.102 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1638.102 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1638.102 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 7c67fcf0

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1638.102 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 7c67fcf0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1638.102 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 7c67fcf0

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1638.102 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: e551b975

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 2.1.4 Build Shapes/ HD Config | Checksum: e551b975

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 7c67fcf0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.109 ; gain = 24.008
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 7c67fcf0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 7c67fcf0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 385b596d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a14515f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 16490353c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 184b734ec

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: ef67b2fb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 2.1.6.1 Place Init Design | Checksum: 104307906

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 2.1.6 Build Placer Netlist Model | Checksum: 104307906

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1ee8f5ba9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1ee8f5ba9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 2.1 Placer Initialization Core | Checksum: 1ee8f5ba9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 2 Placer Initialization | Checksum: 1ee8f5ba9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1e5bf67b0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1e5bf67b0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:24 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1bf33105d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 246a6afa3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 1d9ea9a30

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.109 ; gain = 24.008

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 26fb2fbec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 1662.109 ; gain = 24.008
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1f69ed575

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.121 ; gain = 48.020

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1f69ed575

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.121 ; gain = 48.020
Phase 4 Detail Placement | Checksum: 1f69ed575

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1686.121 ; gain = 48.020

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1e7ff9351

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1686.121 ; gain = 48.020

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 259660b2b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020

Phase 5.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.1.2 updateTiming after Restore Best Placement | Checksum: 259660b2b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.899. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 259660b2b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020
Phase 5.2 Post Placement Optimization | Checksum: 259660b2b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 259660b2b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 259660b2b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020
Phase 5.4 Placer Reporting | Checksum: 259660b2b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 2a14962a4

Time (s): cpu = 00:02:10 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2a14962a4

Time (s): cpu = 00:02:10 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020
Ending Placer Task | Checksum: 1a4a556ec

Time (s): cpu = 00:02:10 ; elapsed = 00:01:40 . Memory (MB): peak = 1686.121 ; gain = 48.020
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 5 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:41 . Memory (MB): peak = 1686.121 ; gain = 48.020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1686.125 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1686.125 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Feb 10 11:15:36 2015
# Process ID: 21842
# Log file: /home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/impl_1/v6pcieDMA.vdi
# Journal file: /home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source v6pcieDMA.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_eb_fifo_counted_resized_synth_1/v6_eb_fifo_counted_resized.dcp' for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp' for cell 'theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp' for cell 'theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp' for cell 'theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_mBuf_128x72_synth_1/v6_mBuf_128x72.dcp' for cell 'theTlpControl/tx_Itf/ABB_Tx_MBuffer'
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'make4Lanes.pcieCore/v7_pcie_i/pcie_7x_0_i/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Downstream_DMA_Engine/DMA_DSP_Buffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/Upstream_DMA_Engine/US_TLP_Buffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_sfifo_15x128/v6_sfifo_15x128/v6_sfifo_15x128.xdc] for cell 'theTlpControl/rx_Itf/MRd_Channel/pioCplD_Buffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_mBuf_128x72/v6_mBuf_128x72/v6_mBuf_128x72.xdc] for cell 'theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0'
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_mBuf_128x72/v6_mBuf_128x72/v6_mBuf_128x72.xdc] for cell 'theTlpControl/tx_Itf/ABB_Tx_MBuffer/U0'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc]
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/constrs_1/imports/cern.git/ABB3_pcie_4_lane_EMu_FIFO_elink.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_eb_fifo_counted_resized_synth_1/v6_eb_fifo_counted_resized.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_sfifo_15x128_synth_1/v6_sfifo_15x128.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp '/home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/v6_mBuf_128x72_synth_1/v6_mBuf_128x72.dcp'
Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
INFO: [Timing 38-2] Deriving generated clocks [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0/wr_clk]'. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:53]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1509.074 ; gain = 434.414
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc:61]
Finished Parsing XDC File [/home/vladimir/TESTDIFFAC/cernv1/cernv1.srcs/sources_1/ip/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized/v6_eb_fifo_counted_resized_clocks.xdc] for cell 'LoopBack_FIFO_Off.queue_buffer0/U0_B2H/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1509.074 ; gain = 765.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1515.078 ; gain = 6.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11762e593

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1515.078 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1651 cells.
Phase 2 Constant Propagation | Checksum: eb1db3a7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1515.078 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5976 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2898 unconnected cells.
Phase 3 Sweep | Checksum: 1f8e41c41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.078 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f8e41c41

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.078 ; gain = 0.000
Implement Debug Cores | Checksum: 1def376ad
Logic Optimization | Checksum: 1def376ad

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 65 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 56 newly gated: 0 Total Ports: 130
Ending PowerOpt Patch Enables Task | Checksum: 1a52d35d6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1638.094 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a52d35d6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1638.094 ; gain = 123.016
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1638.094 ; gain = 129.016
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1638.098 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 12453f2b2

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1638.098 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1638.098 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1638.098 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 7c67fcf0

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1638.098 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 7c67fcf0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1638.098 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 7c67fcf0

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1638.098 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: e551b975

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.105 ; gain = 24.008
Phase 2.1.4 Build Shapes/ HD Config | Checksum: e551b975

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 7c67fcf0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1662.105 ; gain = 24.008
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 7c67fcf0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 7c67fcf0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 385b596d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.105 ; gain = 24.008
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a14515f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 16490353c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1029245a5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: dba13c3f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.105 ; gain = 24.008
Phase 2.1.6.1 Place Init Design | Checksum: b7daee42

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.105 ; gain = 24.008
Phase 2.1.6 Build Placer Netlist Model | Checksum: b7daee42

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1a239d0e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.105 ; gain = 24.008
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1a239d0e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.105 ; gain = 24.008
Phase 2.1 Placer Initialization Core | Checksum: 1a239d0e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.105 ; gain = 24.008
Phase 2 Placer Initialization | Checksum: 1a239d0e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1662.105 ; gain = 24.008

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2ae7e91ba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1670.109 ; gain = 32.012

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2ae7e91ba

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 1670.109 ; gain = 32.012

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2ebfab5f3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 1670.109 ; gain = 32.012

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 29e6a8e36

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 1670.109 ; gain = 32.012

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 235807656

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 1670.109 ; gain = 32.012

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 29f546f06

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 1670.109 ; gain = 32.012
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1f141e6c9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 1686.117 ; gain = 48.020

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1f141e6c9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.117 ; gain = 48.020
Phase 4 Detail Placement | Checksum: 1f141e6c9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.117 ; gain = 48.020

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 19b4260e8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1686.117 ; gain = 48.020

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 1cef798f4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.010. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 1cef798f4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020
Phase 5.2 Post Placement Optimization | Checksum: 1cef798f4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1cef798f4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1cef798f4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020
Phase 5.4 Placer Reporting | Checksum: 1cef798f4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 216daf06d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 216daf06d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020
Ending Placer Task | Checksum: 1e84b9800

Time (s): cpu = 00:01:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1686.117 ; gain = 48.020
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1686.117 ; gain = 48.020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1686.121 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1686.121 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 173661406

Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 1872.289 ; gain = 179.172

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 173661406

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1872.293 ; gain = 179.176
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 126641910

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1919.805 ; gain = 226.688
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.17  | TNS=-172   | WHS=-2.58  | THS=-391   |

Phase 2 Router Initialization | Checksum: 9d65b6b3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1919.805 ; gain = 226.688

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d64d1980

Time (s): cpu = 00:01:14 ; elapsed = 00:00:48 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1258
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 621604e4

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 1945.805 ; gain = 252.688
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.31  | TNS=-175   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: bc05fe01

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: bc05fe01

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1945.805 ; gain = 252.688
Phase 4.1.2 GlobIterForTiming | Checksum: 6f51d00b

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1945.805 ; gain = 252.688
Phase 4.1 Global Iteration 0 | Checksum: 6f51d00b

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 110e79a3e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1945.805 ; gain = 252.688
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.31  | TNS=-175   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 110e79a3e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1945.805 ; gain = 252.688
Phase 4 Rip-up And Reroute | Checksum: 110e79a3e

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 110e79a3e

Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1945.805 ; gain = 252.688
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.31  | TNS=-175   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: fdad9611

Time (s): cpu = 00:01:33 ; elapsed = 00:00:57 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: fdad9611

Time (s): cpu = 00:01:33 ; elapsed = 00:00:58 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: fdad9611

Time (s): cpu = 00:01:35 ; elapsed = 00:00:58 . Memory (MB): peak = 1945.805 ; gain = 252.688
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.31  | TNS=-175   | WHS=-0.797 | THS=-7.66  |

Phase 7 Post Hold Fix | Checksum: 12bc061f0

Time (s): cpu = 00:01:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.62936 %
  Global Horizontal Routing Utilization  = 1.95744 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
Phase 8 Route finalize | Checksum: 12bc061f0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 12bc061f0

Time (s): cpu = 00:01:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b598d4f2

Time (s): cpu = 00:01:37 ; elapsed = 00:01:00 . Memory (MB): peak = 1945.805 ; gain = 252.688

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1b598d4f2

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1945.805 ; gain = 252.688
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.31  | TNS=-186   | WHS=0.059  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1b598d4f2

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1945.805 ; gain = 252.688
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1b598d4f2

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1945.805 ; gain = 252.688

Routing Is Done.

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 1945.809 ; gain = 252.691
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 2 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1945.809 ; gain = 259.688
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.809 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vladimir/TESTDIFFAC/cernv1/cernv1.runs/impl_1/v6pcieDMA_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets cmp_fmc_adc_100Ms_core/cmp_adc_serdes/O1]'  to set the static_probability to '1'  if desired.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 10 11:18:31 2015...
