
optiboot_atmega32.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001e2  00007e00  00007e00  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .version      00000002  00007ffe  00007ffe  00000276  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000000  00800060  00007fe2  00000276  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .stab         00000888  00000000  00000000  00000278  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000354  00000000  00000000  00000b00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000012  00000000  00000000  00000e54  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00007e00 <pre_main>:
/* everything that needs to run VERY early */
void pre_main(void) {
  // Allow convenient way of calling do_spm function - jump table, so
  //   entry to this function will always be here, independent of
  //   compilation, features etc
  asm volatile (
    7e00:	01 c0       	rjmp	.+2      	; 0x7e04 <main>
    7e02:	df c0       	rjmp	.+446    	; 0x7fc2 <do_spm>

00007e04 <main>:
    7e04:	11 24       	eor	r1, r1
    7e06:	8f e5       	ldi	r24, 0x5F	; 95
    7e08:	98 e0       	ldi	r25, 0x08	; 8
    7e0a:	9e bf       	out	0x3e, r25	; 62
    7e0c:	8d bf       	out	0x3d, r24	; 61
    7e0e:	84 b7       	in	r24, 0x34	; 52
    7e10:	88 23       	and	r24, r24
    7e12:	61 f0       	breq	.+24     	; 0x7e2c <main+0x28>
    7e14:	98 2f       	mov	r25, r24
    7e16:	9a 70       	andi	r25, 0x0A	; 10
    7e18:	92 30       	cpi	r25, 0x02	; 2
    7e1a:	41 f0       	breq	.+16     	; 0x7e2c <main+0x28>
    7e1c:	81 ff       	sbrs	r24, 1
    7e1e:	02 c0       	rjmp	.+4      	; 0x7e24 <main+0x20>
    7e20:	97 ef       	ldi	r25, 0xF7	; 247
    7e22:	94 bf       	out	0x34, r25	; 52
    7e24:	28 2e       	mov	r2, r24
    7e26:	80 e0       	ldi	r24, 0x00	; 0
    7e28:	b9 d0       	rcall	.+370    	; 0x7f9c <watchdogConfig>
    7e2a:	ea c0       	rjmp	.+468    	; 0x8000 <optiboot_version+0x2>
    7e2c:	85 e0       	ldi	r24, 0x05	; 5
    7e2e:	8e bd       	out	0x2e, r24	; 46
    7e30:	82 e0       	ldi	r24, 0x02	; 2
    7e32:	8b b9       	out	0x0b, r24	; 11
    7e34:	88 e1       	ldi	r24, 0x18	; 24
    7e36:	8a b9       	out	0x0a, r24	; 10
    7e38:	86 e8       	ldi	r24, 0x86	; 134
    7e3a:	80 bd       	out	0x20, r24	; 32
    7e3c:	80 e1       	ldi	r24, 0x10	; 16
    7e3e:	89 b9       	out	0x09, r24	; 9
    7e40:	8e e0       	ldi	r24, 0x0E	; 14
    7e42:	ac d0       	rcall	.+344    	; 0x7f9c <watchdogConfig>
    7e44:	b8 9a       	sbi	0x17, 0	; 23
    7e46:	84 e0       	ldi	r24, 0x04	; 4
    7e48:	28 e1       	ldi	r18, 0x18	; 24
    7e4a:	3e ef       	ldi	r19, 0xFE	; 254
    7e4c:	44 e0       	ldi	r20, 0x04	; 4
    7e4e:	51 e0       	ldi	r21, 0x01	; 1
    7e50:	3d bd       	out	0x2d, r19	; 45
    7e52:	2c bd       	out	0x2c, r18	; 44
    7e54:	48 bf       	out	0x38, r20	; 56
    7e56:	08 b6       	in	r0, 0x38	; 56
    7e58:	02 fe       	sbrs	r0, 2
    7e5a:	fd cf       	rjmp	.-6      	; 0x7e56 <main+0x52>
    7e5c:	98 b3       	in	r25, 0x18	; 24
    7e5e:	95 27       	eor	r25, r21
    7e60:	98 bb       	out	0x18, r25	; 24
    7e62:	a8 95       	wdr
    7e64:	5f 99       	sbic	0x0b, 7	; 11
    7e66:	02 c0       	rjmp	.+4      	; 0x7e6c <main+0x68>
    7e68:	81 50       	subi	r24, 0x01	; 1
    7e6a:	91 f7       	brne	.-28     	; 0x7e50 <main+0x4c>
    7e6c:	33 e0       	ldi	r19, 0x03	; 3
    7e6e:	e3 2e       	mov	r14, r19
    7e70:	dd 24       	eor	r13, r13
    7e72:	d3 94       	inc	r13
    7e74:	45 e0       	ldi	r20, 0x05	; 5
    7e76:	c4 2e       	mov	r12, r20
    7e78:	51 e1       	ldi	r21, 0x11	; 17
    7e7a:	b5 2e       	mov	r11, r21
    7e7c:	88 d0       	rcall	.+272    	; 0x7f8e <getch>
    7e7e:	81 34       	cpi	r24, 0x41	; 65
    7e80:	79 f4       	brne	.+30     	; 0x7ea0 <main+0x9c>
    7e82:	85 d0       	rcall	.+266    	; 0x7f8e <getch>
    7e84:	18 2f       	mov	r17, r24
    7e86:	8e d0       	rcall	.+284    	; 0x7fa4 <verifySpace>
    7e88:	12 38       	cpi	r17, 0x82	; 130
    7e8a:	11 f4       	brne	.+4      	; 0x7e90 <main+0x8c>
    7e8c:	82 e0       	ldi	r24, 0x02	; 2
    7e8e:	04 c0       	rjmp	.+8      	; 0x7e98 <main+0x94>
    7e90:	88 e0       	ldi	r24, 0x08	; 8
    7e92:	11 38       	cpi	r17, 0x81	; 129
    7e94:	09 f0       	breq	.+2      	; 0x7e98 <main+0x94>
    7e96:	83 e0       	ldi	r24, 0x03	; 3
    7e98:	76 d0       	rcall	.+236    	; 0x7f86 <putch>
    7e9a:	80 e1       	ldi	r24, 0x10	; 16
    7e9c:	74 d0       	rcall	.+232    	; 0x7f86 <putch>
    7e9e:	ee cf       	rjmp	.-36     	; 0x7e7c <main+0x78>
    7ea0:	82 34       	cpi	r24, 0x42	; 66
    7ea2:	19 f4       	brne	.+6      	; 0x7eaa <main+0xa6>
    7ea4:	84 e1       	ldi	r24, 0x14	; 20
    7ea6:	86 d0       	rcall	.+268    	; 0x7fb4 <getNch>
    7ea8:	f8 cf       	rjmp	.-16     	; 0x7e9a <main+0x96>
    7eaa:	85 34       	cpi	r24, 0x45	; 69
    7eac:	11 f4       	brne	.+4      	; 0x7eb2 <main+0xae>
    7eae:	85 e0       	ldi	r24, 0x05	; 5
    7eb0:	fa cf       	rjmp	.-12     	; 0x7ea6 <main+0xa2>
    7eb2:	85 35       	cpi	r24, 0x55	; 85
    7eb4:	41 f4       	brne	.+16     	; 0x7ec6 <main+0xc2>
    7eb6:	6b d0       	rcall	.+214    	; 0x7f8e <getch>
    7eb8:	c8 2f       	mov	r28, r24
    7eba:	69 d0       	rcall	.+210    	; 0x7f8e <getch>
    7ebc:	d8 2f       	mov	r29, r24
    7ebe:	cc 0f       	add	r28, r28
    7ec0:	dd 1f       	adc	r29, r29
    7ec2:	70 d0       	rcall	.+224    	; 0x7fa4 <verifySpace>
    7ec4:	ea cf       	rjmp	.-44     	; 0x7e9a <main+0x96>
    7ec6:	86 35       	cpi	r24, 0x56	; 86
    7ec8:	21 f4       	brne	.+8      	; 0x7ed2 <main+0xce>
    7eca:	84 e0       	ldi	r24, 0x04	; 4
    7ecc:	73 d0       	rcall	.+230    	; 0x7fb4 <getNch>
    7ece:	80 e0       	ldi	r24, 0x00	; 0
    7ed0:	e3 cf       	rjmp	.-58     	; 0x7e98 <main+0x94>
    7ed2:	84 36       	cpi	r24, 0x64	; 100
    7ed4:	09 f0       	breq	.+2      	; 0x7ed8 <main+0xd4>
    7ed6:	39 c0       	rjmp	.+114    	; 0x7f4a <main+0x146>
    7ed8:	5a d0       	rcall	.+180    	; 0x7f8e <getch>
    7eda:	59 d0       	rcall	.+178    	; 0x7f8e <getch>
    7edc:	18 2f       	mov	r17, r24
    7ede:	57 d0       	rcall	.+174    	; 0x7f8e <getch>
    7ee0:	08 2f       	mov	r16, r24
    7ee2:	80 e6       	ldi	r24, 0x60	; 96
    7ee4:	68 2e       	mov	r6, r24
    7ee6:	71 2c       	mov	r7, r1
    7ee8:	90 e6       	ldi	r25, 0x60	; 96
    7eea:	f9 2e       	mov	r15, r25
    7eec:	f1 0e       	add	r15, r17
    7eee:	43 01       	movw	r8, r6
    7ef0:	8f ef       	ldi	r24, 0xFF	; 255
    7ef2:	68 1a       	sub	r6, r24
    7ef4:	78 0a       	sbc	r7, r24
    7ef6:	4b d0       	rcall	.+150    	; 0x7f8e <getch>
    7ef8:	f4 01       	movw	r30, r8
    7efa:	80 83       	st	Z, r24
    7efc:	f6 10       	cpse	r15, r6
    7efe:	f7 cf       	rjmp	.-18     	; 0x7eee <main+0xea>
    7f00:	51 d0       	rcall	.+162    	; 0x7fa4 <verifySpace>
    7f02:	05 34       	cpi	r16, 0x45	; 69
    7f04:	09 f4       	brne	.+2      	; 0x7f08 <main+0x104>
    7f06:	ff cf       	rjmp	.-2      	; 0x7f06 <main+0x102>
    7f08:	fe 01       	movw	r30, r28
    7f0a:	e7 be       	out	0x37, r14	; 55
    7f0c:	e8 95       	spm
    7f0e:	07 b6       	in	r0, 0x37	; 55
    7f10:	00 fc       	sbrc	r0, 0
    7f12:	fd cf       	rjmp	.-6      	; 0x7f0e <main+0x10a>
    7f14:	30 e0       	ldi	r19, 0x00	; 0
    7f16:	20 e0       	ldi	r18, 0x00	; 0
    7f18:	fe 01       	movw	r30, r28
    7f1a:	e2 0f       	add	r30, r18
    7f1c:	f3 1f       	adc	r31, r19
    7f1e:	d9 01       	movw	r26, r18
    7f20:	a0 5a       	subi	r26, 0xA0	; 160
    7f22:	bf 4f       	sbci	r27, 0xFF	; 255
    7f24:	8d 91       	ld	r24, X+
    7f26:	9c 91       	ld	r25, X
    7f28:	0c 01       	movw	r0, r24
    7f2a:	d7 be       	out	0x37, r13	; 55
    7f2c:	e8 95       	spm
    7f2e:	11 24       	eor	r1, r1
    7f30:	2e 5f       	subi	r18, 0xFE	; 254
    7f32:	3f 4f       	sbci	r19, 0xFF	; 255
    7f34:	12 13       	cpse	r17, r18
    7f36:	f0 cf       	rjmp	.-32     	; 0x7f18 <main+0x114>
    7f38:	fe 01       	movw	r30, r28
    7f3a:	c7 be       	out	0x37, r12	; 55
    7f3c:	e8 95       	spm
    7f3e:	07 b6       	in	r0, 0x37	; 55
    7f40:	00 fc       	sbrc	r0, 0
    7f42:	fd cf       	rjmp	.-6      	; 0x7f3e <main+0x13a>
    7f44:	b7 be       	out	0x37, r11	; 55
    7f46:	e8 95       	spm
    7f48:	a8 cf       	rjmp	.-176    	; 0x7e9a <main+0x96>
    7f4a:	84 37       	cpi	r24, 0x74	; 116
    7f4c:	71 f4       	brne	.+28     	; 0x7f6a <main+0x166>
    7f4e:	1f d0       	rcall	.+62     	; 0x7f8e <getch>
    7f50:	1e d0       	rcall	.+60     	; 0x7f8e <getch>
    7f52:	f8 2e       	mov	r15, r24
    7f54:	1c d0       	rcall	.+56     	; 0x7f8e <getch>
    7f56:	26 d0       	rcall	.+76     	; 0x7fa4 <verifySpace>
    7f58:	8e 01       	movw	r16, r28
    7f5a:	f8 01       	movw	r30, r16
    7f5c:	85 91       	lpm	r24, Z+
    7f5e:	8f 01       	movw	r16, r30
    7f60:	12 d0       	rcall	.+36     	; 0x7f86 <putch>
    7f62:	fa 94       	dec	r15
    7f64:	f1 10       	cpse	r15, r1
    7f66:	f9 cf       	rjmp	.-14     	; 0x7f5a <main+0x156>
    7f68:	98 cf       	rjmp	.-208    	; 0x7e9a <main+0x96>
    7f6a:	85 37       	cpi	r24, 0x75	; 117
    7f6c:	31 f4       	brne	.+12     	; 0x7f7a <main+0x176>
    7f6e:	1a d0       	rcall	.+52     	; 0x7fa4 <verifySpace>
    7f70:	8e e1       	ldi	r24, 0x1E	; 30
    7f72:	09 d0       	rcall	.+18     	; 0x7f86 <putch>
    7f74:	85 e9       	ldi	r24, 0x95	; 149
    7f76:	07 d0       	rcall	.+14     	; 0x7f86 <putch>
    7f78:	89 cf       	rjmp	.-238    	; 0x7e8c <main+0x88>
    7f7a:	81 35       	cpi	r24, 0x51	; 81
    7f7c:	09 f0       	breq	.+2      	; 0x7f80 <main+0x17c>
    7f7e:	a1 cf       	rjmp	.-190    	; 0x7ec2 <main+0xbe>
    7f80:	88 e0       	ldi	r24, 0x08	; 8
    7f82:	0c d0       	rcall	.+24     	; 0x7f9c <watchdogConfig>
    7f84:	9e cf       	rjmp	.-196    	; 0x7ec2 <main+0xbe>

00007f86 <putch>:
  RS485_PORT |= _BV(RS485_BIT);
# else
  RS485_PORT &= ~_BV(RS485_BIT);
# endif
#else //not RS485
  while (!(UART_SRA & _BV(UDRE0))) {  /* Spin */ }
    7f86:	5d 9b       	sbis	0x0b, 5	; 11
    7f88:	fe cf       	rjmp	.-4      	; 0x7f86 <putch>
  UART_UDR = ch;
    7f8a:	8c b9       	out	0x0c, r24	; 12
  #else
  RS485_PORT &= ~_BV(RS485_BIT);
  #endif
#endif
#endif // SOFT_UART
}
    7f8c:	08 95       	ret

00007f8e <getch>:
    :
    "r25"
    );
#else
#ifndef LIN_UART
  while (!(UART_SRA & _BV(RXC0)))  {  /* Spin */ }
    7f8e:	5f 9b       	sbis	0x0b, 7	; 11
    7f90:	fe cf       	rjmp	.-4      	; 0x7f8e <getch>
  if (!(UART_SRA & _BV(FE0))) {
    7f92:	5c 99       	sbic	0x0b, 4	; 11
    7f94:	01 c0       	rjmp	.+2      	; 0x7f98 <getch+0xa>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    7f96:	a8 95       	wdr
  ch = UART_UDR;
    7f98:	8c b1       	in	r24, 0x0c	; 12
}
    7f9a:	08 95       	ret

00007f9c <watchdogConfig>:
}

void watchdogConfig(uint8_t x) {
#ifdef WDCE //does it have a Watchdog Change Enable?
#ifdef WDTCSR
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7f9c:	98 e1       	ldi	r25, 0x18	; 24
    7f9e:	91 bd       	out	0x21, r25	; 33
#else //then it must be one of those newfangled ones that use CCP
  CCP=0xD8; //so write this magic number to CCP
#endif

#ifdef WDTCSR
  WDTCSR = x;
    7fa0:	81 bd       	out	0x21, r24	; 33
#else
  WDTCR= x;
#endif
}
    7fa2:	08 95       	ret

00007fa4 <verifySpace>:
  if (getch() != CRC_EOP) {
    7fa4:	f4 df       	rcall	.-24     	; 0x7f8e <getch>
    7fa6:	80 32       	cpi	r24, 0x20	; 32
    7fa8:	19 f0       	breq	.+6      	; 0x7fb0 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    7faa:	88 e0       	ldi	r24, 0x08	; 8
    7fac:	f7 df       	rcall	.-18     	; 0x7f9c <watchdogConfig>
    7fae:	ff cf       	rjmp	.-2      	; 0x7fae <verifySpace+0xa>
  putch(STK_INSYNC);
    7fb0:	84 e1       	ldi	r24, 0x14	; 20
    7fb2:	e9 cf       	rjmp	.-46     	; 0x7f86 <putch>

00007fb4 <getNch>:
void getNch(uint8_t count) {
    7fb4:	cf 93       	push	r28
    7fb6:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    7fb8:	ea df       	rcall	.-44     	; 0x7f8e <getch>
    7fba:	c1 50       	subi	r28, 0x01	; 1
    7fbc:	e9 f7       	brne	.-6      	; 0x7fb8 <getNch+0x4>
}
    7fbe:	cf 91       	pop	r28
  verifySpace();
    7fc0:	f1 cf       	rjmp	.-30     	; 0x7fa4 <verifySpace>

00007fc2 <do_spm>:
 *   data=0 in WRITE
 */
static void do_spm(uint16_t address, uint8_t command, uint16_t data)  __attribute__ ((used));
static void do_spm(uint16_t address, uint8_t command, uint16_t data) {
  // Do spm stuff
  asm volatile (
    7fc2:	fc 01       	movw	r30, r24
    7fc4:	0a 01       	movw	r0, r20
    7fc6:	67 bf       	out	0x37, r22	; 55
    7fc8:	e8 95       	spm
    7fca:	11 24       	eor	r1, r1
    );

  // wait for spm to complete
  //   it doesn't have much sense for __BOOT_PAGE_FILL,
  //   but it doesn't hurt and saves some bytes on 'if'
  boot_spm_busy_wait();
    7fcc:	07 b6       	in	r0, 0x37	; 55
    7fce:	00 fc       	sbrc	r0, 0
    7fd0:	fd cf       	rjmp	.-6      	; 0x7fcc <do_spm+0xa>
#if defined(RWWSRE)
  // this 'if' condition should be: (command == __BOOT_PAGE_WRITE || command == __BOOT_PAGE_ERASE)...
  // but it's tweaked a little assuming that in every command we are interested in here, there
  // must be also SELFPRGEN set. If we skip checking this bit, we save here 4B
  if ((command & (_BV(PGWRT)|_BV(PGERS))) && (data == 0) ) {
    7fd2:	66 70       	andi	r22, 0x06	; 6
    7fd4:	29 f0       	breq	.+10     	; 0x7fe0 <do_spm+0x1e>
    7fd6:	45 2b       	or	r20, r21
    7fd8:	19 f4       	brne	.+6      	; 0x7fe0 <do_spm+0x1e>
    // Reenable read access to flash
    __boot_rww_enable_short();
    7fda:	81 e1       	ldi	r24, 0x11	; 17
    7fdc:	87 bf       	out	0x37, r24	; 55
    7fde:	e8 95       	spm
  }
#endif
}
    7fe0:	08 95       	ret
