{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552982619464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552982619472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 11:03:39 2019 " "Processing started: Tue Mar 19 11:03:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552982619472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982619472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982619472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552982620236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552982620236 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Controller_Unit Controller_Unit.v(13) " "Verilog Module Declaration warning at Controller_Unit.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Controller_Unit\"" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982630905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Unit " "Found entity 1: Controller_Unit" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Found entity 1: register_B" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A " "Found entity 1: register_A" {  } { { "register_A.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant_Value_Generator " "Found entity 1: Constant_Value_Generator" {  } { { "Constant_Value_Generator.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Constant_Value_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALP " "Found entity 1: ALP" {  } { { "ALP.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552982630986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982630986 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Controller_Unit Controller_Unit.v(27) " "Verilog HDL Parameter Declaration warning at Controller_Unit.v(27): Parameter Declaration in module \"Controller_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1552982630986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0nano_embedding " "Elaborating entity \"de0nano_embedding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552982631036 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ERR de0nano_embedding.v(97) " "Output port \"ERR\" at de0nano_embedding.v(97) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552982631038 "|de0nano_embedding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_Unit Controller_Unit:CONTROL " "Elaborating entity \"Controller_Unit\" for hierarchy \"Controller_Unit:CONTROL\"" {  } { { "de0nano_embedding.v" "CONTROL" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631049 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(69) " "Verilog HDL Always Construct warning at Controller_Unit.v(69): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631051 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(69) " "Verilog HDL Always Construct warning at Controller_Unit.v(69): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631051 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1m Controller_Unit.v(82) " "Verilog HDL Always Construct warning at Controller_Unit.v(82): variable \"R1m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631051 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(84) " "Verilog HDL Always Construct warning at Controller_Unit.v(84): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631051 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(86) " "Verilog HDL Always Construct warning at Controller_Unit.v(86): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631051 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(101) " "Verilog HDL Always Construct warning at Controller_Unit.v(101): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631051 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(104) " "Verilog HDL Always Construct warning at Controller_Unit.v(104): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631051 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(104) " "Verilog HDL Always Construct warning at Controller_Unit.v(104): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631052 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(121) " "Verilog HDL Always Construct warning at Controller_Unit.v(121): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631052 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(123) " "Verilog HDL Always Construct warning at Controller_Unit.v(123): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631052 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(134) " "Verilog HDL Always Construct warning at Controller_Unit.v(134): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631052 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(149) " "Verilog HDL Always Construct warning at Controller_Unit.v(149): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631052 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(156) " "Verilog HDL Always Construct warning at Controller_Unit.v(156): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631052 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(163) " "Verilog HDL Always Construct warning at Controller_Unit.v(163): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631052 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(165) " "Verilog HDL Always Construct warning at Controller_Unit.v(165): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(171) " "Verilog HDL Always Construct warning at Controller_Unit.v(171): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(178) " "Verilog HDL Always Construct warning at Controller_Unit.v(178): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(180) " "Verilog HDL Always Construct warning at Controller_Unit.v(180): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(186) " "Verilog HDL Always Construct warning at Controller_Unit.v(186): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(197) " "Verilog HDL Always Construct warning at Controller_Unit.v(197): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(199) " "Verilog HDL Always Construct warning at Controller_Unit.v(199): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(210) " "Verilog HDL Always Construct warning at Controller_Unit.v(210): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller_Unit.v(47) " "Verilog HDL Case Statement warning at Controller_Unit.v(47): incomplete case statement has no default case item" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552982631053 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS Controller_Unit.v(44) " "Verilog HDL Always Construct warning at Controller_Unit.v(44): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631054 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Stat Controller_Unit.v(258) " "Verilog HDL Always Construct warning at Controller_Unit.v(258): variable \"Stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631054 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller_Unit.v(291) " "Verilog HDL Case Statement warning at Controller_Unit.v(291): incomplete case statement has no default case item" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552982631054 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Controller_Unit.v(291) " "Verilog HDL Case Statement information at Controller_Unit.v(291): all case item expressions in this case statement are onehot" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1552982631054 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(341) " "Verilog HDL Always Construct warning at Controller_Unit.v(341): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631054 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(341) " "Verilog HDL Always Construct warning at Controller_Unit.v(341): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631055 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1m Controller_Unit.v(380) " "Verilog HDL Always Construct warning at Controller_Unit.v(380): variable \"R1m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631055 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(390) " "Verilog HDL Always Construct warning at Controller_Unit.v(390): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 390 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631055 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(432) " "Verilog HDL Always Construct warning at Controller_Unit.v(432): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 432 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631055 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qz Controller_Unit.v(441) " "Verilog HDL Always Construct warning at Controller_Unit.v(441): variable \"Qz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631055 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Qn Controller_Unit.v(441) " "Verilog HDL Always Construct warning at Controller_Unit.v(441): variable \"Qn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 441 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631055 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0m Controller_Unit.v(489) " "Verilog HDL Always Construct warning at Controller_Unit.v(489): variable \"R0m\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631055 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(567) " "Verilog HDL Always Construct warning at Controller_Unit.v(567): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 567 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631056 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(567) " "Verilog HDL Always Construct warning at Controller_Unit.v(567): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 567 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631056 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Count Controller_Unit.v(581) " "Verilog HDL Always Construct warning at Controller_Unit.v(581): variable \"Count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 581 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631056 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NFlag Controller_Unit.v(581) " "Verilog HDL Always Construct warning at Controller_Unit.v(581): variable \"NFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 581 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631056 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(603) " "Verilog HDL Always Construct warning at Controller_Unit.v(603): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 603 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631056 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(612) " "Verilog HDL Always Construct warning at Controller_Unit.v(612): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 612 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631056 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r Controller_Unit.v(633) " "Verilog HDL Always Construct warning at Controller_Unit.v(633): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 633 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552982631056 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller_Unit.v(269) " "Verilog HDL Case Statement warning at Controller_Unit.v(269): incomplete case statement has no default case item" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 269 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1552982631057 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0WE Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R0WE\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631057 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1WE Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R1WE\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631057 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"BSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"ASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1Src Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R1Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0Src Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"R0Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AccParallel Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"AccParallel\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QSrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QzSrc Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QzSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QParallel Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QParallel\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AccRight Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"AccRight\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QRight Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"QRight\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r Controller_Unit.v(256) " "Verilog HDL Always Construct warning at Controller_Unit.v(256): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631058 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] Controller_Unit.v(265) " "Inferred latch for \"r\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631061 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] Controller_Unit.v(265) " "Inferred latch for \"r\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631061 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QRight Controller_Unit.v(265) " "Inferred latch for \"QRight\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631061 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccRight Controller_Unit.v(265) " "Inferred latch for \"AccRight\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631061 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QParallel Controller_Unit.v(265) " "Inferred latch for \"QParallel\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631061 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QzSrc Controller_Unit.v(265) " "Inferred latch for \"QzSrc\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631061 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QSrc Controller_Unit.v(265) " "Inferred latch for \"QSrc\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631061 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccParallel Controller_Unit.v(265) " "Inferred latch for \"AccParallel\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631062 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[0\] Controller_Unit.v(265) " "Inferred latch for \"R0Src\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631062 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[1\] Controller_Unit.v(265) " "Inferred latch for \"R0Src\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631062 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Src Controller_Unit.v(265) " "Inferred latch for \"R1Src\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631062 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Controller_Unit.v(265) " "Inferred latch for \"ALUCtrl\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631062 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Controller_Unit.v(265) " "Inferred latch for \"ALUCtrl\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631062 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Controller_Unit.v(265) " "Inferred latch for \"ALUCtrl\[2\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631062 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[0\] Controller_Unit.v(265) " "Inferred latch for \"ASrc\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[1\] Controller_Unit.v(265) " "Inferred latch for \"ASrc\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[0\] Controller_Unit.v(265) " "Inferred latch for \"BSrc\[0\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[1\] Controller_Unit.v(265) " "Inferred latch for \"BSrc\[1\]\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1WE Controller_Unit.v(265) " "Inferred latch for \"R1WE\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0WE Controller_Unit.v(265) " "Inferred latch for \"R0WE\" at Controller_Unit.v(265)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] Controller_Unit.v(44) " "Inferred latch for \"NS\[0\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] Controller_Unit.v(44) " "Inferred latch for \"NS\[1\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631063 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] Controller_Unit.v(44) " "Inferred latch for \"NS\[2\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631064 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] Controller_Unit.v(44) " "Inferred latch for \"NS\[3\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631064 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[4\] Controller_Unit.v(44) " "Inferred latch for \"NS\[4\]\" at Controller_Unit.v(44)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631064 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP ALP:DATAPATH " "Elaborating entity \"ALP\" for hierarchy \"ALP:DATAPATH\"" {  } { { "de0nano_embedding.v" "DATAPATH" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631079 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "OverF " "Pin \"OverF\" overlaps another pin, block, or symbol" {  } { { "ALP.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 272 960 976 448 "OverF" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1552982631080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ALP:DATAPATH\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"ALP:DATAPATH\|alu:ALU\"" {  } { { "ALP.bdf" "ALU" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 488 696 912 632 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631082 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631083 "|ALP|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552982631083 "|ALP|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu.v(47) " "Inferred latch for \"OVF\" at alu.v(47)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631083 "|ALP|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu.v(47) " "Inferred latch for \"CO\" at alu.v(47)" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982631083 "|ALP|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ALP:DATAPATH\|mux4:inst6 " "Elaborating entity \"mux4\" for hierarchy \"ALP:DATAPATH\|mux4:inst6\"" {  } { { "ALP.bdf" "inst6" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 680 376 616 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst5 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst5\"" {  } { { "ALP.bdf" "inst5" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 792 64 224 872 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg ALP:DATAPATH\|shift_reg:AccReg " "Elaborating entity \"shift_reg\" for hierarchy \"ALP:DATAPATH\|shift_reg:AccReg\"" {  } { { "ALP.bdf" "AccReg" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 568 1088 1288 744 "AccReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALP:DATAPATH\|mux2:inst13 " "Elaborating entity \"mux2\" for hierarchy \"ALP:DATAPATH\|mux2:inst13\"" {  } { { "ALP.bdf" "inst13" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 296 1480 1592 528 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_B ALP:DATAPATH\|register_B:R1reg " "Elaborating entity \"register_B\" for hierarchy \"ALP:DATAPATH\|register_B:R1reg\"" {  } { { "ALP.bdf" "R1reg" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 456 24 224 568 "R1reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst7 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst7\"" {  } { { "ALP.bdf" "inst7" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 640 64 224 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst9 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst9\"" {  } { { "ALP.bdf" "inst9" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 336 368 528 416 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_A ALP:DATAPATH\|register_A:Qzero " "Elaborating entity \"register_A\" for hierarchy \"ALP:DATAPATH\|register_A:Qzero\"" {  } { { "ALP.bdf" "Qzero" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 744 1600 1800 856 "Qzero" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_A ALP:DATAPATH\|register_A:ERR_E " "Elaborating entity \"register_A\" for hierarchy \"ALP:DATAPATH\|register_A:ERR_E\"" {  } { { "ALP.bdf" "ERR_E" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 400 1088 1288 512 "ERR_E" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALP:DATAPATH\|mux2:inst17 " "Elaborating entity \"mux2\" for hierarchy \"ALP:DATAPATH\|mux2:inst17\"" {  } { { "ALP.bdf" "inst17" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { { 248 1912 2144 360 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982631110 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552982631681 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1552982631681 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552982631681 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1552982631681 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_Unit:CONTROL\|QRight Controller_Unit:CONTROL\|AccRight " "Duplicate LATCH primitive \"Controller_Unit:CONTROL\|QRight\" merged with LATCH primitive \"Controller_Unit:CONTROL\|AccRight\"" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1552982631683 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1552982631683 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R1Src " "Latch Controller_Unit:CONTROL\|R1Src has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R0WE " "Latch Controller_Unit:CONTROL\|R0WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R1WE " "Latch Controller_Unit:CONTROL\|R1WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R0Src\[0\] " "Latch Controller_Unit:CONTROL\|R0Src\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R0Src\[1\] " "Latch Controller_Unit:CONTROL\|R0Src\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ASrc\[0\] " "Latch Controller_Unit:CONTROL\|ASrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ASrc\[1\] " "Latch Controller_Unit:CONTROL\|ASrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|BSrc\[0\] " "Latch Controller_Unit:CONTROL\|BSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|BSrc\[1\] " "Latch Controller_Unit:CONTROL\|BSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ALUCtrl\[0\] " "Latch Controller_Unit:CONTROL\|ALUCtrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ALUCtrl\[1\] " "Latch Controller_Unit:CONTROL\|ALUCtrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|ALUCtrl\[2\] " "Latch Controller_Unit:CONTROL\|ALUCtrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631684 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|AccRight " "Latch Controller_Unit:CONTROL\|AccRight has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|AccParallel " "Latch Controller_Unit:CONTROL\|AccParallel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[1\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|QParallel " "Latch Controller_Unit:CONTROL\|QParallel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|QSrc " "Latch Controller_Unit:CONTROL\|QSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|QzSrc " "Latch Controller_Unit:CONTROL\|QzSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[4\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[4\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[0\] " "Latch Controller_Unit:CONTROL\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[1\] " "Latch Controller_Unit:CONTROL\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[2\] " "Latch Controller_Unit:CONTROL\|NS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[3\] " "Latch Controller_Unit:CONTROL\|NS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[3\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|NS\[4\] " "Latch Controller_Unit:CONTROL\|NS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 243 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:DATAPATH\|alu:ALU\|CO " "Latch ALP:DATAPATH\|alu:ALU\|CO has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|ALUCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller_Unit:CONTROL\|ALUCtrl\[2\] " "Ports ENA and CLR on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALP:DATAPATH\|alu:ALU\|OVF " "Latch ALP:DATAPATH\|alu:ALU\|OVF has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|ALUCtrl\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[0\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller_Unit:CONTROL\|ALUCtrl\[2\] " "Ports ENA and CLR on the latch are fed by the same signal Controller_Unit:CONTROL\|ALUCtrl\[2\]" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631685 ""}  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|r\[0\] " "Latch Controller_Unit:CONTROL\|r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALP:DATAPATH\|register_B:R0reg\|A\[3\] " "Ports D and ENA on the latch are fed by the same signal ALP:DATAPATH\|register_B:R0reg\|A\[3\]" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552982631686 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 265 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552982631686 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552982631905 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552982631905 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1552982631905 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ERR GND " "Pin \"ERR\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552982631905 "|de0nano_embedding|ERR"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552982631905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552982631997 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "RST GPIO_0\[1\] " "Output pin \"RST\" driven by bidirectional pin \"GPIO_0\[1\]\" cannot be tri-stated" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 98 -1 0 } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 77 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1552982632116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552982633577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552982633577 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552982633640 "|de0nano_embedding|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552982633640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "452 " "Implemented 452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552982633640 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552982633640 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552982633640 ""} { "Info" "ICUT_CUT_TM_LCELLS" "351 " "Implemented 351 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552982633640 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552982633640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 159 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552982633662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 11:03:53 2019 " "Processing ended: Tue Mar 19 11:03:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552982633662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552982633662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552982633662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552982633662 ""}
