// Seed: 1601350073
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    output supply0 id_5,
    output wire id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wand id_9,
    input tri0 id_10,
    output supply0 id_11,
    input wand id_12
    , id_15,
    output tri1 id_13
);
  wire id_16;
endmodule
module module_1 #(
    parameter id_3 = 32'd21,
    parameter id_5 = 32'd99
) (
    input tri0 id_0,
    output wand id_1,
    input tri id_2,
    input wire _id_3,
    input wire id_4,
    output wire _id_5,
    input supply1 id_6
);
  logic id_8;
  ;
  logic [id_3 : id_5] id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_6,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_6,
      id_4,
      id_1,
      id_6,
      id_1
  );
endmodule
