Starting Vivado...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source {C:\Users\kaife\OneDrive\Desktop\alchitry\fulladder2\work\project.tcl}
# set projDir "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado"
# set projName "fulladder2"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/au_top_0.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/full_adder_1.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/checker_2.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/reset_conditioner_3.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/edge_detector_4.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/button_conditioner_5.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/multi_seven_seg_6.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/testcounter_7.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/pipeline_8.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/counter_9.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/seven_seg_10.v" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/verilog/decoder_11.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/constraint/custom.xdc" "C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/constraint/file.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8
[Fri Oct  9 03:23:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Oct  9 03:23:00 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 339.066 ; gain = 93.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (1#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/pipeline_8.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (2#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (3#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'full_adder_1' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/full_adder_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_1' (4#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/full_adder_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'checker_2' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/checker_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'checker_2' (5#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/checker_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (6#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 2'b00 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 18'b001111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (7#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_10' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_10' (8#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/seven_seg_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_11' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/decoder_11.v:11]
	Parameter WIDTH bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'decoder_11' (9#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/decoder_11.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (10#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-6157] synthesizing module 'testcounter_7' [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/testcounter_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/testcounter_7.v:40]
INFO: [Synth 8-6155] done synthesizing module 'testcounter_7' (11#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/testcounter_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (12#1) [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[18] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[17] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[13] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[12] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[11] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[10] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[0] driven by constant 0
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 395.145 ; gain = 149.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 395.145 ; gain = 149.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 395.145 ; gain = 149.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/constraint/file.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/constraint/file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/constraint/file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 729.512 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 729.512 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 729.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module full_adder_1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module reset_conditioner_3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module testcounter_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
Module edge_detector_4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pipeline_8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[18] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[17] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[14] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[13] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[12] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[11] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[10] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     4|
|4     |LUT4   |    13|
|5     |LUT5   |     6|
|6     |LUT6   |     5|
|7     |FDRE   |    47|
|8     |FDSE   |     4|
|9     |IBUF   |     6|
|10    |OBUF   |    48|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+---------------------+------+
|      |Instance                                   |Module               |Cells |
+------+-------------------------------------------+---------------------+------+
|1     |top                                        |                     |   144|
|2     |  \buttoncond_gen_0[0].buttoncond          |button_conditioner_5 |    37|
|3     |    sync                                   |pipeline_8           |     3|
|4     |  \buttondetector_gen_0[0].buttondetector  |edge_detector_4      |     1|
|5     |  output_states                            |testcounter_7        |    23|
|6     |  reset_cond                               |reset_conditioner_3  |     5|
|7     |  seg                                      |multi_seven_seg_6    |    23|
|8     |    ctr                                    |counter_9            |    23|
+------+-------------------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 729.512 ; gain = 149.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 729.512 ; gain = 483.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 733.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 733.824 ; gain = 488.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 733.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 03:23:43 2020...
[Fri Oct  9 03:23:46 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 250.363 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Oct  9 03:23:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Oct  9 03:23:46 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/constraint/custom.xdc]
Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/constraint/file.xdc]
Finished Parsing XDC File [C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/constraint/file.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 547.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 551.602 ; gain = 301.094
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 562.098 ; gain = 10.496

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 157fdd20f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1116.031 ; gain = 553.934

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 157fdd20f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 157fdd20f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 147196771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 147196771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 114bc009f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 114bc009f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1212.684 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 114bc009f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1212.684 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 114bc009f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1212.684 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 114bc009f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.684 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.684 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 114bc009f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1212.684 ; gain = 661.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1212.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.684 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be2342a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1212.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1212.684 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f2c9ac16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1212.684 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2e262972c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2e262972c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1213.656 ; gain = 0.973
Phase 1 Placer Initialization | Checksum: 2e262972c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 223f104b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.656 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 24d2a39c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973
Phase 2 Global Placement | Checksum: 2f07953f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2f07953f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e0b87e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21db2e4ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a3c45cd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1da4005fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2309f452a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 216d0cce2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973
Phase 3 Detail Placement | Checksum: 216d0cce2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14450125b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 14450125b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.037. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 175d4e875

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973
Phase 4.1 Post Commit Optimization | Checksum: 175d4e875

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175d4e875

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 175d4e875

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.656 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 107a0e21c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 107a0e21c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973
Ending Placer Task | Checksum: b759f122

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.656 ; gain = 0.973
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.656 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1218.523 ; gain = 4.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1218.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1218.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1218.523 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6887f546 ConstDB: 0 ShapeSum: 4ed1fbdc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ad4bf73e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1342.570 ; gain = 124.047
Post Restoration Checksum: NetGraph: 93b39ed3 NumContArr: 1998586b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ad4bf73e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1374.844 ; gain = 156.320

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ad4bf73e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1380.871 ; gain = 162.348

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ad4bf73e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1380.871 ; gain = 162.348
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22a55f4f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.578 ; gain = 167.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.005  | TNS=0.000  | WHS=-0.145 | THS=-0.795 |

Phase 2 Router Initialization | Checksum: 22ecda201

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.578 ; gain = 167.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b11972c8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.086  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c9749a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434
Phase 4 Rip-up And Reroute | Checksum: 1c9749a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c9749a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c9749a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434
Phase 5 Delay and Skew Optimization | Checksum: 1c9749a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 118ca41f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.180  | TNS=0.000  | WHS=0.148  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 118ca41f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434
Phase 6 Post Hold Fix | Checksum: 118ca41f2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0495894 %
  Global Horizontal Routing Utilization  = 0.0497137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a38b0279

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.957 ; gain = 167.434

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a38b0279

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.969 ; gain = 169.445

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b3008006

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.969 ; gain = 169.445

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.180  | TNS=0.000  | WHS=0.148  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b3008006

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.969 ; gain = 169.445
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.969 ; gain = 169.445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1387.969 ; gain = 169.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1387.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/kaife/OneDrive/Desktop/alchitry/fulladder2/work/vivado/fulladder2/fulladder2.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14740992 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1805.285 ; gain = 387.523
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 03:25:19 2020...
[Fri Oct  9 03:25:22 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:36 . Memory (MB): peak = 250.363 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 03:25:22 2020...

Finished building project.
