// Seed: 793849984
module module_0 #(
    parameter id_1 = 32'd63,
    parameter id_5 = 32'd26
) (
    input logic _id_1,
    inout id_2,
    input id_3,
    output logic id_4,
    input logic _id_5,
    input id_6
);
  assign id_3[1][id_5 : id_1] = 1;
  assign id_5 = id_2;
  logic id_7;
  logic id_8;
  logic id_9;
  always begin
    if (1) id_6 = id_3[1] == 1'b0;
  end
  logic id_10;
  logic id_11, id_12;
  assign id_11   = id_10;
  assign id_5[1] = id_10[1-1] & id_5 == 1;
endmodule
