Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 19:27:45 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/vram_add_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.586ns (73.990%)  route 0.558ns (26.010%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.657 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.666    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.931 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.931    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_1
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[42]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 1.511ns (73.047%)  route 0.558ns (26.953%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.657 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.666    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.856 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/CO[2]
                         net (fo=1, routed)           0.000     2.856    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/facout_s2
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.046     3.536    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/carry_s2_reg
  -------------------------------------------------------------------
                         required time                          3.536    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.502ns (72.929%)  route 0.558ns (27.071%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.657 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.008     2.666    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.847 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[42]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.847    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_2
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y75         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[41]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.488ns (73.031%)  route 0.549ns (26.969%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.824 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.824    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_5
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[38]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 1.483ns (72.965%)  route 0.549ns (27.035%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.819 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.819    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_3
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[40]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.423ns (72.142%)  route 0.549ns (27.858%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.759 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.759    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_4
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[39]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 1.404ns (71.871%)  route 0.549ns (28.129%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.559 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.559    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     2.740 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.740    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_6
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y74         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[37]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.740    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 1.390ns (71.668%)  route 0.549ns (28.332%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.726 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.726    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_9
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[34]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 1.385ns (71.595%)  route 0.549ns (28.405%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.721 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.721    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_7
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[36]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 1.325ns (70.686%)  route 0.549ns (29.314%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.526 - 2.778 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=175, unset)          0.787     0.787    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y71         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDRE (Prop_fdre_C_Q)         0.348     1.135 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ain_s1_reg[4]/Q
                         net (fo=2, routed)           0.549     1.684    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/carry_s2_reg[4]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.239     1.923 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5/O
                         net (fo=1, routed)           0.000     1.923    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2[28]_i_5_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.363 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[28]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.461 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.461    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[32]_i_1_n_0
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.661 r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2/sum_s2_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.661    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/u2_n_8
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=175, unset)          0.748     3.526    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/ap_clk
    SLICE_X57Y73         FDRE                                         r  bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty           -0.035     3.490    
    SLICE_X57Y73         FDRE (Setup_fdre_C_D)        0.059     3.549    bd_0_i/hls_inst/inst/add_64s_64ns_64_3_1_U1/sum_s2_reg[35]
  -------------------------------------------------------------------
                         required time                          3.549    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  0.888    




