
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/buffer_chain/src/sky130_fd_sc_hd.v
Parsing SystemVerilog input from `/openlane/designs/buffer_chain/src/sky130_fd_sc_hd.v' to AST representation.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/buffer_chain/src/buff_chain.v
Parsing SystemVerilog input from `/openlane/designs/buffer_chain/src/buff_chain.v' to AST representation.
Generating RTLIL representation for module `\buff_chain'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/buffer_chain/runs/RUN_2023.05.14_23.26.21/tmp/synthesis/hierarchy.dot'.
Dumping module buff_chain to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \buff_chain
Used module:     \sky130_fd_sc_hd__ebufn_2
Used module:         \sky130_fd_sc_hd__ebufn

4.2. Analyzing design hierarchy..
Top module:  \buff_chain
Used module:     \sky130_fd_sc_hd__ebufn_2
Used module:         \sky130_fd_sc_hd__ebufn
Removing unused module `\sky130_fd_sc_hd__xor3_4'.
Removing unused module `\sky130_fd_sc_hd__xor3_2'.
Removing unused module `\sky130_fd_sc_hd__xor3_1'.
Removing unused module `\sky130_fd_sc_hd__xor3'.
Removing unused module `\sky130_fd_sc_hd__xor2_4'.
Removing unused module `\sky130_fd_sc_hd__xor2_2'.
Removing unused module `\sky130_fd_sc_hd__xor2_1'.
Removing unused module `\sky130_fd_sc_hd__xor2'.
Removing unused module `\sky130_fd_sc_hd__xnor3_4'.
Removing unused module `\sky130_fd_sc_hd__xnor3_2'.
Removing unused module `\sky130_fd_sc_hd__xnor3_1'.
Removing unused module `\sky130_fd_sc_hd__xnor3'.
Removing unused module `\sky130_fd_sc_hd__xnor2_4'.
Removing unused module `\sky130_fd_sc_hd__xnor2_2'.
Removing unused module `\sky130_fd_sc_hd__xnor2_1'.
Removing unused module `\sky130_fd_sc_hd__xnor2'.
Removing unused module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Removing unused module `\sky130_fd_sc_hd__tapvpwrvgnd'.
Removing unused module `\sky130_fd_sc_hd__tapvgnd_1'.
Removing unused module `\sky130_fd_sc_hd__tapvgnd'.
Removing unused module `\sky130_fd_sc_hd__tapvgnd2_1'.
Removing unused module `\sky130_fd_sc_hd__tapvgnd2'.
Removing unused module `\sky130_fd_sc_hd__tap_2'.
Removing unused module `\sky130_fd_sc_hd__tap_1'.
Removing unused module `\sky130_fd_sc_hd__tap'.
Removing unused module `\sky130_fd_sc_hd__sedfxtp_4'.
Removing unused module `\sky130_fd_sc_hd__sedfxtp_2'.
Removing unused module `\sky130_fd_sc_hd__sedfxtp_1'.
Removing unused module `\sky130_fd_sc_hd__sedfxtp'.
Removing unused module `\sky130_fd_sc_hd__sedfxbp_2'.
Removing unused module `\sky130_fd_sc_hd__sedfxbp_1'.
Removing unused module `\sky130_fd_sc_hd__sedfxbp'.
Removing unused module `\sky130_fd_sc_hd__sdlclkp_4'.
Removing unused module `\sky130_fd_sc_hd__sdlclkp_2'.
Removing unused module `\sky130_fd_sc_hd__sdlclkp_1'.
Removing unused module `\sky130_fd_sc_hd__sdlclkp'.
Removing unused module `\sky130_fd_sc_hd__sdfxtp_4'.
Removing unused module `\sky130_fd_sc_hd__sdfxtp_2'.
Removing unused module `\sky130_fd_sc_hd__sdfxtp_1'.
Removing unused module `\sky130_fd_sc_hd__sdfxtp'.
Removing unused module `\sky130_fd_sc_hd__sdfxbp_2'.
Removing unused module `\sky130_fd_sc_hd__sdfxbp_1'.
Removing unused module `\sky130_fd_sc_hd__sdfxbp'.
Removing unused module `\sky130_fd_sc_hd__sdfstp_4'.
Removing unused module `\sky130_fd_sc_hd__sdfstp_2'.
Removing unused module `\sky130_fd_sc_hd__sdfstp_1'.
Removing unused module `\sky130_fd_sc_hd__sdfstp'.
Removing unused module `\sky130_fd_sc_hd__sdfsbp_2'.
Removing unused module `\sky130_fd_sc_hd__sdfsbp_1'.
Removing unused module `\sky130_fd_sc_hd__sdfsbp'.
Removing unused module `\sky130_fd_sc_hd__sdfrtp_4'.
Removing unused module `\sky130_fd_sc_hd__sdfrtp_2'.
Removing unused module `\sky130_fd_sc_hd__sdfrtp_1'.
Removing unused module `\sky130_fd_sc_hd__sdfrtp'.
Removing unused module `\sky130_fd_sc_hd__sdfrtn_1'.
Removing unused module `\sky130_fd_sc_hd__sdfrtn'.
Removing unused module `\sky130_fd_sc_hd__sdfrbp_2'.
Removing unused module `\sky130_fd_sc_hd__sdfrbp_1'.
Removing unused module `\sky130_fd_sc_hd__sdfrbp'.
Removing unused module `\sky130_fd_sc_hd__sdfbbp_1'.
Removing unused module `\sky130_fd_sc_hd__sdfbbp'.
Removing unused module `\sky130_fd_sc_hd__sdfbbn_2'.
Removing unused module `\sky130_fd_sc_hd__sdfbbn_1'.
Removing unused module `\sky130_fd_sc_hd__sdfbbn'.
Removing unused module `\sky130_fd_sc_hd__probec_p_8'.
Removing unused module `\sky130_fd_sc_hd__probec_p'.
Removing unused module `\sky130_fd_sc_hd__probe_p_8'.
Removing unused module `\sky130_fd_sc_hd__probe_p'.
Removing unused module `\sky130_fd_sc_hd__or4bb_4'.
Removing unused module `\sky130_fd_sc_hd__or4bb_2'.
Removing unused module `\sky130_fd_sc_hd__or4bb_1'.
Removing unused module `\sky130_fd_sc_hd__or4bb'.
Removing unused module `\sky130_fd_sc_hd__or4b_4'.
Removing unused module `\sky130_fd_sc_hd__or4b_2'.
Removing unused module `\sky130_fd_sc_hd__or4b_1'.
Removing unused module `\sky130_fd_sc_hd__or4b'.
Removing unused module `\sky130_fd_sc_hd__or4_4'.
Removing unused module `\sky130_fd_sc_hd__or4_2'.
Removing unused module `\sky130_fd_sc_hd__or4_1'.
Removing unused module `\sky130_fd_sc_hd__or4'.
Removing unused module `\sky130_fd_sc_hd__or3b_4'.
Removing unused module `\sky130_fd_sc_hd__or3b_2'.
Removing unused module `\sky130_fd_sc_hd__or3b_1'.
Removing unused module `\sky130_fd_sc_hd__or3b'.
Removing unused module `\sky130_fd_sc_hd__or3_4'.
Removing unused module `\sky130_fd_sc_hd__or3_2'.
Removing unused module `\sky130_fd_sc_hd__or3_1'.
Removing unused module `\sky130_fd_sc_hd__or3'.
Removing unused module `\sky130_fd_sc_hd__or2b_4'.
Removing unused module `\sky130_fd_sc_hd__or2b_2'.
Removing unused module `\sky130_fd_sc_hd__or2b_1'.
Removing unused module `\sky130_fd_sc_hd__or2b'.
Removing unused module `\sky130_fd_sc_hd__or2_4'.
Removing unused module `\sky130_fd_sc_hd__or2_2'.
Removing unused module `\sky130_fd_sc_hd__or2_1'.
Removing unused module `\sky130_fd_sc_hd__or2_0'.
Removing unused module `\sky130_fd_sc_hd__or2'.
Removing unused module `\sky130_fd_sc_hd__o2111ai_4'.
Removing unused module `\sky130_fd_sc_hd__o2111ai_2'.
Removing unused module `\sky130_fd_sc_hd__o2111ai_1'.
Removing unused module `\sky130_fd_sc_hd__o2111ai'.
Removing unused module `\sky130_fd_sc_hd__o2111a_4'.
Removing unused module `\sky130_fd_sc_hd__o2111a_2'.
Removing unused module `\sky130_fd_sc_hd__o2111a_1'.
Removing unused module `\sky130_fd_sc_hd__o2111a'.
Removing unused module `\sky130_fd_sc_hd__o311ai_4'.
Removing unused module `\sky130_fd_sc_hd__o311ai_2'.
Removing unused module `\sky130_fd_sc_hd__o311ai_1'.
Removing unused module `\sky130_fd_sc_hd__o311ai_0'.
Removing unused module `\sky130_fd_sc_hd__o311ai'.
Removing unused module `\sky130_fd_sc_hd__o311a_4'.
Removing unused module `\sky130_fd_sc_hd__o311a_2'.
Removing unused module `\sky130_fd_sc_hd__o311a_1'.
Removing unused module `\sky130_fd_sc_hd__o311a'.
Removing unused module `\sky130_fd_sc_hd__o221ai_4'.
Removing unused module `\sky130_fd_sc_hd__o221ai_2'.
Removing unused module `\sky130_fd_sc_hd__o221ai_1'.
Removing unused module `\sky130_fd_sc_hd__o221ai'.
Removing unused module `\sky130_fd_sc_hd__o221a_4'.
Removing unused module `\sky130_fd_sc_hd__o221a_2'.
Removing unused module `\sky130_fd_sc_hd__o221a_1'.
Removing unused module `\sky130_fd_sc_hd__o221a'.
Removing unused module `\sky130_fd_sc_hd__o211ai_4'.
Removing unused module `\sky130_fd_sc_hd__o211ai_2'.
Removing unused module `\sky130_fd_sc_hd__o211ai_1'.
Removing unused module `\sky130_fd_sc_hd__o211ai'.
Removing unused module `\sky130_fd_sc_hd__o211a_4'.
Removing unused module `\sky130_fd_sc_hd__o211a_2'.
Removing unused module `\sky130_fd_sc_hd__o211a_1'.
Removing unused module `\sky130_fd_sc_hd__o211a'.
Removing unused module `\sky130_fd_sc_hd__o41ai_4'.
Removing unused module `\sky130_fd_sc_hd__o41ai_2'.
Removing unused module `\sky130_fd_sc_hd__o41ai_1'.
Removing unused module `\sky130_fd_sc_hd__o41ai'.
Removing unused module `\sky130_fd_sc_hd__o41a_4'.
Removing unused module `\sky130_fd_sc_hd__o41a_2'.
Removing unused module `\sky130_fd_sc_hd__o41a_1'.
Removing unused module `\sky130_fd_sc_hd__o41a'.
Removing unused module `\sky130_fd_sc_hd__o32ai_4'.
Removing unused module `\sky130_fd_sc_hd__o32ai_2'.
Removing unused module `\sky130_fd_sc_hd__o32ai_1'.
Removing unused module `\sky130_fd_sc_hd__o32ai'.
Removing unused module `\sky130_fd_sc_hd__o32a_4'.
Removing unused module `\sky130_fd_sc_hd__o32a_2'.
Removing unused module `\sky130_fd_sc_hd__o32a_1'.
Removing unused module `\sky130_fd_sc_hd__o32a'.
Removing unused module `\sky130_fd_sc_hd__o31ai_4'.
Removing unused module `\sky130_fd_sc_hd__o31ai_2'.
Removing unused module `\sky130_fd_sc_hd__o31ai_1'.
Removing unused module `\sky130_fd_sc_hd__o31ai'.
Removing unused module `\sky130_fd_sc_hd__o31a_4'.
Removing unused module `\sky130_fd_sc_hd__o31a_2'.
Removing unused module `\sky130_fd_sc_hd__o31a_1'.
Removing unused module `\sky130_fd_sc_hd__o31a'.
Removing unused module `\sky130_fd_sc_hd__o22ai_4'.
Removing unused module `\sky130_fd_sc_hd__o22ai_2'.
Removing unused module `\sky130_fd_sc_hd__o22ai_1'.
Removing unused module `\sky130_fd_sc_hd__o22ai'.
Removing unused module `\sky130_fd_sc_hd__o22a_4'.
Removing unused module `\sky130_fd_sc_hd__o22a_2'.
Removing unused module `\sky130_fd_sc_hd__o22a_1'.
Removing unused module `\sky130_fd_sc_hd__o22a'.
Removing unused module `\sky130_fd_sc_hd__o21bai_4'.
Removing unused module `\sky130_fd_sc_hd__o21bai_2'.
Removing unused module `\sky130_fd_sc_hd__o21bai_1'.
Removing unused module `\sky130_fd_sc_hd__o21bai'.
Removing unused module `\sky130_fd_sc_hd__o21ba_4'.
Removing unused module `\sky130_fd_sc_hd__o21ba_2'.
Removing unused module `\sky130_fd_sc_hd__o21ba_1'.
Removing unused module `\sky130_fd_sc_hd__o21ba'.
Removing unused module `\sky130_fd_sc_hd__o21ai_4'.
Removing unused module `\sky130_fd_sc_hd__o21ai_2'.
Removing unused module `\sky130_fd_sc_hd__o21ai_1'.
Removing unused module `\sky130_fd_sc_hd__o21ai_0'.
Removing unused module `\sky130_fd_sc_hd__o21ai'.
Removing unused module `\sky130_fd_sc_hd__o21a_4'.
Removing unused module `\sky130_fd_sc_hd__o21a_2'.
Removing unused module `\sky130_fd_sc_hd__o21a_1'.
Removing unused module `\sky130_fd_sc_hd__o21a'.
Removing unused module `\sky130_fd_sc_hd__o2bb2ai_4'.
Removing unused module `\sky130_fd_sc_hd__o2bb2ai_2'.
Removing unused module `\sky130_fd_sc_hd__o2bb2ai_1'.
Removing unused module `\sky130_fd_sc_hd__o2bb2ai'.
Removing unused module `\sky130_fd_sc_hd__o2bb2a_4'.
Removing unused module `\sky130_fd_sc_hd__o2bb2a_2'.
Removing unused module `\sky130_fd_sc_hd__o2bb2a_1'.
Removing unused module `\sky130_fd_sc_hd__o2bb2a'.
Removing unused module `\sky130_fd_sc_hd__nor4bb_4'.
Removing unused module `\sky130_fd_sc_hd__nor4bb_2'.
Removing unused module `\sky130_fd_sc_hd__nor4bb_1'.
Removing unused module `\sky130_fd_sc_hd__nor4bb'.
Removing unused module `\sky130_fd_sc_hd__nor4b_4'.
Removing unused module `\sky130_fd_sc_hd__nor4b_2'.
Removing unused module `\sky130_fd_sc_hd__nor4b_1'.
Removing unused module `\sky130_fd_sc_hd__nor4b'.
Removing unused module `\sky130_fd_sc_hd__nor4_4'.
Removing unused module `\sky130_fd_sc_hd__nor4_2'.
Removing unused module `\sky130_fd_sc_hd__nor4_1'.
Removing unused module `\sky130_fd_sc_hd__nor4'.
Removing unused module `\sky130_fd_sc_hd__nor3b_4'.
Removing unused module `\sky130_fd_sc_hd__nor3b_2'.
Removing unused module `\sky130_fd_sc_hd__nor3b_1'.
Removing unused module `\sky130_fd_sc_hd__nor3b'.
Removing unused module `\sky130_fd_sc_hd__nor3_4'.
Removing unused module `\sky130_fd_sc_hd__nor3_2'.
Removing unused module `\sky130_fd_sc_hd__nor3_1'.
Removing unused module `\sky130_fd_sc_hd__nor3'.
Removing unused module `\sky130_fd_sc_hd__nor2b_4'.
Removing unused module `\sky130_fd_sc_hd__nor2b_2'.
Removing unused module `\sky130_fd_sc_hd__nor2b_1'.
Removing unused module `\sky130_fd_sc_hd__nor2b'.
Removing unused module `\sky130_fd_sc_hd__nor2_8'.
Removing unused module `\sky130_fd_sc_hd__nor2_4'.
Removing unused module `\sky130_fd_sc_hd__nor2_2'.
Removing unused module `\sky130_fd_sc_hd__nor2_1'.
Removing unused module `\sky130_fd_sc_hd__nor2'.
Removing unused module `\sky130_fd_sc_hd__nand4bb_4'.
Removing unused module `\sky130_fd_sc_hd__nand4bb_2'.
Removing unused module `\sky130_fd_sc_hd__nand4bb_1'.
Removing unused module `\sky130_fd_sc_hd__nand4bb'.
Removing unused module `\sky130_fd_sc_hd__nand4b_4'.
Removing unused module `\sky130_fd_sc_hd__nand4b_2'.
Removing unused module `\sky130_fd_sc_hd__nand4b_1'.
Removing unused module `\sky130_fd_sc_hd__nand4b'.
Removing unused module `\sky130_fd_sc_hd__nand4_4'.
Removing unused module `\sky130_fd_sc_hd__nand4_2'.
Removing unused module `\sky130_fd_sc_hd__nand4_1'.
Removing unused module `\sky130_fd_sc_hd__nand4'.
Removing unused module `\sky130_fd_sc_hd__nand3b_4'.
Removing unused module `\sky130_fd_sc_hd__nand3b_2'.
Removing unused module `\sky130_fd_sc_hd__nand3b_1'.
Removing unused module `\sky130_fd_sc_hd__nand3b'.
Removing unused module `\sky130_fd_sc_hd__nand3_4'.
Removing unused module `\sky130_fd_sc_hd__nand3_2'.
Removing unused module `\sky130_fd_sc_hd__nand3_1'.
Removing unused module `\sky130_fd_sc_hd__nand3'.
Removing unused module `\sky130_fd_sc_hd__nand2b_4'.
Removing unused module `\sky130_fd_sc_hd__nand2b_2'.
Removing unused module `\sky130_fd_sc_hd__nand2b_1'.
Removing unused module `\sky130_fd_sc_hd__nand2b'.
Removing unused module `\sky130_fd_sc_hd__nand2_8'.
Removing unused module `\sky130_fd_sc_hd__nand2_4'.
Removing unused module `\sky130_fd_sc_hd__nand2_2'.
Removing unused module `\sky130_fd_sc_hd__nand2_1'.
Removing unused module `\sky130_fd_sc_hd__nand2'.
Removing unused module `\sky130_fd_sc_hd__mux4_4'.
Removing unused module `\sky130_fd_sc_hd__mux4_2'.
Removing unused module `\sky130_fd_sc_hd__mux4_1'.
Removing unused module `\sky130_fd_sc_hd__mux4'.
Removing unused module `\sky130_fd_sc_hd__mux2i_4'.
Removing unused module `\sky130_fd_sc_hd__mux2i_2'.
Removing unused module `\sky130_fd_sc_hd__mux2i_1'.
Removing unused module `\sky130_fd_sc_hd__mux2i'.
Removing unused module `\sky130_fd_sc_hd__mux2_8'.
Removing unused module `\sky130_fd_sc_hd__mux2_4'.
Removing unused module `\sky130_fd_sc_hd__mux2_2'.
Removing unused module `\sky130_fd_sc_hd__mux2_1'.
Removing unused module `\sky130_fd_sc_hd__mux2'.
Removing unused module `\sky130_fd_sc_hd__maj3_4'.
Removing unused module `\sky130_fd_sc_hd__maj3_2'.
Removing unused module `\sky130_fd_sc_hd__maj3_1'.
Removing unused module `\sky130_fd_sc_hd__maj3'.
Removing unused module `\sky130_fd_sc_hd__macro_sparecell'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_isobufsrc'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputisolatch'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso1p'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso1n'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso0p'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_inputiso0n'.
Removing unused module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Removing unused module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Removing unused module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Removing unused module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Removing unused module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Removing unused module `\sky130_fd_sc_hd__lpflow_decapkapwr'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkinvkapwr'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Removing unused module `\sky130_fd_sc_hd__lpflow_clkbufkapwr'.
Removing unused module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Removing unused module `\sky130_fd_sc_hd__inv_16'.
Removing unused module `\sky130_fd_sc_hd__inv_12'.
Removing unused module `\sky130_fd_sc_hd__inv_8'.
Removing unused module `\sky130_fd_sc_hd__inv_6'.
Removing unused module `\sky130_fd_sc_hd__inv_4'.
Removing unused module `\sky130_fd_sc_hd__inv_2'.
Removing unused module `\sky130_fd_sc_hd__inv_1'.
Removing unused module `\sky130_fd_sc_hd__inv'.
Removing unused module `\sky130_fd_sc_hd__ha_4'.
Removing unused module `\sky130_fd_sc_hd__ha_2'.
Removing unused module `\sky130_fd_sc_hd__ha_1'.
Removing unused module `\sky130_fd_sc_hd__ha'.
Removing unused module `\sky130_fd_sc_hd__fill_8'.
Removing unused module `\sky130_fd_sc_hd__fill_4'.
Removing unused module `\sky130_fd_sc_hd__fill_2'.
Removing unused module `\sky130_fd_sc_hd__fill_1'.
Removing unused module `\sky130_fd_sc_hd__fill'.
Removing unused module `\sky130_fd_sc_hd__fahcon_1'.
Removing unused module `\sky130_fd_sc_hd__fahcon'.
Removing unused module `\sky130_fd_sc_hd__fahcin_1'.
Removing unused module `\sky130_fd_sc_hd__fahcin'.
Removing unused module `\sky130_fd_sc_hd__fah_1'.
Removing unused module `\sky130_fd_sc_hd__fah'.
Removing unused module `\sky130_fd_sc_hd__fa_4'.
Removing unused module `\sky130_fd_sc_hd__fa_2'.
Removing unused module `\sky130_fd_sc_hd__fa_1'.
Removing unused module `\sky130_fd_sc_hd__fa'.
Removing unused module `\sky130_fd_sc_hd__einvp_8'.
Removing unused module `\sky130_fd_sc_hd__einvp_4'.
Removing unused module `\sky130_fd_sc_hd__einvp_2'.
Removing unused module `\sky130_fd_sc_hd__einvp_1'.
Removing unused module `\sky130_fd_sc_hd__einvp'.
Removing unused module `\sky130_fd_sc_hd__einvn_8'.
Removing unused module `\sky130_fd_sc_hd__einvn_4'.
Removing unused module `\sky130_fd_sc_hd__einvn_2'.
Removing unused module `\sky130_fd_sc_hd__einvn_1'.
Removing unused module `\sky130_fd_sc_hd__einvn_0'.
Removing unused module `\sky130_fd_sc_hd__einvn'.
Removing unused module `\sky130_fd_sc_hd__edfxtp_1'.
Removing unused module `\sky130_fd_sc_hd__edfxtp'.
Removing unused module `\sky130_fd_sc_hd__edfxbp_1'.
Removing unused module `\sky130_fd_sc_hd__edfxbp'.
Removing unused module `\sky130_fd_sc_hd__ebufn_8'.
Removing unused module `\sky130_fd_sc_hd__ebufn_4'.
Removing unused module `\sky130_fd_sc_hd__ebufn_1'.
Removing unused module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Removing unused module `\sky130_fd_sc_hd__dlymetal6s6s'.
Removing unused module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Removing unused module `\sky130_fd_sc_hd__dlymetal6s4s'.
Removing unused module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Removing unused module `\sky130_fd_sc_hd__dlymetal6s2s'.
Removing unused module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Removing unused module `\sky130_fd_sc_hd__dlygate4sd3'.
Removing unused module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Removing unused module `\sky130_fd_sc_hd__dlygate4sd2'.
Removing unused module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Removing unused module `\sky130_fd_sc_hd__dlygate4sd1'.
Removing unused module `\sky130_fd_sc_hd__dlxtp_1'.
Removing unused module `\sky130_fd_sc_hd__dlxtp'.
Removing unused module `\sky130_fd_sc_hd__dlxtn_4'.
Removing unused module `\sky130_fd_sc_hd__dlxtn_2'.
Removing unused module `\sky130_fd_sc_hd__dlxtn_1'.
Removing unused module `\sky130_fd_sc_hd__dlxtn'.
Removing unused module `\sky130_fd_sc_hd__dlxbp_1'.
Removing unused module `\sky130_fd_sc_hd__dlxbp'.
Removing unused module `\sky130_fd_sc_hd__dlxbn_2'.
Removing unused module `\sky130_fd_sc_hd__dlxbn_1'.
Removing unused module `\sky130_fd_sc_hd__dlxbn'.
Removing unused module `\sky130_fd_sc_hd__dlrtp_4'.
Removing unused module `\sky130_fd_sc_hd__dlrtp_2'.
Removing unused module `\sky130_fd_sc_hd__dlrtp_1'.
Removing unused module `\sky130_fd_sc_hd__dlrtp'.
Removing unused module `\sky130_fd_sc_hd__dlrtn_4'.
Removing unused module `\sky130_fd_sc_hd__dlrtn_2'.
Removing unused module `\sky130_fd_sc_hd__dlrtn_1'.
Removing unused module `\sky130_fd_sc_hd__dlrtn'.
Removing unused module `\sky130_fd_sc_hd__dlrbp_2'.
Removing unused module `\sky130_fd_sc_hd__dlrbp_1'.
Removing unused module `\sky130_fd_sc_hd__dlrbp'.
Removing unused module `\sky130_fd_sc_hd__dlrbn_2'.
Removing unused module `\sky130_fd_sc_hd__dlrbn_1'.
Removing unused module `\sky130_fd_sc_hd__dlrbn'.
Removing unused module `\sky130_fd_sc_hd__dlclkp_4'.
Removing unused module `\sky130_fd_sc_hd__dlclkp_2'.
Removing unused module `\sky130_fd_sc_hd__dlclkp_1'.
Removing unused module `\sky130_fd_sc_hd__dlclkp'.
Removing unused module `\sky130_fd_sc_hd__diode_2'.
Removing unused module `\sky130_fd_sc_hd__diode'.
Removing unused module `\sky130_fd_sc_hd__dfxtp_4'.
Removing unused module `\sky130_fd_sc_hd__dfxtp_2'.
Removing unused module `\sky130_fd_sc_hd__dfxtp_1'.
Removing unused module `\sky130_fd_sc_hd__dfxtp'.
Removing unused module `\sky130_fd_sc_hd__dfxbp_2'.
Removing unused module `\sky130_fd_sc_hd__dfxbp_1'.
Removing unused module `\sky130_fd_sc_hd__dfxbp'.
Removing unused module `\sky130_fd_sc_hd__dfstp_4'.
Removing unused module `\sky130_fd_sc_hd__dfstp_2'.
Removing unused module `\sky130_fd_sc_hd__dfstp_1'.
Removing unused module `\sky130_fd_sc_hd__dfstp'.
Removing unused module `\sky130_fd_sc_hd__dfsbp_2'.
Removing unused module `\sky130_fd_sc_hd__dfsbp_1'.
Removing unused module `\sky130_fd_sc_hd__dfsbp'.
Removing unused module `\sky130_fd_sc_hd__dfrtp_4'.
Removing unused module `\sky130_fd_sc_hd__dfrtp_2'.
Removing unused module `\sky130_fd_sc_hd__dfrtp_1'.
Removing unused module `\sky130_fd_sc_hd__dfrtp'.
Removing unused module `\sky130_fd_sc_hd__dfrtn_1'.
Removing unused module `\sky130_fd_sc_hd__dfrtn'.
Removing unused module `\sky130_fd_sc_hd__dfrbp_2'.
Removing unused module `\sky130_fd_sc_hd__dfrbp_1'.
Removing unused module `\sky130_fd_sc_hd__dfrbp'.
Removing unused module `\sky130_fd_sc_hd__dfbbp_1'.
Removing unused module `\sky130_fd_sc_hd__dfbbp'.
Removing unused module `\sky130_fd_sc_hd__dfbbn_2'.
Removing unused module `\sky130_fd_sc_hd__dfbbn_1'.
Removing unused module `\sky130_fd_sc_hd__dfbbn'.
Removing unused module `\sky130_fd_sc_hd__decap_12'.
Removing unused module `\sky130_fd_sc_hd__decap_8'.
Removing unused module `\sky130_fd_sc_hd__decap_6'.
Removing unused module `\sky130_fd_sc_hd__decap_4'.
Removing unused module `\sky130_fd_sc_hd__decap_3'.
Removing unused module `\sky130_fd_sc_hd__decap'.
Removing unused module `\sky130_fd_sc_hd__conb_1'.
Removing unused module `\sky130_fd_sc_hd__conb'.
Removing unused module `\sky130_fd_sc_hd__clkinvlp_4'.
Removing unused module `\sky130_fd_sc_hd__clkinvlp_2'.
Removing unused module `\sky130_fd_sc_hd__clkinvlp'.
Removing unused module `\sky130_fd_sc_hd__clkinv_16'.
Removing unused module `\sky130_fd_sc_hd__clkinv_8'.
Removing unused module `\sky130_fd_sc_hd__clkinv_4'.
Removing unused module `\sky130_fd_sc_hd__clkinv_2'.
Removing unused module `\sky130_fd_sc_hd__clkinv_1'.
Removing unused module `\sky130_fd_sc_hd__clkinv'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s50'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s25'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s18'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Removing unused module `\sky130_fd_sc_hd__clkdlybuf4s15'.
Removing unused module `\sky130_fd_sc_hd__clkbuf_16'.
Removing unused module `\sky130_fd_sc_hd__clkbuf_8'.
Removing unused module `\sky130_fd_sc_hd__clkbuf_4'.
Removing unused module `\sky130_fd_sc_hd__clkbuf_2'.
Removing unused module `\sky130_fd_sc_hd__clkbuf_1'.
Removing unused module `\sky130_fd_sc_hd__clkbuf'.
Removing unused module `\sky130_fd_sc_hd__bufinv_16'.
Removing unused module `\sky130_fd_sc_hd__bufinv_8'.
Removing unused module `\sky130_fd_sc_hd__bufinv'.
Removing unused module `\sky130_fd_sc_hd__bufbuf_16'.
Removing unused module `\sky130_fd_sc_hd__bufbuf_8'.
Removing unused module `\sky130_fd_sc_hd__bufbuf'.
Removing unused module `\sky130_fd_sc_hd__buf_16'.
Removing unused module `\sky130_fd_sc_hd__buf_12'.
Removing unused module `\sky130_fd_sc_hd__buf_8'.
Removing unused module `\sky130_fd_sc_hd__buf_6'.
Removing unused module `\sky130_fd_sc_hd__buf_4'.
Removing unused module `\sky130_fd_sc_hd__buf_2'.
Removing unused module `\sky130_fd_sc_hd__buf_1'.
Removing unused module `\sky130_fd_sc_hd__buf'.
Removing unused module `\sky130_fd_sc_hd__and4bb_4'.
Removing unused module `\sky130_fd_sc_hd__and4bb_2'.
Removing unused module `\sky130_fd_sc_hd__and4bb_1'.
Removing unused module `\sky130_fd_sc_hd__and4bb'.
Removing unused module `\sky130_fd_sc_hd__and4b_4'.
Removing unused module `\sky130_fd_sc_hd__and4b_2'.
Removing unused module `\sky130_fd_sc_hd__and4b_1'.
Removing unused module `\sky130_fd_sc_hd__and4b'.
Removing unused module `\sky130_fd_sc_hd__and4_4'.
Removing unused module `\sky130_fd_sc_hd__and4_2'.
Removing unused module `\sky130_fd_sc_hd__and4_1'.
Removing unused module `\sky130_fd_sc_hd__and4'.
Removing unused module `\sky130_fd_sc_hd__and3b_4'.
Removing unused module `\sky130_fd_sc_hd__and3b_2'.
Removing unused module `\sky130_fd_sc_hd__and3b_1'.
Removing unused module `\sky130_fd_sc_hd__and3b'.
Removing unused module `\sky130_fd_sc_hd__and3_4'.
Removing unused module `\sky130_fd_sc_hd__and3_2'.
Removing unused module `\sky130_fd_sc_hd__and3_1'.
Removing unused module `\sky130_fd_sc_hd__and3'.
Removing unused module `\sky130_fd_sc_hd__and2b_4'.
Removing unused module `\sky130_fd_sc_hd__and2b_2'.
Removing unused module `\sky130_fd_sc_hd__and2b_1'.
Removing unused module `\sky130_fd_sc_hd__and2b'.
Removing unused module `\sky130_fd_sc_hd__and2_4'.
Removing unused module `\sky130_fd_sc_hd__and2_2'.
Removing unused module `\sky130_fd_sc_hd__and2_1'.
Removing unused module `\sky130_fd_sc_hd__and2_0'.
Removing unused module `\sky130_fd_sc_hd__and2'.
Removing unused module `\sky130_fd_sc_hd__a2111oi_4'.
Removing unused module `\sky130_fd_sc_hd__a2111oi_2'.
Removing unused module `\sky130_fd_sc_hd__a2111oi_1'.
Removing unused module `\sky130_fd_sc_hd__a2111oi_0'.
Removing unused module `\sky130_fd_sc_hd__a2111oi'.
Removing unused module `\sky130_fd_sc_hd__a2111o_4'.
Removing unused module `\sky130_fd_sc_hd__a2111o_2'.
Removing unused module `\sky130_fd_sc_hd__a2111o_1'.
Removing unused module `\sky130_fd_sc_hd__a2111o'.
Removing unused module `\sky130_fd_sc_hd__a311oi_4'.
Removing unused module `\sky130_fd_sc_hd__a311oi_2'.
Removing unused module `\sky130_fd_sc_hd__a311oi_1'.
Removing unused module `\sky130_fd_sc_hd__a311oi'.
Removing unused module `\sky130_fd_sc_hd__a311o_4'.
Removing unused module `\sky130_fd_sc_hd__a311o_2'.
Removing unused module `\sky130_fd_sc_hd__a311o_1'.
Removing unused module `\sky130_fd_sc_hd__a311o'.
Removing unused module `\sky130_fd_sc_hd__a222oi_1'.
Removing unused module `\sky130_fd_sc_hd__a222oi'.
Removing unused module `\sky130_fd_sc_hd__a221oi_4'.
Removing unused module `\sky130_fd_sc_hd__a221oi_2'.
Removing unused module `\sky130_fd_sc_hd__a221oi_1'.
Removing unused module `\sky130_fd_sc_hd__a221oi'.
Removing unused module `\sky130_fd_sc_hd__a221o_4'.
Removing unused module `\sky130_fd_sc_hd__a221o_2'.
Removing unused module `\sky130_fd_sc_hd__a221o_1'.
Removing unused module `\sky130_fd_sc_hd__a221o'.
Removing unused module `\sky130_fd_sc_hd__a211oi_4'.
Removing unused module `\sky130_fd_sc_hd__a211oi_2'.
Removing unused module `\sky130_fd_sc_hd__a211oi_1'.
Removing unused module `\sky130_fd_sc_hd__a211oi'.
Removing unused module `\sky130_fd_sc_hd__a211o_4'.
Removing unused module `\sky130_fd_sc_hd__a211o_2'.
Removing unused module `\sky130_fd_sc_hd__a211o_1'.
Removing unused module `\sky130_fd_sc_hd__a211o'.
Removing unused module `\sky130_fd_sc_hd__a41oi_4'.
Removing unused module `\sky130_fd_sc_hd__a41oi_2'.
Removing unused module `\sky130_fd_sc_hd__a41oi_1'.
Removing unused module `\sky130_fd_sc_hd__a41oi'.
Removing unused module `\sky130_fd_sc_hd__a41o_4'.
Removing unused module `\sky130_fd_sc_hd__a41o_2'.
Removing unused module `\sky130_fd_sc_hd__a41o_1'.
Removing unused module `\sky130_fd_sc_hd__a41o'.
Removing unused module `\sky130_fd_sc_hd__a32oi_4'.
Removing unused module `\sky130_fd_sc_hd__a32oi_2'.
Removing unused module `\sky130_fd_sc_hd__a32oi_1'.
Removing unused module `\sky130_fd_sc_hd__a32oi'.
Removing unused module `\sky130_fd_sc_hd__a32o_4'.
Removing unused module `\sky130_fd_sc_hd__a32o_2'.
Removing unused module `\sky130_fd_sc_hd__a32o_1'.
Removing unused module `\sky130_fd_sc_hd__a32o'.
Removing unused module `\sky130_fd_sc_hd__a31oi_4'.
Removing unused module `\sky130_fd_sc_hd__a31oi_2'.
Removing unused module `\sky130_fd_sc_hd__a31oi_1'.
Removing unused module `\sky130_fd_sc_hd__a31oi'.
Removing unused module `\sky130_fd_sc_hd__a31o_4'.
Removing unused module `\sky130_fd_sc_hd__a31o_2'.
Removing unused module `\sky130_fd_sc_hd__a31o_1'.
Removing unused module `\sky130_fd_sc_hd__a31o'.
Removing unused module `\sky130_fd_sc_hd__a22oi_4'.
Removing unused module `\sky130_fd_sc_hd__a22oi_2'.
Removing unused module `\sky130_fd_sc_hd__a22oi_1'.
Removing unused module `\sky130_fd_sc_hd__a22oi'.
Removing unused module `\sky130_fd_sc_hd__a22o_4'.
Removing unused module `\sky130_fd_sc_hd__a22o_2'.
Removing unused module `\sky130_fd_sc_hd__a22o_1'.
Removing unused module `\sky130_fd_sc_hd__a22o'.
Removing unused module `\sky130_fd_sc_hd__a21oi_4'.
Removing unused module `\sky130_fd_sc_hd__a21oi_2'.
Removing unused module `\sky130_fd_sc_hd__a21oi_1'.
Removing unused module `\sky130_fd_sc_hd__a21oi'.
Removing unused module `\sky130_fd_sc_hd__a21o_4'.
Removing unused module `\sky130_fd_sc_hd__a21o_2'.
Removing unused module `\sky130_fd_sc_hd__a21o_1'.
Removing unused module `\sky130_fd_sc_hd__a21o'.
Removing unused module `\sky130_fd_sc_hd__a21boi_4'.
Removing unused module `\sky130_fd_sc_hd__a21boi_2'.
Removing unused module `\sky130_fd_sc_hd__a21boi_1'.
Removing unused module `\sky130_fd_sc_hd__a21boi_0'.
Removing unused module `\sky130_fd_sc_hd__a21boi'.
Removing unused module `\sky130_fd_sc_hd__a21bo_4'.
Removing unused module `\sky130_fd_sc_hd__a21bo_2'.
Removing unused module `\sky130_fd_sc_hd__a21bo_1'.
Removing unused module `\sky130_fd_sc_hd__a21bo'.
Removing unused module `\sky130_fd_sc_hd__a2bb2oi_4'.
Removing unused module `\sky130_fd_sc_hd__a2bb2oi_2'.
Removing unused module `\sky130_fd_sc_hd__a2bb2oi_1'.
Removing unused module `\sky130_fd_sc_hd__a2bb2oi'.
Removing unused module `\sky130_fd_sc_hd__a2bb2o_4'.
Removing unused module `\sky130_fd_sc_hd__a2bb2o_2'.
Removing unused module `\sky130_fd_sc_hd__a2bb2o_1'.
Removing unused module `\sky130_fd_sc_hd__a2bb2o'.
Removed 596 unused modules.

5. Executing TRIBUF pass.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \buff_chain
Used module:     \sky130_fd_sc_hd__ebufn_2
Used module:         \sky130_fd_sc_hd__ebufn

6.2. Analyzing design hierarchy..
Top module:  \buff_chain
Used module:     \sky130_fd_sc_hd__ebufn_2
Used module:         \sky130_fd_sc_hd__ebufn
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).

11. Executing PROC_ARST pass (detect async resets in processes).

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

13. Executing PROC_MUX pass (convert decision trees to multiplexers).

14. Executing PROC_DLATCH pass (convert process syncs to latches).

15. Executing PROC_DFF pass (convert process syncs to FFs).

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module sky130_fd_sc_hd__ebufn_2.
Optimizing module buff_chain.
Optimizing module sky130_fd_sc_hd__ebufn.

19. Executing FLATTEN pass (flatten design).
Deleting now unused module sky130_fd_sc_hd__ebufn_2.
Deleting now unused module sky130_fd_sc_hd__ebufn.
<suppressed ~6 debug messages>

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.
<suppressed ~5 debug messages>

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..
Removed 5 unused cells and 25 unused wires.
<suppressed ~16 debug messages>

22. Executing CHECK pass (checking for obvious problems).
Checking module buff_chain...
Found and reported 0 problems.

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \buff_chain..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \buff_chain.
Performed a total of 0 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

23.6. Executing OPT_DFF pass (perform DFF optimizations).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

23.9. Finished OPT passes. (There is nothing left to do.)

24. Executing FSM pass (extract and optimize FSM).

24.1. Executing FSM_DETECT pass (finding FSMs in design).

24.2. Executing FSM_EXTRACT pass (extracting FSM from design).

24.3. Executing FSM_OPT pass (simple optimizations of FSMs).

24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

24.5. Executing FSM_OPT pass (simple optimizations of FSMs).

24.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

24.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

24.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25. Executing OPT pass (performing simple optimizations).

25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \buff_chain..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \buff_chain.
Performed a total of 0 changes.

25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

25.6. Executing OPT_DFF pass (perform DFF optimizations).

25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

25.9. Finished OPT passes. (There is nothing left to do.)

26. Executing WREDUCE pass (reducing word size of cells).

27. Executing PEEPOPT pass (run peephole optimizers).

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

29. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module buff_chain:
  created 0 $alu and 0 $macc cells.

30. Executing SHARE pass (SAT-based resource sharing).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \buff_chain..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \buff_chain.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

31.9. Finished OPT passes. (There is nothing left to do.)

32. Executing MEMORY pass.

32.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

32.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

32.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

32.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

32.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

32.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

32.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

32.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

32.10. Executing MEMORY_COLLECT pass (generating $mem cells).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

34.3. Executing OPT_DFF pass (perform DFF optimizations).

34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

34.5. Finished fast OPT passes.

35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \buff_chain..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \buff_chain.
Performed a total of 0 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

36.6. Executing OPT_SHARE pass.

36.7. Executing OPT_DFF pass (perform DFF optimizations).

36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

36.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

36.10. Finished OPT passes. (There is nothing left to do.)

37. Executing TECHMAP pass (map to technology primitives).

37.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

37.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $tribuf.
No more expansions possible.
<suppressed ~78 debug messages>

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

38.3. Executing OPT_DFF pass (perform DFF optimizations).

38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

38.5. Finished fast OPT passes.

39. Executing ABC pass (technology mapping using ABC).

39.1. Extracting gate netlist of module `\buff_chain' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

40.5. Finished fast OPT passes.

41. Executing HIERARCHY pass (managing design hierarchy).

41.1. Analyzing design hierarchy..
Top module:  \buff_chain

41.2. Analyzing design hierarchy..
Top module:  \buff_chain
Removed 0 unused modules.

42. Printing statistics.

=== buff_chain ===

   Number of wires:                 68
   Number of wire bits:             68
   Number of public wires:          68
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_TBUF_                         5

43. Executing CHECK pass (checking for obvious problems).
Checking module buff_chain...
Found and reported 0 problems.

44. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/buffer_chain/runs/RUN_2023.05.14_23.26.21/tmp/synthesis/post_techmap.dot'.
Dumping module buff_chain to page 1.

45. Executing SHARE pass (SAT-based resource sharing).

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

46.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \buff_chain..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

46.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \buff_chain.
Performed a total of 0 changes.

46.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\buff_chain'.
Removed a total of 0 cells.

46.6. Executing OPT_DFF pass (perform DFF optimizations).

46.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..

46.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module buff_chain.

46.9. Finished OPT passes. (There is nothing left to do.)

47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..
Removed 0 unused cells and 60 unused wires.
<suppressed ~60 debug messages>

48. Printing statistics.

=== buff_chain ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_TBUF_                         5

mapping tbuf

49. Executing TECHMAP pass (map to technology primitives).

49.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

49.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~8 debug messages>

50. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping buff_chain.$techmap$auto$simplemap.cc:300:simplemap_tribuf$670.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$672 ($not).
Mapping buff_chain.$techmap$auto$simplemap.cc:300:simplemap_tribuf$669.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$672 ($not).
Mapping buff_chain.$techmap$auto$simplemap.cc:300:simplemap_tribuf$668.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$672 ($not).
Mapping buff_chain.$techmap$auto$simplemap.cc:300:simplemap_tribuf$667.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$672 ($not).
Mapping buff_chain.$techmap$auto$simplemap.cc:300:simplemap_tribuf$666.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$672 ($not).

51. Executing TECHMAP pass (map to technology primitives).

51.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

52. Executing SIMPLEMAP pass (map simple cells to gate primitives).

53. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

53.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\buff_chain':

54. Printing statistics.

=== buff_chain ===

   Number of wires:                 28
   Number of wire bits:             28
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $_NOT_                          5
     sky130_fd_sc_hd__ebufn_2        5

[INFO]: USING STRATEGY AREA 0

55. Executing ABC pass (technology mapping using ABC).

55.1. Extracting gate netlist of module `\buff_chain' to `/tmp/yosys-abc-wrEqOE/input.blif'..
Extracted 5 gates and 6 wires to a netlist network with 1 inputs and 5 outputs.

55.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-wrEqOE/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-wrEqOE/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-wrEqOE/input.blif 
ABC: + read_lib -w /openlane/designs/buffer_chain/runs/RUN_2023.05.14_23.26.21/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/buffer_chain/runs/RUN_2023.05.14_23.26.21/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    9.54 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/buffer_chain/runs/RUN_2023.05.14_23.26.21/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/buffer_chain/runs/RUN_2023.05.14_23.26.21/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 10000 
ABC: Current delay (178.78 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      5 (100.0 %)   Cap = 31.6 ff ( 12.5 %)   Area =       18.77 (  0.0 %)   Delay =   178.78 ps  (100.0 %)               
ABC: Path  0 --       1 : 0    5 pi                     A =   0.00  Df =  75.5  -41.2 ps  S = 111.9 ps  Cin =  0.0 ff  Cout =  23.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       7 : 1    1 sky130_fd_sc_hd__inv_2 A =   3.75  Df = 178.8   -5.8 ps  S = 157.1 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 331.4 ff  G =  749  
ABC: Start-point = pi0 (\EN).  End-point = po0 ($techmap$auto$simplemap.cc:300:simplemap_tribuf$670.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$672_Y).
ABC: + print_stats -m 
ABC: netlist                       : i/o =    1/    5  lat =    0  nd =     5  edge =      5  area =18.75  delay = 1.00  lev = 1
ABC: + write_blif /tmp/yosys-abc-wrEqOE/output.blif 

55.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        5
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        5
Removing temp directory.

56. Executing SETUNDEF pass (replace undef values with defined constants).

57. Executing HILOMAP pass (mapping to constant drivers).

58. Executing SPLITNETS pass (splitting up multi-bit signals).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \buff_chain..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

60. Executing INSBUF pass (insert buffer cells for connected wires).

61. Executing CHECK pass (checking for obvious problems).
Checking module buff_chain...
Warning: Wire buff_chain.\OUT is used but has no driver.
Found and reported 1 problems.

62. Printing statistics.

=== buff_chain ===

   Number of wires:                 13
   Number of wire bits:             13
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     sky130_fd_sc_hd__ebufn_2        5
     sky130_fd_sc_hd__inv_2          5

   Chip area for module '\buff_chain': 75.072000

63. Executing Verilog backend.
Dumping module `\buff_chain'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: ed65c8840e, CPU: user 0.74s system 0.04s, MEM: 34.16 MB peak
Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)
Time spent: 34% 7x read_verilog (0 sec), 24% 2x abc (0 sec), ...
