[13:43:02.940] <TB1>     INFO: *** Welcome to pxar ***
[13:43:02.940] <TB1>     INFO: *** Today: 2016/05/05
[13:43:02.947] <TB1>     INFO: *** Version: b2a7-dirty
[13:43:02.947] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:02.948] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:02.948] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:02.948] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:03.027] <TB1>     INFO:         clk: 4
[13:43:03.027] <TB1>     INFO:         ctr: 4
[13:43:03.027] <TB1>     INFO:         sda: 19
[13:43:03.027] <TB1>     INFO:         tin: 9
[13:43:03.027] <TB1>     INFO:         level: 15
[13:43:03.027] <TB1>     INFO:         triggerdelay: 0
[13:43:03.027] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:43:03.027] <TB1>     INFO: Log level: DEBUG
[13:43:03.038] <TB1>     INFO: Found DTB DTB_WRECOM
[13:43:03.047] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:43:03.050] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:43:03.053] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:04.613] <TB1>     INFO: DUT info: 
[13:43:04.613] <TB1>     INFO: The DUT currently contains the following objects:
[13:43:04.613] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:04.613] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:04.613] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:04.613] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:04.613] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.613] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:04.614] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:04.615] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:04.616] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:04.617] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:04.630] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32976896
[13:43:04.630] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24abf90
[13:43:04.630] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2422770
[13:43:04.630] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f66a5d94010
[13:43:04.630] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f66abfff510
[13:43:04.630] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33042432 fPxarMemory = 0x7f66a5d94010
[13:43:04.631] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[13:43:04.632] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[13:43:04.632] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:43:04.632] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:05.033] <TB1>     INFO: enter 'restricted' command line mode
[13:43:05.033] <TB1>     INFO: enter test to run
[13:43:05.033] <TB1>     INFO:   test: FPIXTest no parameter change
[13:43:05.033] <TB1>     INFO:   running: fpixtest
[13:43:05.033] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:05.036] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:05.036] <TB1>     INFO: ######################################################################
[13:43:05.036] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:43:05.036] <TB1>     INFO: ######################################################################
[13:43:05.039] <TB1>     INFO: ######################################################################
[13:43:05.039] <TB1>     INFO: PixTestPretest::doTest()
[13:43:05.039] <TB1>     INFO: ######################################################################
[13:43:05.042] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:05.042] <TB1>     INFO:    PixTestPretest::programROC() 
[13:43:05.042] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:23.059] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:23.060] <TB1>     INFO: IA differences per ROC:  16.9 18.5 18.5 18.5 17.7 19.3 19.3 19.3 18.5 17.7 17.7 17.7 18.5 18.5 18.5 19.3
[13:43:23.126] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:23.126] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:23.126] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:23.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:43:23.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.5188 mA
[13:43:23.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  93 Ia 24.7188 mA
[13:43:23.530] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  90 Ia 23.9188 mA
[13:43:23.631] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.1188 mA
[13:43:23.732] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  83 Ia 24.7188 mA
[13:43:23.833] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 23.9188 mA
[13:43:23.934] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[13:43:24.035] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[13:43:24.136] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[13:43:24.238] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.1188 mA
[13:43:24.338] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  83 Ia 24.7188 mA
[13:43:24.439] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 23.9188 mA
[13:43:24.541] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.1188 mA
[13:43:24.643] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  83 Ia 24.7188 mA
[13:43:24.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 23.9188 mA
[13:43:24.845] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.7188 mA
[13:43:24.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  75 Ia 23.9188 mA
[13:43:25.048] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.7188 mA
[13:43:25.149] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 23.9188 mA
[13:43:25.250] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[13:43:25.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[13:43:25.452] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[13:43:25.553] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[13:43:25.655] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[13:43:25.756] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 23.9188 mA
[13:43:25.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[13:43:25.959] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 23.9188 mA
[13:43:26.060] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.5188 mA
[13:43:26.161] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  93 Ia 25.5188 mA
[13:43:26.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 23.9188 mA
[13:43:26.363] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[13:43:26.464] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.3188 mA
[13:43:26.565] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  88 Ia 24.7188 mA
[13:43:26.666] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  85 Ia 24.7188 mA
[13:43:26.767] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  82 Ia 23.9188 mA
[13:43:26.869] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[13:43:26.970] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 23.9188 mA
[13:43:27.072] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.1188 mA
[13:43:27.173] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  83 Ia 25.5188 mA
[13:43:27.273] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  75 Ia 22.3188 mA
[13:43:27.374] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 25.5188 mA
[13:43:27.475] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  77 Ia 23.1188 mA
[13:43:27.576] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  82 Ia 24.7188 mA
[13:43:27.677] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  79 Ia 23.9188 mA
[13:43:27.706] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  90
[13:43:27.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[13:43:27.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:43:27.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[13:43:27.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[13:43:27.707] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  75
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  88
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  83
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  82
[13:43:27.708] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  83
[13:43:27.709] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  79
[13:43:29.535] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[13:43:29.535] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  20.1  20.1  19.3  19.3  20.1  19.3  19.3
[13:43:29.571] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:29.571] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:43:29.571] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:29.706] <TB1>     INFO: Expecting 231680 events.
[13:43:37.822] <TB1>     INFO: 231680 events read in total (7399ms).
[13:43:37.978] <TB1>     INFO: Test took 8404ms.
[13:43:38.183] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 87 and Delta(CalDel) = 59
[13:43:38.187] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 86 and Delta(CalDel) = 62
[13:43:38.190] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:43:38.194] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 73 and Delta(CalDel) = 67
[13:43:38.197] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 67
[13:43:38.201] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 119 and Delta(CalDel) = 60
[13:43:38.204] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 61
[13:43:38.208] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:43:38.211] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 90 and Delta(CalDel) = 66
[13:43:38.215] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 96 and Delta(CalDel) = 69
[13:43:38.218] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:43:38.222] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 82 and Delta(CalDel) = 65
[13:43:38.225] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:43:38.229] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 124 and Delta(CalDel) = 64
[13:43:38.232] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 60
[13:43:38.236] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 65
[13:43:38.278] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:43:38.315] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:38.315] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:43:38.315] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:38.450] <TB1>     INFO: Expecting 231680 events.
[13:43:46.155] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:43:46.158] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[13:43:46.564] <TB1>     INFO: 231680 events read in total (7399ms).
[13:43:46.569] <TB1>     INFO: Test took 8251ms.
[13:43:46.594] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:43:46.905] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[13:43:46.908] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[13:43:46.912] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 177 +/- 33
[13:43:46.916] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 34
[13:43:46.919] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28.5
[13:43:46.923] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:43:46.926] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[13:43:46.930] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 33
[13:43:46.934] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 178 +/- 34
[13:43:46.938] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30
[13:43:46.941] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 166 +/- 33
[13:43:46.945] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 31.5
[13:43:46.948] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[13:43:46.952] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 30.5
[13:43:46.956] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[13:43:46.990] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:43:46.990] <TB1>     INFO: CalDel:      129   140   138   177   166   134   141   140   166   178   140   166   136   147   147   144
[13:43:46.990] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:43:46.994] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C0.dat
[13:43:46.994] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C1.dat
[13:43:46.995] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C2.dat
[13:43:46.995] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C3.dat
[13:43:46.995] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C4.dat
[13:43:46.995] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C5.dat
[13:43:46.995] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C6.dat
[13:43:46.995] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C7.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C8.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C9.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C10.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C11.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C12.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C13.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C14.dat
[13:43:46.996] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:46.996] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:43:46.997] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:46.997] <TB1>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[13:43:46.997] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:43:47.086] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:43:47.086] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:43:47.086] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:43:47.086] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:43:47.088] <TB1>     INFO: ######################################################################
[13:43:47.088] <TB1>     INFO: PixTestTiming::doTest()
[13:43:47.088] <TB1>     INFO: ######################################################################
[13:43:47.089] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:47.089] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:43:47.089] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:47.089] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:43:48.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:43:51.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:43:53.531] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:43:55.804] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:43:58.077] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:00.350] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:44:02.623] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:44:04.897] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:44:06.416] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:07.936] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:09.455] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:10.975] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:12.496] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:14.016] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:15.536] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:17.055] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:18.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:20.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:21.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:23.137] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:24.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:26.176] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:27.701] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:44:29.221] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:44:30.744] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:44:32.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:44:33.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:44:35.317] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:44:36.840] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:44:38.371] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:44:39.900] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:44:41.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:44:42.948] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:44:44.480] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:44:45.001] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:44:47.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:44:49.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:44:50.561] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:44:52.081] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:44:53.605] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:44:55.125] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:44:56.645] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:44:58.166] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:44:59.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:01.209] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:02.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:04.295] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:05.817] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:08.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:10.365] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:12.645] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:14.924] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:17.203] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:19.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:45:21.754] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:45:24.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:45:26.302] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:45:28.575] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:45:30.848] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:45:33.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:45:35.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:45:37.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:45:39.943] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:45:42.217] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:45:44.490] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:45:46.763] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:45:49.036] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:45:51.310] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:45:53.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:45:55.857] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:45:58.130] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:00.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:01.924] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:04.200] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:06.473] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:08.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:11.021] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:13.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:15.567] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:17.840] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:46:19.360] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:46:24.076] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:46:28.979] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:46:33.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:46:38.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:46:43.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:46:48.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:46:53.308] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:46:54.828] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:46:56.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:46:57.871] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:46:59.391] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:00.913] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:02.442] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:03.963] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:05.493] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:07.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:08.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:10.057] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:11.577] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:13.100] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:14.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:16.142] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:17.669] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:47:19.942] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:47:21.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:47:22.986] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:47:24.507] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:47:26.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:47:27.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:47:29.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:47:30.597] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:47:32.870] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:47:35.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:47:37.419] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:47:39.692] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:47:41.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:47:44.239] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:47:46.512] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:47:48.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:47:51.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:47:53.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:47:55.615] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:47:57.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:00.160] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:02.434] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:04.709] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:07.367] <TB1>     INFO: TBM Phase Settings: 236
[13:48:07.368] <TB1>     INFO: 400MHz Phase: 3
[13:48:07.368] <TB1>     INFO: 160MHz Phase: 7
[13:48:07.368] <TB1>     INFO: Functional Phase Area: 3
[13:48:07.371] <TB1>     INFO: Test took 260283 ms.
[13:48:07.371] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:48:07.371] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:07.371] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:48:07.371] <TB1>     INFO:    ----------------------------------------------------------------------
[13:48:07.371] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:48:08.512] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:48:11.913] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:48:15.689] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:48:19.466] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:48:23.242] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:48:27.017] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:48:30.793] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:48:34.578] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:48:36.102] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:48:39.319] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:48:43.097] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:48:46.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:48:50.649] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:48:54.425] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:48:58.013] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:49:01.602] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:49:03.121] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:49:04.641] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:49:06.914] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:49:08.434] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:49:09.954] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:49:12.228] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:49:14.501] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:49:16.775] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:49:18.295] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:49:19.814] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:49:22.087] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:49:24.361] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:49:26.634] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:49:28.908] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:49:31.182] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:49:33.455] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:49:34.975] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:49:36.494] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:49:38.767] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:49:41.041] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:49:43.315] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:49:45.591] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:49:47.868] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:49:50.146] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:49:51.667] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:49:53.187] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:49:55.460] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:49:57.734] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:50:00.007] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:50:02.285] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:50:04.560] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:50:06.833] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:50:08.353] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:50:09.873] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:50:11.392] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:50:12.912] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:50:14.431] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:50:15.954] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:50:17.473] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:50:18.996] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:50:20.516] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:50:22.036] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:50:23.558] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:50:25.078] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:50:26.597] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:50:28.117] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:50:29.636] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:50:31.539] <TB1>     INFO: ROC Delay Settings: 228
[13:50:31.539] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:50:31.539] <TB1>     INFO: ROC Port 0 Delay: 4
[13:50:31.539] <TB1>     INFO: ROC Port 1 Delay: 4
[13:50:31.539] <TB1>     INFO: Functional ROC Area: 3
[13:50:31.542] <TB1>     INFO: Test took 144171 ms.
[13:50:31.542] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:50:31.542] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:31.542] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:50:31.542] <TB1>     INFO:    ----------------------------------------------------------------------
[13:50:32.682] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4c38 4c38 4c38 4c38 4c38 4c38 4c38 4c38 e062 c000 a101 8040 4c3b 4c3b 4c3b 4c3b 4c3b 4c3b 4c3b 4c3b e062 c000 
[13:50:32.682] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4c38 4c38 4c38 4c38 4c38 4c38 4c38 4c38 e022 c000 a102 80b1 4c39 4c39 4c39 4c39 4c39 4c39 4c39 4c39 e022 c000 
[13:50:32.682] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4c38 4c38 4c38 4c38 4c38 4c38 4c38 4c38 e022 c000 a103 80c0 4c38 4c38 4c38 4c38 4c39 4c39 4c39 4c39 e022 c000 
[13:50:32.682] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:50:46.928] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:46.928] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:51:01.195] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:01.195] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:51:15.436] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:15.436] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:51:29.794] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:29.794] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:51:44.055] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:44.055] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:51:58.273] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:58.273] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:52:12.607] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:12.607] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:52:26.807] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:26.807] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:52:40.881] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:40.881] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:52:54.920] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:55.301] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:55.313] <TB1>     INFO: Decoding statistics:
[13:52:55.313] <TB1>     INFO:   General information:
[13:52:55.314] <TB1>     INFO: 	 16bit words read:         240000000
[13:52:55.314] <TB1>     INFO: 	 valid events total:       20000000
[13:52:55.314] <TB1>     INFO: 	 empty events:             20000000
[13:52:55.314] <TB1>     INFO: 	 valid events with pixels: 0
[13:52:55.314] <TB1>     INFO: 	 valid pixel hits:         0
[13:52:55.314] <TB1>     INFO:   Event errors: 	           0
[13:52:55.314] <TB1>     INFO: 	 start marker:             0
[13:52:55.314] <TB1>     INFO: 	 stop marker:              0
[13:52:55.314] <TB1>     INFO: 	 overflow:                 0
[13:52:55.314] <TB1>     INFO: 	 invalid 5bit words:       0
[13:52:55.314] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:52:55.314] <TB1>     INFO:   TBM errors: 		           0
[13:52:55.314] <TB1>     INFO: 	 flawed TBM headers:       0
[13:52:55.314] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:52:55.314] <TB1>     INFO: 	 event ID mismatches:      0
[13:52:55.314] <TB1>     INFO:   ROC errors: 		           0
[13:52:55.314] <TB1>     INFO: 	 missing ROC header(s):    0
[13:52:55.314] <TB1>     INFO: 	 misplaced readback start: 0
[13:52:55.314] <TB1>     INFO:   Pixel decoding errors:	   0
[13:52:55.314] <TB1>     INFO: 	 pixel data incomplete:    0
[13:52:55.314] <TB1>     INFO: 	 pixel address:            0
[13:52:55.314] <TB1>     INFO: 	 pulse height fill bit:    0
[13:52:55.314] <TB1>     INFO: 	 buffer corruption:        0
[13:52:55.314] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.314] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:52:55.314] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.314] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.314] <TB1>     INFO:    Read back bit status: 1
[13:52:55.314] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.314] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.314] <TB1>     INFO:    Timings are good!
[13:52:55.314] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.314] <TB1>     INFO: Test took 143772 ms.
[13:52:55.314] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:52:55.314] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:55.314] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:55.314] <TB1>     INFO: PixTestTiming::doTest took 548228 ms.
[13:52:55.314] <TB1>     INFO: PixTestTiming::doTest() done
[13:52:55.315] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:52:55.315] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:52:55.315] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:52:55.315] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:52:55.315] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:52:55.316] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:52:55.316] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:52:55.670] <TB1>     INFO: ######################################################################
[13:52:55.670] <TB1>     INFO: PixTestAlive::doTest()
[13:52:55.670] <TB1>     INFO: ######################################################################
[13:52:55.673] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.673] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:52:55.673] <TB1>     INFO:    ----------------------------------------------------------------------
[13:52:55.675] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:52:56.031] <TB1>     INFO: Expecting 41600 events.
[13:53:00.150] <TB1>     INFO: 41600 events read in total (3403ms).
[13:53:00.152] <TB1>     INFO: Test took 4477ms.
[13:53:00.160] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:00.160] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:53:00.160] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:53:00.534] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:53:00.534] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:00.534] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:00.537] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:00.537] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:00.537] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:00.539] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:00.884] <TB1>     INFO: Expecting 41600 events.
[13:53:03.841] <TB1>     INFO: 41600 events read in total (2242ms).
[13:53:03.841] <TB1>     INFO: Test took 3302ms.
[13:53:03.841] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:03.841] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:53:03.841] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:53:03.841] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:53:04.246] <TB1>     INFO: PixTestAlive::maskTest() done
[13:53:04.246] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:04.250] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:04.250] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:53:04.250] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:04.251] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:53:04.604] <TB1>     INFO: Expecting 41600 events.
[13:53:08.655] <TB1>     INFO: 41600 events read in total (3336ms).
[13:53:08.656] <TB1>     INFO: Test took 4405ms.
[13:53:08.664] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:08.664] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:53:08.664] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:53:09.039] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:53:09.039] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:53:09.040] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:53:09.040] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:53:09.048] <TB1>     INFO: ######################################################################
[13:53:09.048] <TB1>     INFO: PixTestTrim::doTest()
[13:53:09.048] <TB1>     INFO: ######################################################################
[13:53:09.051] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:09.051] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:53:09.051] <TB1>     INFO:    ----------------------------------------------------------------------
[13:53:09.129] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:53:09.129] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:53:09.148] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:09.148] <TB1>     INFO:     run 1 of 1
[13:53:09.148] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:09.492] <TB1>     INFO: Expecting 5025280 events.
[13:53:54.447] <TB1>     INFO: 1383296 events read in total (44240ms).
[13:54:38.205] <TB1>     INFO: 2749160 events read in total (87999ms).
[13:55:22.517] <TB1>     INFO: 4125512 events read in total (132311ms).
[13:55:51.469] <TB1>     INFO: 5025280 events read in total (161262ms).
[13:55:51.513] <TB1>     INFO: Test took 162365ms.
[13:55:51.576] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:51.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:53.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:54.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:55.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:57.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:58.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:00.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:01.605] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:02.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:04.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:05.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:07.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:08.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:09.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:11.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:12.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:14.183] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242651136
[13:56:14.186] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6958 minThrLimit = 91.6555 minThrNLimit = 115.256 -> result = 91.6958 -> 91
[13:56:14.186] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9952 minThrLimit = 88.8779 minThrNLimit = 117.257 -> result = 88.9952 -> 88
[13:56:14.187] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.014 minThrLimit = 101.013 minThrNLimit = 126.788 -> result = 101.014 -> 101
[13:56:14.187] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.7633 minThrLimit = 81.7426 minThrNLimit = 106.535 -> result = 81.7633 -> 81
[13:56:14.187] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.459 minThrLimit = 101.446 minThrNLimit = 122.092 -> result = 101.459 -> 101
[13:56:14.188] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2034 minThrLimit = 99.1819 minThrNLimit = 129.858 -> result = 99.2034 -> 99
[13:56:14.188] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.136 minThrLimit = 101.127 minThrNLimit = 129.534 -> result = 101.136 -> 101
[13:56:14.188] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.211 minThrLimit = 93.1269 minThrNLimit = 116.814 -> result = 93.211 -> 93
[13:56:14.189] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.089 minThrLimit = 83.0568 minThrNLimit = 106.499 -> result = 83.089 -> 83
[13:56:14.189] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8448 minThrLimit = 92.7918 minThrNLimit = 118.101 -> result = 92.8448 -> 92
[13:56:14.190] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0447 minThrLimit = 99.03 minThrNLimit = 124.923 -> result = 99.0447 -> 99
[13:56:14.190] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3857 minThrLimit = 86.3572 minThrNLimit = 107.303 -> result = 86.3857 -> 86
[13:56:14.190] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.4664 minThrLimit = 84.4506 minThrNLimit = 109.191 -> result = 84.4664 -> 84
[13:56:14.191] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.465 minThrLimit = 101.457 minThrNLimit = 126.126 -> result = 101.465 -> 101
[13:56:14.191] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8692 minThrLimit = 96.8467 minThrNLimit = 122.004 -> result = 96.8692 -> 96
[13:56:14.191] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9265 minThrLimit = 87.8665 minThrNLimit = 116.879 -> result = 87.9265 -> 87
[13:56:14.192] <TB1>     INFO: ROC 0 VthrComp = 91
[13:56:14.192] <TB1>     INFO: ROC 1 VthrComp = 88
[13:56:14.192] <TB1>     INFO: ROC 2 VthrComp = 101
[13:56:14.192] <TB1>     INFO: ROC 3 VthrComp = 81
[13:56:14.192] <TB1>     INFO: ROC 4 VthrComp = 101
[13:56:14.192] <TB1>     INFO: ROC 5 VthrComp = 99
[13:56:14.192] <TB1>     INFO: ROC 6 VthrComp = 101
[13:56:14.192] <TB1>     INFO: ROC 7 VthrComp = 93
[13:56:14.192] <TB1>     INFO: ROC 8 VthrComp = 83
[13:56:14.192] <TB1>     INFO: ROC 9 VthrComp = 92
[13:56:14.192] <TB1>     INFO: ROC 10 VthrComp = 99
[13:56:14.193] <TB1>     INFO: ROC 11 VthrComp = 86
[13:56:14.193] <TB1>     INFO: ROC 12 VthrComp = 84
[13:56:14.193] <TB1>     INFO: ROC 13 VthrComp = 101
[13:56:14.193] <TB1>     INFO: ROC 14 VthrComp = 96
[13:56:14.193] <TB1>     INFO: ROC 15 VthrComp = 87
[13:56:14.193] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:56:14.193] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:14.207] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:14.207] <TB1>     INFO:     run 1 of 1
[13:56:14.207] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:14.550] <TB1>     INFO: Expecting 5025280 events.
[13:56:50.496] <TB1>     INFO: 882872 events read in total (35231ms).
[13:57:25.931] <TB1>     INFO: 1764648 events read in total (70666ms).
[13:58:01.221] <TB1>     INFO: 2646048 events read in total (105956ms).
[13:58:36.155] <TB1>     INFO: 3518760 events read in total (140890ms).
[13:59:11.181] <TB1>     INFO: 4388088 events read in total (175916ms).
[13:59:36.945] <TB1>     INFO: 5025280 events read in total (201680ms).
[13:59:37.022] <TB1>     INFO: Test took 202815ms.
[13:59:37.202] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:37.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:39.231] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:40.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:42.567] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:44.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:45.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:47.606] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:49.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:50.963] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:52.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:54.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:55.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:57.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:59.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:01.018] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:02.679] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:04.333] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313991168
[14:00:04.336] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.7682 for pixel 8/79 mean/min/max = 45.3535/33.9292/56.7778
[14:00:04.337] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9352 for pixel 17/56 mean/min/max = 44.8511/34.5306/55.1717
[14:00:04.337] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.8451 for pixel 14/12 mean/min/max = 43.0568/31.2607/54.853
[14:00:04.338] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.5813 for pixel 1/79 mean/min/max = 44.3295/33.0445/55.6145
[14:00:04.338] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.5307 for pixel 17/3 mean/min/max = 45.8054/33.0258/58.585
[14:00:04.339] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.905 for pixel 0/3 mean/min/max = 43.8971/31.5799/56.2143
[14:00:04.339] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.5099 for pixel 14/75 mean/min/max = 43.6103/31.6534/55.5673
[14:00:04.339] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.4405 for pixel 0/5 mean/min/max = 45.7406/32.9217/58.5594
[14:00:04.340] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.5115 for pixel 51/0 mean/min/max = 43.7717/31.9485/55.5949
[14:00:04.340] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.9217 for pixel 25/2 mean/min/max = 47.1628/33.3387/60.9868
[14:00:04.341] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.5148 for pixel 11/17 mean/min/max = 43.2925/31.0299/55.5551
[14:00:04.341] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.6329 for pixel 18/2 mean/min/max = 44.435/32.2246/56.6455
[14:00:04.342] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.5159 for pixel 11/0 mean/min/max = 43.7708/32.5665/54.9751
[14:00:04.342] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 59.9178 for pixel 17/8 mean/min/max = 46.3241/32.355/60.2932
[14:00:04.342] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.6774 for pixel 11/79 mean/min/max = 44.2638/32.8033/55.7243
[14:00:04.343] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.1418 for pixel 17/69 mean/min/max = 43.3575/32.5112/54.2037
[14:00:04.343] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:00:04.476] <TB1>     INFO: Expecting 411648 events.
[14:00:12.119] <TB1>     INFO: 411648 events read in total (6924ms).
[14:00:12.125] <TB1>     INFO: Expecting 411648 events.
[14:00:19.766] <TB1>     INFO: 411648 events read in total (6973ms).
[14:00:19.775] <TB1>     INFO: Expecting 411648 events.
[14:00:27.406] <TB1>     INFO: 411648 events read in total (6971ms).
[14:00:27.419] <TB1>     INFO: Expecting 411648 events.
[14:00:34.946] <TB1>     INFO: 411648 events read in total (6872ms).
[14:00:34.959] <TB1>     INFO: Expecting 411648 events.
[14:00:42.520] <TB1>     INFO: 411648 events read in total (6897ms).
[14:00:42.535] <TB1>     INFO: Expecting 411648 events.
[14:00:50.164] <TB1>     INFO: 411648 events read in total (6967ms).
[14:00:50.182] <TB1>     INFO: Expecting 411648 events.
[14:00:57.844] <TB1>     INFO: 411648 events read in total (7009ms).
[14:00:57.867] <TB1>     INFO: Expecting 411648 events.
[14:01:05.433] <TB1>     INFO: 411648 events read in total (6922ms).
[14:01:05.457] <TB1>     INFO: Expecting 411648 events.
[14:01:13.094] <TB1>     INFO: 411648 events read in total (6985ms).
[14:01:13.121] <TB1>     INFO: Expecting 411648 events.
[14:01:20.801] <TB1>     INFO: 411648 events read in total (7031ms).
[14:01:20.830] <TB1>     INFO: Expecting 411648 events.
[14:01:28.531] <TB1>     INFO: 411648 events read in total (7061ms).
[14:01:28.563] <TB1>     INFO: Expecting 411648 events.
[14:01:36.276] <TB1>     INFO: 411648 events read in total (7077ms).
[14:01:36.312] <TB1>     INFO: Expecting 411648 events.
[14:01:43.919] <TB1>     INFO: 411648 events read in total (6972ms).
[14:01:43.964] <TB1>     INFO: Expecting 411648 events.
[14:01:51.705] <TB1>     INFO: 411648 events read in total (7117ms).
[14:01:51.751] <TB1>     INFO: Expecting 411648 events.
[14:01:59.346] <TB1>     INFO: 411648 events read in total (6974ms).
[14:01:59.387] <TB1>     INFO: Expecting 411648 events.
[14:02:07.022] <TB1>     INFO: 411648 events read in total (6995ms).
[14:02:07.068] <TB1>     INFO: Test took 122725ms.
[14:02:07.568] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7402 < 35 for itrim+1 = 102; old thr = 34.7886 ... break
[14:02:07.615] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.708 < 35 for itrim = 107; old thr = 34.2296 ... break
[14:02:07.661] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1635 < 35 for itrim = 112; old thr = 34.1099 ... break
[14:02:07.692] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5016 < 35 for itrim+1 = 89; old thr = 34.9875 ... break
[14:02:07.720] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0535 < 35 for itrim = 100; old thr = 34.2797 ... break
[14:02:07.768] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4397 < 35 for itrim = 103; old thr = 34.432 ... break
[14:02:07.818] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2174 < 35 for itrim = 121; old thr = 34.0425 ... break
[14:02:07.848] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6607 < 35 for itrim+1 = 103; old thr = 34.6351 ... break
[14:02:07.888] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9874 < 35 for itrim+1 = 96; old thr = 34.6498 ... break
[14:02:07.931] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.069 < 35 for itrim = 126; old thr = 34.0394 ... break
[14:02:07.975] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8396 < 35 for itrim+1 = 112; old thr = 34.6881 ... break
[14:02:08.021] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1466 < 35 for itrim+1 = 111; old thr = 34.9839 ... break
[14:02:08.063] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1498 < 35 for itrim = 97; old thr = 34.8098 ... break
[14:02:08.109] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9573 < 35 for itrim+1 = 127; old thr = 34.7222 ... break
[14:02:08.139] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5594 < 35 for itrim+1 = 90; old thr = 34.6878 ... break
[14:02:08.184] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0976 < 35 for itrim = 105; old thr = 34.0706 ... break
[14:02:08.260] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:02:08.272] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:08.272] <TB1>     INFO:     run 1 of 1
[14:02:08.272] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:08.620] <TB1>     INFO: Expecting 5025280 events.
[14:02:44.119] <TB1>     INFO: 868360 events read in total (34784ms).
[14:03:18.966] <TB1>     INFO: 1735648 events read in total (69631ms).
[14:03:54.052] <TB1>     INFO: 2602776 events read in total (104717ms).
[14:04:28.763] <TB1>     INFO: 3460880 events read in total (139428ms).
[14:05:03.462] <TB1>     INFO: 4315384 events read in total (174127ms).
[14:05:32.274] <TB1>     INFO: 5025280 events read in total (202939ms).
[14:05:32.358] <TB1>     INFO: Test took 204087ms.
[14:05:32.547] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:32.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:34.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:35.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:37.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:39.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:40.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:42.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:43.710] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:45.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:46.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:48.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:49.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:51.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:53.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:54.597] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:56.160] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:57.670] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258928640
[14:05:57.672] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.000304 .. 49.603831
[14:05:57.750] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:05:57.762] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:57.762] <TB1>     INFO:     run 1 of 1
[14:05:57.762] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:58.112] <TB1>     INFO: Expecting 1930240 events.
[14:06:39.047] <TB1>     INFO: 1157072 events read in total (40220ms).
[14:07:06.353] <TB1>     INFO: 1930240 events read in total (67526ms).
[14:07:06.375] <TB1>     INFO: Test took 68614ms.
[14:07:06.417] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:06.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:07.555] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:08.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:09.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:10.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:11.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:12.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:13.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:14.553] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:15.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:16.540] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:17.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:18.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:19.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:20.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:21.527] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:22.549] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239419392
[14:07:22.631] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.240073 .. 44.774913
[14:07:22.706] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:07:22.716] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:22.716] <TB1>     INFO:     run 1 of 1
[14:07:22.716] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:23.061] <TB1>     INFO: Expecting 1597440 events.
[14:08:05.818] <TB1>     INFO: 1160816 events read in total (42043ms).
[14:08:21.635] <TB1>     INFO: 1597440 events read in total (57860ms).
[14:08:21.649] <TB1>     INFO: Test took 58932ms.
[14:08:21.683] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:21.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:22.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:23.806] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:24.824] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:25.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:26.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:27.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:28.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:29.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:30.920] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:31.928] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:32.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:33.911] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:34.868] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:35.821] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:36.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:37.741] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298233856
[14:08:37.825] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.109208 .. 40.586037
[14:08:37.902] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:08:37.912] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:37.912] <TB1>     INFO:     run 1 of 1
[14:08:37.912] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:38.255] <TB1>     INFO: Expecting 1297920 events.
[14:09:20.302] <TB1>     INFO: 1173368 events read in total (41332ms).
[14:09:25.104] <TB1>     INFO: 1297920 events read in total (46134ms).
[14:09:25.120] <TB1>     INFO: Test took 47208ms.
[14:09:25.154] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:25.214] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:26.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:27.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:28.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:29.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:30.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:31.036] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:32.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:32.992] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:33.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:34.961] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:35.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:36.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:37.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:38.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:39.803] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:40.779] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251670528
[14:09:40.861] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.518972 .. 40.586037
[14:09:40.937] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:09:40.948] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:40.949] <TB1>     INFO:     run 1 of 1
[14:09:40.949] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:41.292] <TB1>     INFO: Expecting 1231360 events.
[14:10:23.178] <TB1>     INFO: 1154304 events read in total (41171ms).
[14:10:26.306] <TB1>     INFO: 1231360 events read in total (44299ms).
[14:10:26.318] <TB1>     INFO: Test took 45369ms.
[14:10:26.347] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:26.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:27.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:28.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:29.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:30.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:31.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:32.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:33.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:34.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:35.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:36.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:37.084] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:38.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:39.086] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:40.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:41.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:42.051] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305819648
[14:10:42.134] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:10:42.135] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:10:42.146] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:42.146] <TB1>     INFO:     run 1 of 1
[14:10:42.147] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:42.500] <TB1>     INFO: Expecting 1364480 events.
[14:11:25.038] <TB1>     INFO: 1075448 events read in total (41823ms).
[14:11:35.593] <TB1>     INFO: 1364480 events read in total (52378ms).
[14:11:35.606] <TB1>     INFO: Test took 53460ms.
[14:11:35.640] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:35.711] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:36.703] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:37.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:38.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:39.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:40.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:41.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:42.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:43.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:44.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:45.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:46.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:47.644] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:48.639] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:49.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:50.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:51.626] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360013824
[14:11:51.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C0.dat
[14:11:51.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C1.dat
[14:11:51.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C2.dat
[14:11:51.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C3.dat
[14:11:51.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C4.dat
[14:11:51.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C5.dat
[14:11:51.668] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C6.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C7.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C8.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C9.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C10.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C11.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C12.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C13.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C14.dat
[14:11:51.669] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C15.dat
[14:11:51.670] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C0.dat
[14:11:51.677] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C1.dat
[14:11:51.684] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C2.dat
[14:11:51.691] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C3.dat
[14:11:51.698] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C4.dat
[14:11:51.705] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C5.dat
[14:11:51.713] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C6.dat
[14:11:51.720] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C7.dat
[14:11:51.727] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C8.dat
[14:11:51.733] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C9.dat
[14:11:51.740] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C10.dat
[14:11:51.747] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C11.dat
[14:11:51.754] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C12.dat
[14:11:51.761] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C13.dat
[14:11:51.768] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C14.dat
[14:11:51.775] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//trimParameters35_C15.dat
[14:11:51.781] <TB1>     INFO: PixTestTrim::trimTest() done
[14:11:51.781] <TB1>     INFO: vtrim:     102 107 112  89 100 103 121 103  96 126 112 111  97 127  90 105 
[14:11:51.781] <TB1>     INFO: vthrcomp:   91  88 101  81 101  99 101  93  83  92  99  86  84 101  96  87 
[14:11:51.781] <TB1>     INFO: vcal mean:  35.02  35.01  34.94  35.06  35.00  34.96  34.99  34.97  34.99  34.97  34.96  35.02  35.00  34.98  35.00  35.01 
[14:11:51.781] <TB1>     INFO: vcal RMS:    0.80   0.73   0.83   0.73   0.86   0.79   0.82   0.80   0.76   0.83   0.86   0.82   0.76   0.85   0.79   0.74 
[14:11:51.781] <TB1>     INFO: bits mean:   9.35   9.47  10.84   9.52   9.36   9.76  10.48   8.87   9.53   9.08  10.74   9.88  10.03   9.49   9.51  10.38 
[14:11:51.781] <TB1>     INFO: bits RMS:    2.53   2.40   2.32   2.62   2.61   2.81   2.46   2.88   2.91   2.64   2.36   2.57   2.49   2.65   2.72   2.33 
[14:11:51.796] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:51.796] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:11:51.796] <TB1>     INFO:    ----------------------------------------------------------------------
[14:11:51.798] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:11:51.798] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:11:51.811] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:51.811] <TB1>     INFO:     run 1 of 1
[14:11:51.811] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:52.154] <TB1>     INFO: Expecting 4160000 events.
[14:12:37.778] <TB1>     INFO: 1112340 events read in total (44910ms).
[14:13:23.411] <TB1>     INFO: 2214900 events read in total (90543ms).
[14:14:08.497] <TB1>     INFO: 3307320 events read in total (135629ms).
[14:14:44.962] <TB1>     INFO: 4160000 events read in total (172094ms).
[14:14:45.040] <TB1>     INFO: Test took 173229ms.
[14:14:45.187] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:45.465] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:47.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:49.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:51.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:53.404] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:55.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:57.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:59.246] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:01.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:03.182] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:05.128] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:07.103] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:09.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:11.120] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:13.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:15.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:17.009] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324345856
[14:15:17.010] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:15:17.092] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:15:17.092] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[14:15:17.102] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:15:17.102] <TB1>     INFO:     run 1 of 1
[14:15:17.102] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:17.452] <TB1>     INFO: Expecting 3660800 events.
[14:16:03.054] <TB1>     INFO: 1138260 events read in total (44887ms).
[14:16:49.429] <TB1>     INFO: 2262555 events read in total (91262ms).
[14:17:34.981] <TB1>     INFO: 3377135 events read in total (136815ms).
[14:17:46.633] <TB1>     INFO: 3660800 events read in total (148466ms).
[14:17:46.689] <TB1>     INFO: Test took 149587ms.
[14:17:46.808] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:47.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:48.799] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:50.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:52.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:54.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:55.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:57.556] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:59.291] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:01.052] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:02.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:04.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:06.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:08.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:09.888] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:11.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:13.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:15.163] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305971200
[14:18:15.164] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:18:15.241] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:18:15.241] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 161 (-1/-1) hits flags = 528 (plus default)
[14:18:15.253] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:15.253] <TB1>     INFO:     run 1 of 1
[14:18:15.254] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:15.602] <TB1>     INFO: Expecting 3369600 events.
[14:19:02.409] <TB1>     INFO: 1189110 events read in total (46092ms).
[14:19:49.782] <TB1>     INFO: 2358635 events read in total (93465ms).
[14:20:30.264] <TB1>     INFO: 3369600 events read in total (133947ms).
[14:20:30.307] <TB1>     INFO: Test took 135053ms.
[14:20:30.399] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:30.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:32.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:33.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:35.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:37.293] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:38.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:40.600] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:42.257] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:43.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:45.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:47.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:48.978] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:50.677] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:52.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:54.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:55.724] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:57.418] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322588672
[14:20:57.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:20:57.494] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:20:57.494] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:20:57.505] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:57.506] <TB1>     INFO:     run 1 of 1
[14:20:57.506] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:57.849] <TB1>     INFO: Expecting 3411200 events.
[14:21:45.805] <TB1>     INFO: 1180755 events read in total (47240ms).
[14:22:32.365] <TB1>     INFO: 2342515 events read in total (93800ms).
[14:23:15.607] <TB1>     INFO: 3411200 events read in total (137042ms).
[14:23:15.665] <TB1>     INFO: Test took 138159ms.
[14:23:15.760] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:15.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:17.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:19.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:21.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:22.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:24.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:26.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:27.748] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:29.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:31.172] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:32.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:34.538] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:36.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:37.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:39.620] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:41.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:43.048] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357941248
[14:23:43.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:23:43.122] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:23:43.122] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:23:43.133] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:43.133] <TB1>     INFO:     run 1 of 1
[14:23:43.133] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:43.476] <TB1>     INFO: Expecting 3328000 events.
[14:24:30.911] <TB1>     INFO: 1196000 events read in total (46720ms).
[14:25:17.823] <TB1>     INFO: 2372770 events read in total (93632ms).
[14:25:56.173] <TB1>     INFO: 3328000 events read in total (131982ms).
[14:25:56.214] <TB1>     INFO: Test took 133082ms.
[14:25:56.309] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:56.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:58.147] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:59.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:01.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:03.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:04.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:06.464] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:08.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:09.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:11.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:13.133] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:14.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:16.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:18.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:19.790] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:21.467] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:23.177] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300113920
[14:26:23.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.73662, thr difference RMS: 1.44578
[14:26:23.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.92711, thr difference RMS: 1.12278
[14:26:23.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.61499, thr difference RMS: 1.55239
[14:26:23.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.44616, thr difference RMS: 1.21261
[14:26:23.178] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.2128, thr difference RMS: 1.24853
[14:26:23.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.15754, thr difference RMS: 1.59311
[14:26:23.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.76001, thr difference RMS: 1.66125
[14:26:23.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.0409, thr difference RMS: 1.56415
[14:26:23.179] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.85777, thr difference RMS: 1.17581
[14:26:23.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.18375, thr difference RMS: 1.5356
[14:26:23.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.29626, thr difference RMS: 1.47563
[14:26:23.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.59699, thr difference RMS: 1.2589
[14:26:23.180] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.05601, thr difference RMS: 1.16247
[14:26:23.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.83519, thr difference RMS: 1.52217
[14:26:23.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.32617, thr difference RMS: 1.49456
[14:26:23.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.11275, thr difference RMS: 1.10726
[14:26:23.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.761, thr difference RMS: 1.4472
[14:26:23.181] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.96797, thr difference RMS: 1.13757
[14:26:23.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.65544, thr difference RMS: 1.54879
[14:26:23.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.47361, thr difference RMS: 1.20178
[14:26:23.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.193, thr difference RMS: 1.25214
[14:26:23.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.19265, thr difference RMS: 1.57625
[14:26:23.182] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.60928, thr difference RMS: 1.63759
[14:26:23.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.98352, thr difference RMS: 1.55258
[14:26:23.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.76717, thr difference RMS: 1.1593
[14:26:23.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.07538, thr difference RMS: 1.52265
[14:26:23.183] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.29312, thr difference RMS: 1.47083
[14:26:23.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.33121, thr difference RMS: 1.27005
[14:26:23.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.02611, thr difference RMS: 1.14394
[14:26:23.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.75545, thr difference RMS: 1.53405
[14:26:23.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.27647, thr difference RMS: 1.49182
[14:26:23.184] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.11609, thr difference RMS: 1.11213
[14:26:23.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.92571, thr difference RMS: 1.43416
[14:26:23.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.06851, thr difference RMS: 1.13902
[14:26:23.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.72407, thr difference RMS: 1.54964
[14:26:23.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.65132, thr difference RMS: 1.19316
[14:26:23.185] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.2772, thr difference RMS: 1.26925
[14:26:23.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.3249, thr difference RMS: 1.53432
[14:26:23.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.62021, thr difference RMS: 1.61394
[14:26:23.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.03599, thr difference RMS: 1.53269
[14:26:23.186] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.72791, thr difference RMS: 1.16172
[14:26:23.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.13161, thr difference RMS: 1.52223
[14:26:23.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.41611, thr difference RMS: 1.46394
[14:26:23.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.21646, thr difference RMS: 1.26464
[14:26:23.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.16386, thr difference RMS: 1.15237
[14:26:23.187] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.74363, thr difference RMS: 1.51585
[14:26:23.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.4379, thr difference RMS: 1.47228
[14:26:23.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.12176, thr difference RMS: 1.11723
[14:26:23.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.11201, thr difference RMS: 1.40382
[14:26:23.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.21956, thr difference RMS: 1.15004
[14:26:23.189] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.90964, thr difference RMS: 1.53575
[14:26:23.189] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.90893, thr difference RMS: 1.18399
[14:26:23.189] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.5109, thr difference RMS: 1.23917
[14:26:23.189] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.39036, thr difference RMS: 1.54431
[14:26:23.189] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.61215, thr difference RMS: 1.6331
[14:26:23.190] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.1206, thr difference RMS: 1.51758
[14:26:23.190] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.76035, thr difference RMS: 1.13658
[14:26:23.190] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.16144, thr difference RMS: 1.49387
[14:26:23.190] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.59677, thr difference RMS: 1.44941
[14:26:23.190] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.09608, thr difference RMS: 1.26455
[14:26:23.191] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.18673, thr difference RMS: 1.12778
[14:26:23.191] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.81562, thr difference RMS: 1.53193
[14:26:23.191] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.51767, thr difference RMS: 1.45176
[14:26:23.191] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.27675, thr difference RMS: 1.11023
[14:26:23.292] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:26:23.295] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1994 seconds
[14:26:23.295] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:26:24.018] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:26:24.018] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:26:24.021] <TB1>     INFO: ######################################################################
[14:26:24.021] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:26:24.021] <TB1>     INFO: ######################################################################
[14:26:24.021] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:24.021] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:26:24.021] <TB1>     INFO:    ----------------------------------------------------------------------
[14:26:24.021] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:26:24.032] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:26:24.032] <TB1>     INFO:     run 1 of 1
[14:26:24.032] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:24.377] <TB1>     INFO: Expecting 59072000 events.
[14:26:52.843] <TB1>     INFO: 1072200 events read in total (27751ms).
[14:27:20.068] <TB1>     INFO: 2140400 events read in total (54976ms).
[14:27:48.278] <TB1>     INFO: 3209000 events read in total (83186ms).
[14:28:16.922] <TB1>     INFO: 4281200 events read in total (111830ms).
[14:28:45.589] <TB1>     INFO: 5349800 events read in total (140497ms).
[14:29:12.962] <TB1>     INFO: 6417800 events read in total (167870ms).
[14:29:40.929] <TB1>     INFO: 7490800 events read in total (195837ms).
[14:30:09.026] <TB1>     INFO: 8559800 events read in total (223934ms).
[14:30:37.285] <TB1>     INFO: 9629200 events read in total (252193ms).
[14:31:05.799] <TB1>     INFO: 10700600 events read in total (280707ms).
[14:31:34.037] <TB1>     INFO: 11768400 events read in total (308945ms).
[14:32:01.030] <TB1>     INFO: 12836800 events read in total (335938ms).
[14:32:29.300] <TB1>     INFO: 13909600 events read in total (364208ms).
[14:32:57.611] <TB1>     INFO: 14978200 events read in total (392519ms).
[14:33:25.875] <TB1>     INFO: 16046200 events read in total (420783ms).
[14:33:54.167] <TB1>     INFO: 17118600 events read in total (449075ms).
[14:34:22.378] <TB1>     INFO: 18187000 events read in total (477286ms).
[14:34:50.776] <TB1>     INFO: 19255200 events read in total (505684ms).
[14:35:19.035] <TB1>     INFO: 20327600 events read in total (533944ms).
[14:35:47.235] <TB1>     INFO: 21395800 events read in total (562143ms).
[14:36:15.535] <TB1>     INFO: 22464200 events read in total (590443ms).
[14:36:43.819] <TB1>     INFO: 23536200 events read in total (618727ms).
[14:37:12.180] <TB1>     INFO: 24605200 events read in total (647089ms).
[14:37:40.497] <TB1>     INFO: 25674400 events read in total (675405ms).
[14:38:08.861] <TB1>     INFO: 26746400 events read in total (703769ms).
[14:38:37.101] <TB1>     INFO: 27814800 events read in total (732009ms).
[14:39:05.433] <TB1>     INFO: 28884200 events read in total (760341ms).
[14:39:33.735] <TB1>     INFO: 29956400 events read in total (788643ms).
[14:40:02.067] <TB1>     INFO: 31024600 events read in total (816975ms).
[14:40:30.394] <TB1>     INFO: 32094200 events read in total (845302ms).
[14:40:58.713] <TB1>     INFO: 33165200 events read in total (873621ms).
[14:41:26.952] <TB1>     INFO: 34233200 events read in total (901860ms).
[14:41:55.424] <TB1>     INFO: 35301200 events read in total (930332ms).
[14:42:24.085] <TB1>     INFO: 36373000 events read in total (958993ms).
[14:42:52.368] <TB1>     INFO: 37441200 events read in total (987276ms).
[14:43:21.716] <TB1>     INFO: 38509000 events read in total (1016624ms).
[14:43:50.084] <TB1>     INFO: 39579000 events read in total (1044992ms).
[14:44:18.382] <TB1>     INFO: 40649600 events read in total (1073290ms).
[14:44:46.696] <TB1>     INFO: 41717800 events read in total (1101604ms).
[14:45:15.079] <TB1>     INFO: 42787000 events read in total (1129987ms).
[14:45:43.328] <TB1>     INFO: 43858000 events read in total (1158236ms).
[14:46:11.586] <TB1>     INFO: 44925400 events read in total (1186494ms).
[14:46:39.838] <TB1>     INFO: 45993600 events read in total (1214746ms).
[14:47:08.108] <TB1>     INFO: 47065200 events read in total (1243016ms).
[14:47:36.463] <TB1>     INFO: 48133600 events read in total (1271371ms).
[14:48:04.790] <TB1>     INFO: 49201600 events read in total (1299698ms).
[14:48:33.099] <TB1>     INFO: 50271600 events read in total (1328007ms).
[14:49:01.476] <TB1>     INFO: 51341800 events read in total (1356384ms).
[14:49:29.802] <TB1>     INFO: 52409600 events read in total (1384710ms).
[14:49:58.060] <TB1>     INFO: 53477400 events read in total (1412968ms).
[14:50:26.414] <TB1>     INFO: 54549800 events read in total (1441322ms).
[14:50:54.621] <TB1>     INFO: 55618000 events read in total (1469529ms).
[14:51:22.897] <TB1>     INFO: 56685800 events read in total (1497805ms).
[14:51:51.220] <TB1>     INFO: 57756600 events read in total (1526128ms).
[14:52:19.494] <TB1>     INFO: 58825800 events read in total (1554402ms).
[14:52:26.320] <TB1>     INFO: 59072000 events read in total (1561228ms).
[14:52:26.342] <TB1>     INFO: Test took 1562310ms.
[14:52:26.399] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:26.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:26.541] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:27.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:27.700] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:28.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:28.877] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:30.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:30.041] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:31.190] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:31.190] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:32.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:32.367] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:33.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:33.534] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:34.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:34.730] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:35.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:35.937] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:37.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:37.156] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:38.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:38.385] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:39.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:39.614] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:40.835] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:40.835] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:42.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:42.049] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:43.255] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:43.256] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:44.490] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:44.490] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:45.720] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 505274368
[14:52:45.751] <TB1>     INFO: PixTestScurves::scurves() done 
[14:52:45.751] <TB1>     INFO: Vcal mean:  35.06  35.07  35.05  35.10  35.11  35.08  35.08  35.07  35.06  35.08  35.01  35.07  35.05  35.13  35.09  35.06 
[14:52:45.751] <TB1>     INFO: Vcal RMS:    0.64   0.62   0.72   0.61   0.72   0.66   0.70   0.66   0.62   0.72   0.76   0.68   0.63   0.72   0.65   0.62 
[14:52:45.751] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:52:45.824] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:52:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:52:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:52:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:52:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:52:45.824] <TB1>     INFO: ######################################################################
[14:52:45.824] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:52:45.824] <TB1>     INFO: ######################################################################
[14:52:45.828] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:52:46.176] <TB1>     INFO: Expecting 41600 events.
[14:52:50.261] <TB1>     INFO: 41600 events read in total (3364ms).
[14:52:50.262] <TB1>     INFO: Test took 4434ms.
[14:52:50.270] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:50.270] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:52:50.270] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:52:50.278] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:52:50.279] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:52:50.279] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:52:50.279] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:52:50.616] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:52:50.965] <TB1>     INFO: Expecting 41600 events.
[14:52:55.114] <TB1>     INFO: 41600 events read in total (3434ms).
[14:52:55.115] <TB1>     INFO: Test took 4498ms.
[14:52:55.123] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:55.123] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:52:55.123] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:52:55.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.704
[14:52:55.127] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.972
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.777
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.872
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.206
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.814
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 182
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.62
[14:52:55.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 183
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.761
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 175
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.858
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 178
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.107
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.7
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.866
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.135
[14:52:55.129] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.854
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 165
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.859
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 191
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.528
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 189
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:52:55.130] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:52:55.217] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:52:55.560] <TB1>     INFO: Expecting 41600 events.
[14:52:59.692] <TB1>     INFO: 41600 events read in total (3417ms).
[14:52:59.692] <TB1>     INFO: Test took 4475ms.
[14:52:59.701] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:59.701] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:52:59.701] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:52:59.705] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:52:59.705] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 4
[14:52:59.705] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.7129
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,18] phvalue 91
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7608
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 85
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3278
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 69
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.6249
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 93
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1218
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 62
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.0675
[14:52:59.706] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,68] phvalue 81
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2312
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 87
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9729
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 66
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.717
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.051
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 93
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9042
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 72
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.1605
[14:52:59.707] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 81
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1663
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 72
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6655
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 62
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.167
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [17 ,67] phvalue 85
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9282
[14:52:59.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 82
[14:52:59.710] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 18, 0 0
[14:53:00.117] <TB1>     INFO: Expecting 2560 events.
[14:53:01.076] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:01.076] <TB1>     INFO: Test took 1366ms.
[14:53:01.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:01.076] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 1 1
[14:53:01.583] <TB1>     INFO: Expecting 2560 events.
[14:53:02.541] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:02.541] <TB1>     INFO: Test took 1465ms.
[14:53:02.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:02.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 2 2
[14:53:03.049] <TB1>     INFO: Expecting 2560 events.
[14:53:04.005] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:04.005] <TB1>     INFO: Test took 1463ms.
[14:53:04.005] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:04.006] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 3 3
[14:53:04.513] <TB1>     INFO: Expecting 2560 events.
[14:53:05.471] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:05.471] <TB1>     INFO: Test took 1465ms.
[14:53:05.471] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:05.472] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[14:53:05.980] <TB1>     INFO: Expecting 2560 events.
[14:53:06.937] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:06.937] <TB1>     INFO: Test took 1465ms.
[14:53:06.937] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:06.937] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 68, 5 5
[14:53:07.444] <TB1>     INFO: Expecting 2560 events.
[14:53:08.400] <TB1>     INFO: 2560 events read in total (241ms).
[14:53:08.401] <TB1>     INFO: Test took 1464ms.
[14:53:08.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:08.401] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[14:53:08.909] <TB1>     INFO: Expecting 2560 events.
[14:53:09.867] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:09.868] <TB1>     INFO: Test took 1467ms.
[14:53:09.868] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:09.869] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[14:53:10.377] <TB1>     INFO: Expecting 2560 events.
[14:53:11.334] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:11.335] <TB1>     INFO: Test took 1466ms.
[14:53:11.335] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:11.335] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:53:11.842] <TB1>     INFO: Expecting 2560 events.
[14:53:12.801] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:12.801] <TB1>     INFO: Test took 1466ms.
[14:53:12.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:12.802] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:53:13.309] <TB1>     INFO: Expecting 2560 events.
[14:53:14.267] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:14.267] <TB1>     INFO: Test took 1465ms.
[14:53:14.267] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:14.268] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 10 10
[14:53:14.775] <TB1>     INFO: Expecting 2560 events.
[14:53:15.733] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:15.733] <TB1>     INFO: Test took 1465ms.
[14:53:15.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:15.733] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:53:16.241] <TB1>     INFO: Expecting 2560 events.
[14:53:17.199] <TB1>     INFO: 2560 events read in total (244ms).
[14:53:17.199] <TB1>     INFO: Test took 1466ms.
[14:53:17.199] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:17.199] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 12 12
[14:53:17.707] <TB1>     INFO: Expecting 2560 events.
[14:53:18.664] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:18.664] <TB1>     INFO: Test took 1464ms.
[14:53:18.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:18.665] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 13 13
[14:53:19.172] <TB1>     INFO: Expecting 2560 events.
[14:53:20.130] <TB1>     INFO: 2560 events read in total (243ms).
[14:53:20.130] <TB1>     INFO: Test took 1465ms.
[14:53:20.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:20.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 17, 67, 14 14
[14:53:20.639] <TB1>     INFO: Expecting 2560 events.
[14:53:21.595] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:21.596] <TB1>     INFO: Test took 1465ms.
[14:53:21.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:21.597] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 15 15
[14:53:22.108] <TB1>     INFO: Expecting 2560 events.
[14:53:23.066] <TB1>     INFO: 2560 events read in total (242ms).
[14:53:23.067] <TB1>     INFO: Test took 1470ms.
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC2
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:53:23.067] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[14:53:23.070] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:23.576] <TB1>     INFO: Expecting 655360 events.
[14:53:35.359] <TB1>     INFO: 655360 events read in total (11068ms).
[14:53:35.371] <TB1>     INFO: Expecting 655360 events.
[14:53:46.981] <TB1>     INFO: 655360 events read in total (11044ms).
[14:53:46.997] <TB1>     INFO: Expecting 655360 events.
[14:53:58.571] <TB1>     INFO: 655360 events read in total (11011ms).
[14:53:58.591] <TB1>     INFO: Expecting 655360 events.
[14:54:10.167] <TB1>     INFO: 655360 events read in total (11018ms).
[14:54:10.190] <TB1>     INFO: Expecting 655360 events.
[14:54:21.764] <TB1>     INFO: 655360 events read in total (11016ms).
[14:54:21.792] <TB1>     INFO: Expecting 655360 events.
[14:54:33.370] <TB1>     INFO: 655360 events read in total (11028ms).
[14:54:33.402] <TB1>     INFO: Expecting 655360 events.
[14:54:44.998] <TB1>     INFO: 655360 events read in total (11046ms).
[14:54:45.039] <TB1>     INFO: Expecting 655360 events.
[14:54:56.609] <TB1>     INFO: 655360 events read in total (11027ms).
[14:54:56.653] <TB1>     INFO: Expecting 655360 events.
[14:55:08.284] <TB1>     INFO: 655360 events read in total (11090ms).
[14:55:08.331] <TB1>     INFO: Expecting 655360 events.
[14:55:19.934] <TB1>     INFO: 655360 events read in total (11077ms).
[14:55:19.984] <TB1>     INFO: Expecting 655360 events.
[14:55:31.689] <TB1>     INFO: 655360 events read in total (11177ms).
[14:55:31.745] <TB1>     INFO: Expecting 655360 events.
[14:55:43.354] <TB1>     INFO: 655360 events read in total (11083ms).
[14:55:43.414] <TB1>     INFO: Expecting 655360 events.
[14:55:55.024] <TB1>     INFO: 655360 events read in total (11083ms).
[14:55:55.090] <TB1>     INFO: Expecting 655360 events.
[14:56:06.746] <TB1>     INFO: 655360 events read in total (11129ms).
[14:56:06.812] <TB1>     INFO: Expecting 655360 events.
[14:56:18.108] <TB1>     INFO: 655360 events read in total (10769ms).
[14:56:18.178] <TB1>     INFO: Expecting 655360 events.
[14:56:29.579] <TB1>     INFO: 655360 events read in total (10875ms).
[14:56:29.656] <TB1>     INFO: Test took 186586ms.
[14:56:29.749] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:30.057] <TB1>     INFO: Expecting 655360 events.
[14:56:41.837] <TB1>     INFO: 655360 events read in total (11065ms).
[14:56:41.848] <TB1>     INFO: Expecting 655360 events.
[14:56:53.442] <TB1>     INFO: 655360 events read in total (11025ms).
[14:56:53.457] <TB1>     INFO: Expecting 655360 events.
[14:57:04.999] <TB1>     INFO: 655360 events read in total (10975ms).
[14:57:05.018] <TB1>     INFO: Expecting 655360 events.
[14:57:16.685] <TB1>     INFO: 655360 events read in total (11100ms).
[14:57:16.709] <TB1>     INFO: Expecting 655360 events.
[14:57:28.265] <TB1>     INFO: 655360 events read in total (11003ms).
[14:57:28.292] <TB1>     INFO: Expecting 655360 events.
[14:57:39.894] <TB1>     INFO: 655360 events read in total (11043ms).
[14:57:39.926] <TB1>     INFO: Expecting 655360 events.
[14:57:51.521] <TB1>     INFO: 655360 events read in total (11046ms).
[14:57:51.562] <TB1>     INFO: Expecting 655360 events.
[14:58:03.115] <TB1>     INFO: 655360 events read in total (11019ms).
[14:58:03.159] <TB1>     INFO: Expecting 655360 events.
[14:58:14.702] <TB1>     INFO: 655360 events read in total (11004ms).
[14:58:14.747] <TB1>     INFO: Expecting 655360 events.
[14:58:26.189] <TB1>     INFO: 655360 events read in total (10905ms).
[14:58:26.239] <TB1>     INFO: Expecting 655360 events.
[14:58:37.896] <TB1>     INFO: 655360 events read in total (11122ms).
[14:58:37.950] <TB1>     INFO: Expecting 655360 events.
[14:58:49.564] <TB1>     INFO: 655360 events read in total (11088ms).
[14:58:49.624] <TB1>     INFO: Expecting 655360 events.
[14:59:01.197] <TB1>     INFO: 655360 events read in total (11046ms).
[14:59:01.264] <TB1>     INFO: Expecting 655360 events.
[14:59:12.864] <TB1>     INFO: 655360 events read in total (11074ms).
[14:59:12.931] <TB1>     INFO: Expecting 655360 events.
[14:59:24.565] <TB1>     INFO: 655360 events read in total (11107ms).
[14:59:24.635] <TB1>     INFO: Expecting 655360 events.
[14:59:36.223] <TB1>     INFO: 655360 events read in total (11061ms).
[14:59:36.308] <TB1>     INFO: Test took 186559ms.
[14:59:36.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:59:36.487] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:59:36.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:59:36.488] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:59:36.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:59:36.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:59:36.489] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:59:36.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:59:36.490] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:59:36.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:59:36.491] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:59:36.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:59:36.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.492] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:59:36.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:59:36.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:59:36.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:36.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:59:36.494] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.502] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.511] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.518] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.526] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.533] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.540] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.547] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.554] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.561] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.568] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.575] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:59:36.582] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:59:36.589] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:59:36.596] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:59:36.603] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:59:36.611] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:59:36.618] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:59:36.625] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:59:36.632] <TB1>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:59:36.639] <TB1>     INFO: safety margin for low PH: adding 10, margin is now 30
[14:59:36.646] <TB1>     INFO: safety margin for low PH: adding 11, margin is now 31
[14:59:36.653] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.660] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.667] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:59:36.675] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:59:36.682] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:59:36.689] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:59:36.696] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:59:36.703] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.710] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.717] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:36.725] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:59:36.754] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C0.dat
[14:59:36.754] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C1.dat
[14:59:36.754] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C2.dat
[14:59:36.754] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C3.dat
[14:59:36.754] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C4.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C5.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C6.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C7.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C8.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C9.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C10.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C11.dat
[14:59:36.755] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C12.dat
[14:59:36.756] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C13.dat
[14:59:36.756] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C14.dat
[14:59:36.756] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//dacParameters35_C15.dat
[14:59:37.102] <TB1>     INFO: Expecting 41600 events.
[14:59:40.939] <TB1>     INFO: 41600 events read in total (3122ms).
[14:59:40.940] <TB1>     INFO: Test took 4181ms.
[14:59:41.597] <TB1>     INFO: Expecting 41600 events.
[14:59:45.422] <TB1>     INFO: 41600 events read in total (3110ms).
[14:59:45.422] <TB1>     INFO: Test took 4171ms.
[14:59:46.073] <TB1>     INFO: Expecting 41600 events.
[14:59:49.908] <TB1>     INFO: 41600 events read in total (3120ms).
[14:59:49.909] <TB1>     INFO: Test took 4181ms.
[14:59:50.214] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:50.346] <TB1>     INFO: Expecting 2560 events.
[14:59:51.305] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:51.305] <TB1>     INFO: Test took 1091ms.
[14:59:51.308] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:51.814] <TB1>     INFO: Expecting 2560 events.
[14:59:52.773] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:52.774] <TB1>     INFO: Test took 1466ms.
[14:59:52.776] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:53.282] <TB1>     INFO: Expecting 2560 events.
[14:59:54.240] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:54.241] <TB1>     INFO: Test took 1465ms.
[14:59:54.243] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:54.749] <TB1>     INFO: Expecting 2560 events.
[14:59:55.708] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:55.708] <TB1>     INFO: Test took 1466ms.
[14:59:55.710] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:56.217] <TB1>     INFO: Expecting 2560 events.
[14:59:57.176] <TB1>     INFO: 2560 events read in total (244ms).
[14:59:57.177] <TB1>     INFO: Test took 1467ms.
[14:59:57.179] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:57.685] <TB1>     INFO: Expecting 2560 events.
[14:59:58.643] <TB1>     INFO: 2560 events read in total (243ms).
[14:59:58.644] <TB1>     INFO: Test took 1465ms.
[14:59:58.646] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:59:59.152] <TB1>     INFO: Expecting 2560 events.
[15:00:00.111] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:00.112] <TB1>     INFO: Test took 1466ms.
[15:00:00.115] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:00.620] <TB1>     INFO: Expecting 2560 events.
[15:00:01.578] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:01.579] <TB1>     INFO: Test took 1464ms.
[15:00:01.581] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:02.087] <TB1>     INFO: Expecting 2560 events.
[15:00:03.046] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:03.046] <TB1>     INFO: Test took 1465ms.
[15:00:03.048] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:03.555] <TB1>     INFO: Expecting 2560 events.
[15:00:04.514] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:04.515] <TB1>     INFO: Test took 1467ms.
[15:00:04.517] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:05.023] <TB1>     INFO: Expecting 2560 events.
[15:00:05.980] <TB1>     INFO: 2560 events read in total (242ms).
[15:00:05.980] <TB1>     INFO: Test took 1463ms.
[15:00:05.982] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:06.489] <TB1>     INFO: Expecting 2560 events.
[15:00:07.447] <TB1>     INFO: 2560 events read in total (243ms).
[15:00:07.448] <TB1>     INFO: Test took 1466ms.
[15:00:07.450] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:07.956] <TB1>     INFO: Expecting 2560 events.
[15:00:08.913] <TB1>     INFO: 2560 events read in total (242ms).
[15:00:08.914] <TB1>     INFO: Test took 1464ms.
[15:00:08.916] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:09.422] <TB1>     INFO: Expecting 2560 events.
[15:00:10.382] <TB1>     INFO: 2560 events read in total (245ms).
[15:00:10.382] <TB1>     INFO: Test took 1466ms.
[15:00:10.384] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:10.891] <TB1>     INFO: Expecting 2560 events.
[15:00:11.850] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:11.851] <TB1>     INFO: Test took 1467ms.
[15:00:11.854] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:12.359] <TB1>     INFO: Expecting 2560 events.
[15:00:13.317] <TB1>     INFO: 2560 events read in total (243ms).
[15:00:13.318] <TB1>     INFO: Test took 1464ms.
[15:00:13.320] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:13.826] <TB1>     INFO: Expecting 2560 events.
[15:00:14.784] <TB1>     INFO: 2560 events read in total (243ms).
[15:00:14.785] <TB1>     INFO: Test took 1465ms.
[15:00:14.787] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:15.294] <TB1>     INFO: Expecting 2560 events.
[15:00:16.252] <TB1>     INFO: 2560 events read in total (243ms).
[15:00:16.252] <TB1>     INFO: Test took 1466ms.
[15:00:16.256] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:16.761] <TB1>     INFO: Expecting 2560 events.
[15:00:17.720] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:17.721] <TB1>     INFO: Test took 1465ms.
[15:00:17.723] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:18.230] <TB1>     INFO: Expecting 2560 events.
[15:00:19.188] <TB1>     INFO: 2560 events read in total (243ms).
[15:00:19.188] <TB1>     INFO: Test took 1465ms.
[15:00:19.191] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:19.697] <TB1>     INFO: Expecting 2560 events.
[15:00:20.657] <TB1>     INFO: 2560 events read in total (245ms).
[15:00:20.658] <TB1>     INFO: Test took 1468ms.
[15:00:20.659] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:21.167] <TB1>     INFO: Expecting 2560 events.
[15:00:22.126] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:22.126] <TB1>     INFO: Test took 1467ms.
[15:00:22.128] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:22.635] <TB1>     INFO: Expecting 2560 events.
[15:00:23.595] <TB1>     INFO: 2560 events read in total (245ms).
[15:00:23.595] <TB1>     INFO: Test took 1467ms.
[15:00:23.597] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:24.103] <TB1>     INFO: Expecting 2560 events.
[15:00:25.060] <TB1>     INFO: 2560 events read in total (242ms).
[15:00:25.061] <TB1>     INFO: Test took 1464ms.
[15:00:25.063] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:25.569] <TB1>     INFO: Expecting 2560 events.
[15:00:26.528] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:26.529] <TB1>     INFO: Test took 1466ms.
[15:00:26.531] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:27.037] <TB1>     INFO: Expecting 2560 events.
[15:00:27.997] <TB1>     INFO: 2560 events read in total (245ms).
[15:00:27.997] <TB1>     INFO: Test took 1466ms.
[15:00:27.999] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:28.505] <TB1>     INFO: Expecting 2560 events.
[15:00:29.465] <TB1>     INFO: 2560 events read in total (245ms).
[15:00:29.465] <TB1>     INFO: Test took 1466ms.
[15:00:29.467] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:29.974] <TB1>     INFO: Expecting 2560 events.
[15:00:30.934] <TB1>     INFO: 2560 events read in total (245ms).
[15:00:30.934] <TB1>     INFO: Test took 1467ms.
[15:00:30.937] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:31.443] <TB1>     INFO: Expecting 2560 events.
[15:00:32.401] <TB1>     INFO: 2560 events read in total (243ms).
[15:00:32.401] <TB1>     INFO: Test took 1465ms.
[15:00:32.404] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:32.911] <TB1>     INFO: Expecting 2560 events.
[15:00:33.870] <TB1>     INFO: 2560 events read in total (244ms).
[15:00:33.870] <TB1>     INFO: Test took 1467ms.
[15:00:33.872] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:34.379] <TB1>     INFO: Expecting 2560 events.
[15:00:35.339] <TB1>     INFO: 2560 events read in total (245ms).
[15:00:35.339] <TB1>     INFO: Test took 1467ms.
[15:00:35.342] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:35.848] <TB1>     INFO: Expecting 2560 events.
[15:00:36.806] <TB1>     INFO: 2560 events read in total (243ms).
[15:00:36.806] <TB1>     INFO: Test took 1465ms.
[15:00:37.825] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:00:37.825] <TB1>     INFO: PH scale (per ROC):    72  79  77  80  69  82  77  79  80  80  82  77  79  66  80  91
[15:00:37.825] <TB1>     INFO: PH offset (per ROC):  162 162 178 157 190 165 164 181 170 158 176 171 176 191 163 161
[15:00:37.001] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:00:37.004] <TB1>     INFO: ######################################################################
[15:00:37.004] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:00:37.004] <TB1>     INFO: ######################################################################
[15:00:37.004] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:00:38.015] <TB1>     INFO: scanning low vcal = 10
[15:00:38.358] <TB1>     INFO: Expecting 41600 events.
[15:00:42.078] <TB1>     INFO: 41600 events read in total (3005ms).
[15:00:42.079] <TB1>     INFO: Test took 4064ms.
[15:00:42.080] <TB1>     INFO: scanning low vcal = 20
[15:00:42.587] <TB1>     INFO: Expecting 41600 events.
[15:00:46.305] <TB1>     INFO: 41600 events read in total (3003ms).
[15:00:46.305] <TB1>     INFO: Test took 4225ms.
[15:00:46.307] <TB1>     INFO: scanning low vcal = 30
[15:00:46.814] <TB1>     INFO: Expecting 41600 events.
[15:00:50.546] <TB1>     INFO: 41600 events read in total (3017ms).
[15:00:50.547] <TB1>     INFO: Test took 4240ms.
[15:00:50.548] <TB1>     INFO: scanning low vcal = 40
[15:00:51.051] <TB1>     INFO: Expecting 41600 events.
[15:00:55.307] <TB1>     INFO: 41600 events read in total (3541ms).
[15:00:55.308] <TB1>     INFO: Test took 4760ms.
[15:00:55.311] <TB1>     INFO: scanning low vcal = 50
[15:00:55.732] <TB1>     INFO: Expecting 41600 events.
[15:00:59.985] <TB1>     INFO: 41600 events read in total (3538ms).
[15:00:59.986] <TB1>     INFO: Test took 4675ms.
[15:00:59.989] <TB1>     INFO: scanning low vcal = 60
[15:01:00.414] <TB1>     INFO: Expecting 41600 events.
[15:01:04.665] <TB1>     INFO: 41600 events read in total (3536ms).
[15:01:04.666] <TB1>     INFO: Test took 4677ms.
[15:01:04.669] <TB1>     INFO: scanning low vcal = 70
[15:01:05.093] <TB1>     INFO: Expecting 41600 events.
[15:01:09.346] <TB1>     INFO: 41600 events read in total (3538ms).
[15:01:09.347] <TB1>     INFO: Test took 4678ms.
[15:01:09.350] <TB1>     INFO: scanning low vcal = 80
[15:01:09.773] <TB1>     INFO: Expecting 41600 events.
[15:01:14.037] <TB1>     INFO: 41600 events read in total (3549ms).
[15:01:14.038] <TB1>     INFO: Test took 4687ms.
[15:01:14.041] <TB1>     INFO: scanning low vcal = 90
[15:01:14.463] <TB1>     INFO: Expecting 41600 events.
[15:01:18.729] <TB1>     INFO: 41600 events read in total (3551ms).
[15:01:18.730] <TB1>     INFO: Test took 4689ms.
[15:01:18.734] <TB1>     INFO: scanning low vcal = 100
[15:01:19.155] <TB1>     INFO: Expecting 41600 events.
[15:01:23.544] <TB1>     INFO: 41600 events read in total (3674ms).
[15:01:23.545] <TB1>     INFO: Test took 4811ms.
[15:01:23.549] <TB1>     INFO: scanning low vcal = 110
[15:01:23.971] <TB1>     INFO: Expecting 41600 events.
[15:01:28.227] <TB1>     INFO: 41600 events read in total (3541ms).
[15:01:28.228] <TB1>     INFO: Test took 4679ms.
[15:01:28.231] <TB1>     INFO: scanning low vcal = 120
[15:01:28.653] <TB1>     INFO: Expecting 41600 events.
[15:01:32.918] <TB1>     INFO: 41600 events read in total (3552ms).
[15:01:32.919] <TB1>     INFO: Test took 4688ms.
[15:01:32.922] <TB1>     INFO: scanning low vcal = 130
[15:01:33.343] <TB1>     INFO: Expecting 41600 events.
[15:01:37.592] <TB1>     INFO: 41600 events read in total (3534ms).
[15:01:37.592] <TB1>     INFO: Test took 4670ms.
[15:01:37.596] <TB1>     INFO: scanning low vcal = 140
[15:01:38.017] <TB1>     INFO: Expecting 41600 events.
[15:01:42.258] <TB1>     INFO: 41600 events read in total (3526ms).
[15:01:42.259] <TB1>     INFO: Test took 4663ms.
[15:01:42.262] <TB1>     INFO: scanning low vcal = 150
[15:01:42.686] <TB1>     INFO: Expecting 41600 events.
[15:01:46.949] <TB1>     INFO: 41600 events read in total (3548ms).
[15:01:46.949] <TB1>     INFO: Test took 4687ms.
[15:01:46.952] <TB1>     INFO: scanning low vcal = 160
[15:01:47.375] <TB1>     INFO: Expecting 41600 events.
[15:01:51.634] <TB1>     INFO: 41600 events read in total (3544ms).
[15:01:51.634] <TB1>     INFO: Test took 4682ms.
[15:01:51.638] <TB1>     INFO: scanning low vcal = 170
[15:01:52.060] <TB1>     INFO: Expecting 41600 events.
[15:01:56.321] <TB1>     INFO: 41600 events read in total (3546ms).
[15:01:56.322] <TB1>     INFO: Test took 4684ms.
[15:01:56.327] <TB1>     INFO: scanning low vcal = 180
[15:01:56.745] <TB1>     INFO: Expecting 41600 events.
[15:02:00.001] <TB1>     INFO: 41600 events read in total (3541ms).
[15:02:00.002] <TB1>     INFO: Test took 4675ms.
[15:02:01.006] <TB1>     INFO: scanning low vcal = 190
[15:02:01.424] <TB1>     INFO: Expecting 41600 events.
[15:02:05.687] <TB1>     INFO: 41600 events read in total (3548ms).
[15:02:05.687] <TB1>     INFO: Test took 4681ms.
[15:02:05.691] <TB1>     INFO: scanning low vcal = 200
[15:02:06.112] <TB1>     INFO: Expecting 41600 events.
[15:02:10.373] <TB1>     INFO: 41600 events read in total (3546ms).
[15:02:10.374] <TB1>     INFO: Test took 4683ms.
[15:02:10.377] <TB1>     INFO: scanning low vcal = 210
[15:02:10.797] <TB1>     INFO: Expecting 41600 events.
[15:02:15.050] <TB1>     INFO: 41600 events read in total (3538ms).
[15:02:15.051] <TB1>     INFO: Test took 4674ms.
[15:02:15.054] <TB1>     INFO: scanning low vcal = 220
[15:02:15.476] <TB1>     INFO: Expecting 41600 events.
[15:02:19.722] <TB1>     INFO: 41600 events read in total (3531ms).
[15:02:19.723] <TB1>     INFO: Test took 4669ms.
[15:02:19.726] <TB1>     INFO: scanning low vcal = 230
[15:02:20.148] <TB1>     INFO: Expecting 41600 events.
[15:02:24.412] <TB1>     INFO: 41600 events read in total (3549ms).
[15:02:24.412] <TB1>     INFO: Test took 4686ms.
[15:02:24.416] <TB1>     INFO: scanning low vcal = 240
[15:02:24.837] <TB1>     INFO: Expecting 41600 events.
[15:02:29.099] <TB1>     INFO: 41600 events read in total (3547ms).
[15:02:29.100] <TB1>     INFO: Test took 4684ms.
[15:02:29.102] <TB1>     INFO: scanning low vcal = 250
[15:02:29.522] <TB1>     INFO: Expecting 41600 events.
[15:02:33.769] <TB1>     INFO: 41600 events read in total (3532ms).
[15:02:33.769] <TB1>     INFO: Test took 4666ms.
[15:02:33.774] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:02:34.193] <TB1>     INFO: Expecting 41600 events.
[15:02:38.447] <TB1>     INFO: 41600 events read in total (3539ms).
[15:02:38.448] <TB1>     INFO: Test took 4673ms.
[15:02:38.451] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:02:38.874] <TB1>     INFO: Expecting 41600 events.
[15:02:43.133] <TB1>     INFO: 41600 events read in total (3544ms).
[15:02:43.134] <TB1>     INFO: Test took 4683ms.
[15:02:43.137] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:02:43.561] <TB1>     INFO: Expecting 41600 events.
[15:02:47.815] <TB1>     INFO: 41600 events read in total (3539ms).
[15:02:47.816] <TB1>     INFO: Test took 4679ms.
[15:02:47.819] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:02:48.243] <TB1>     INFO: Expecting 41600 events.
[15:02:52.496] <TB1>     INFO: 41600 events read in total (3538ms).
[15:02:52.496] <TB1>     INFO: Test took 4677ms.
[15:02:52.499] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:02:52.924] <TB1>     INFO: Expecting 41600 events.
[15:02:57.172] <TB1>     INFO: 41600 events read in total (3533ms).
[15:02:57.173] <TB1>     INFO: Test took 4674ms.
[15:02:57.715] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:02:57.718] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:02:57.718] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:02:57.718] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:02:57.718] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:02:57.718] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:02:57.719] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:02:57.719] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:02:57.719] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:02:57.719] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:02:57.719] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:02:57.720] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:02:57.720] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:02:57.720] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:02:57.720] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:02:57.720] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:02:57.720] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:03:37.023] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:03:37.023] <TB1>     INFO: non-linearity mean:  0.964 0.963 0.963 0.962 0.969 0.964 0.959 0.964 0.966 0.962 0.963 0.963 0.960 0.962 0.958 0.963
[15:03:37.023] <TB1>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.005 0.005 0.005 0.006 0.005 0.005 0.005 0.004 0.006 0.004 0.005 0.006 0.005
[15:03:37.023] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:03:37.046] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:03:37.068] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:03:37.091] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:03:37.113] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:03:37.135] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:03:37.157] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:03:37.179] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:03:37.201] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:03:37.223] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:03:37.244] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:03:37.266] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:03:37.288] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:03:37.310] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:03:37.332] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:03:37.354] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-D-NN_FPIXTest-17C-Nebraska-160505-1340_2016-05-05_13h40m_1462473629//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:03:37.376] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:03:37.376] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:03:37.383] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:03:37.383] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:03:37.386] <TB1>     INFO: ######################################################################
[15:03:37.386] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:03:37.386] <TB1>     INFO: ######################################################################
[15:03:37.389] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:03:37.400] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:03:37.400] <TB1>     INFO:     run 1 of 1
[15:03:37.400] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:03:37.742] <TB1>     INFO: Expecting 3120000 events.
[15:04:27.348] <TB1>     INFO: 1244010 events read in total (48891ms).
[15:05:16.396] <TB1>     INFO: 2485120 events read in total (97939ms).
[15:05:41.487] <TB1>     INFO: 3120000 events read in total (123031ms).
[15:05:41.542] <TB1>     INFO: Test took 124143ms.
[15:05:41.630] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:41.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:43.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:44.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:46.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:47.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:48.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:50.519] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:52.049] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:53.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:54.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:56.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:57.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:59.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:00.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:02.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:03.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:05.067] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395087872
[15:06:05.101] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:06:05.101] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8999, RMS = 1.99864
[15:06:05.101] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:06:05.101] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:06:05.101] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1962, RMS = 1.74879
[15:06:05.101] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:06:05.103] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:06:05.103] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.1626, RMS = 1.97192
[15:06:05.103] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:06:05.103] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:06:05.103] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5708, RMS = 2.36403
[15:06:05.103] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:05.104] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:06:05.104] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1968, RMS = 1.5259
[15:06:05.104] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:06:05.104] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:06:05.104] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.9406, RMS = 1.70554
[15:06:05.104] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:06:05.105] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:06:05.105] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.7921, RMS = 1.97335
[15:06:05.106] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[15:06:05.106] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:06:05.106] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.9254, RMS = 1.84004
[15:06:05.106] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:06:05.107] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:06:05.107] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.047, RMS = 1.86634
[15:06:05.107] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:06:05.107] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:06:05.107] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8006, RMS = 1.83362
[15:06:05.107] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:06:05.108] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:06:05.108] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.1918, RMS = 1.66453
[15:06:05.108] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:06:05.108] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:06:05.108] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1765, RMS = 1.95413
[15:06:05.108] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:06:05.109] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:06:05.110] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0999, RMS = 2.09683
[15:06:05.110] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:06:05.110] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:06:05.110] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5294, RMS = 2.60047
[15:06:05.110] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:06:05.111] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:06:05.111] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.9231, RMS = 2.4798
[15:06:05.111] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:05.111] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:06:05.111] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1329, RMS = 2.66553
[15:06:05.111] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:05.112] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:06:05.112] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.9971, RMS = 2.19145
[15:06:05.112] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:06:05.112] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:06:05.112] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2265, RMS = 2.61665
[15:06:05.112] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:05.114] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:06:05.114] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.384, RMS = 2.41801
[15:06:05.114] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:06:05.114] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:06:05.114] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2767, RMS = 2.56209
[15:06:05.114] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:06:05.115] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:06:05.115] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7506, RMS = 1.71686
[15:06:05.115] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:06:05.115] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:06:05.115] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3223, RMS = 1.6438
[15:06:05.115] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:06:05.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:06:05.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.0989, RMS = 2.00055
[15:06:05.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:06:05.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:06:05.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.9395, RMS = 1.80985
[15:06:05.116] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:06:05.117] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:06:05.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.9471, RMS = 1.60306
[15:06:05.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:06:05.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:06:05.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6503, RMS = 1.72042
[15:06:05.118] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:06:05.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:06:05.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1334, RMS = 1.31015
[15:06:05.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:06:05.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:06:05.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8051, RMS = 1.25107
[15:06:05.119] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:06:05.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:06:05.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4237, RMS = 1.20437
[15:06:05.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:06:05.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:06:05.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0353, RMS = 1.49595
[15:06:05.120] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:06:05.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:06:05.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.977, RMS = 1.35344
[15:06:05.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:05.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:06:05.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9749, RMS = 1.48927
[15:06:05.121] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:05.124] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:06:05.124] <TB1>     INFO: number of dead bumps (per ROC):     0    0    2    0    0    0    0    0    5    2    0    0    0    1    6   13
[15:06:05.124] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:06:05.222] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:06:05.222] <TB1>     INFO: enter test to run
[15:06:05.222] <TB1>     INFO:   test:  no parameter change
[15:06:05.223] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:06:05.224] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 474.3mA
[15:06:05.224] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[15:06:05.224] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:06:05.775] <TB1>    QUIET: Connection to board 26 closed.
[15:06:05.778] <TB1>     INFO: pXar: this is the end, my friend
[15:06:05.778] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
