{"files":[{"patch":"@@ -2872,0 +2872,18 @@\n+\/\/ rotate right with shift bits\n+void MacroAssembler::ror(Register dst, Register src, Register shift, Register tmp)\n+{\n+  if (UseZbb) {\n+    ror(dst, src, shift);\n+    return;\n+  }\n+\n+  assert_different_registers(dst, tmp);\n+  assert_different_registers(src, tmp);\n+\n+  mv(tmp, 64);\n+  sub(tmp, tmp, shift);\n+  sll(tmp, src, tmp);\n+  srl(dst, src, shift);\n+  orr(dst, dst, tmp);\n+}\n+\n@@ -4546,1 +4564,1 @@\n-  ror_reg(r_bitmap, r_bitmap, slot);\n+  ror(r_bitmap, r_bitmap, slot);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":19,"deletions":1,"binary":false,"changes":20,"status":"modified"},{"patch":"@@ -964,0 +964,1 @@\n+  void ror(Register dst, Register src, Register shift, Register tmp = t0);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"}]}