0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd,1712077263,vhdl,,,,c_addsub_0,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd,1712079510,vhdl,,,,mult_gen_0,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.srcs/sim_1/new/tb_add_mul.v,1712224648,verilog,,,,clock;tb_add_mul,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.srcs/sources_1/new/add_mul.v,1712085775,verilog,,C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.srcs/sources_1/new/delay_line.v,,add_mul,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.srcs/sources_1/new/delay_line.v,1712087604,verilog,,C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.srcs/sources_1/new/delay_module.v,,delay_line,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.srcs/sources_1/new/delay_module.v,1712084050,verilog,,C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_add_mul/MP_lab4_add_mul.srcs/sim_1/new/tb_add_mul.v,,delay_module,,,,,,,,
