{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/constdec.html", "content": "<meta http-equiv=\"Content-Type\" content=\"text/html; charset=US-ASCII\">\n<base href=\"http://www.vdlande.com/VHDL/constdec.html\"><div style=\"margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff\"><div style=\"margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left\">This is Google&#39;s cache of <a href=\"http://www.vdlande.com/VHDL/constdec.html\" style=\"text-decoration:underline;color:#00c\">http://www.vdlande.com/VHDL/constdec.html</a>. It is a snapshot of the page as it appeared on Oct 15, 2009 21:50:53 GMT. The <a href=\"http://www.vdlande.com/VHDL/constdec.html\" style=\"text-decoration:underline;color:#00c\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration:underline;color:#00c\">Learn more</a><br><br><div style=\"float:right\"><a href=\"http://74.125.155.132/search?q=cache:jX32pivPCZwJ:www.vdlande.com/VHDL/constdec.html+site:www.vdlande.com+vhdl+constdec&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1\" style=\"text-decoration:underline;color:#00c\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background:#ffff66;color:black;font-weight:bold\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight:bold\">constdec</span>&nbsp;&nbsp;</div></div></div><div style=\"position:relative\">\n<HTML>\r\n<HEAD>\r\n<TITLE>VHDL Reference Guide - Constant Declaration</TITLE>\r\n</HEAD>\r\n<BODY BGCOLOR=\"mintcream\">\r\n\r\n<DIV ALIGN=CENTER>\r\n<TABLE BORDER=0 CELLPADDING=5>\r\n<CAPTION><B>Constant Declaration</B></CAPTION>\r\n<TR><TD COLSPAN=3><HR></TD></TR>\r\n<TR>\r\n<TD BGCOLOR=\"lightcyan\">Declaration</TD>\r\n<TD>---- used in ----></TD>\r\n<TD BGCOLOR=\"lightgreen\">Entity<br>Package<br>Process<br>Architecture<br>Procedure<br>Function</TD>\r\n</TR>\r\n</TABLE>\r\n\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>\r\n<TR>\r\n<TD><pre>\r\nconstant constant_name : type := value;\r\n</pre></TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n\r\n\r\n<DIV ALIGN=CENTER>\r\nSee LRM section 4.3.1.1\r\n\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\n<DIV ALIGN=left>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD><pre>\r\nconstant BUS_WIDTH : integer := 8;\r\nconstant FOUR_ONES :\r\n       std_logic_vector(3 downto 0):= \"1111\";\r\n\r\nconstant PERIOD : time := 10 ns;\r\nconstant MAX_SIM_TIME : time:= 50 * PERIOD;\r\n</pre>\r\n</TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>The values of array constants of types other than stribg, bit_vector\r\nand std_logic_vector, must be set using aggregates.<pre>\r\ntype T_CLOCK_TIME is ARRAY(3 downto 0) of\r\n    integer range 0 to 9;\r\nconstant TWELVE_O_CLOCK :\r\n    T_CLOCK_TIME := (1,2,0,0);\r\n</pre></TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<DIV ALIGN=right>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>In a package, a constant may be <b>deferred</b>. This means its\r\nvalue is defined in the package body. the value may be changed by\r\nre-analysing only the package body.<pre>\r\npackage P is\r\n  constant C : integer;\r\nend P;\r\n\r\npackage body P is\r\n  constant C : integer := 200;\r\nend P;\r\n</pre></TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n<DIV ALIGN=center>\r\n<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>\r\n<TR>\r\n<TD>Provided they are of the correct type, constants may be used in any\r\nexpression. They may be associated with generics of component instances\r\nand passed into procedures.<pre>\r\nprocess\r\n  type T_DATA is array (0 to 3)\r\n        of bit_vector(7 downto 0);\r\n  constant DATA : T_DATA :=\r\n            (\"00001000\",\r\n             \"00010001\",\r\n             \"00100010\",\r\n             \"01000011\");\r\nbegin\r\n  for I in DATA'range loop\r\n    serialize_byte(DATA(I),DOUT);\r\n  end loop;\r\nend process;\r\n</pre></TD>\r\n</TR>\r\n</TABLE>\r\n</DIV>\r\n\r\n\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0 align=center>\r\n<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n</DIV>\r\n\r\nConstants are supported for synthesis, providing they are of a type\r\nacceptable to the logic synthesis tool. They are either synthesised as\r\nconnections to logic '1' or '0', or are used to help minimise the number\r\nof gatyes required. Deferred constants may not bwe supported.\r\n\r\n<DIV ALIGN=CENTER>\r\n<P><TABLE BORDER=0>\r\n<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>\r\n</TABLE><P>\r\n\r\nConstants and constant expressions may also be associated with input\r\nports of component instances in <b style=\"color:black;background-color:#ffff66\">VHDL</b>-93. In <b style=\"color:black;background-color:#ffff66\">VHDL</b>-87 this was only\r\npossible via an intermediate signal.\r\n\r\n</DIV>\r\n\r\n<HR WIDTH=\"80%\">\r\n<div align=center>\r\n<a href=\"confspec.htm\"><img border=0 src=\"../../images/left.gif\"></a>\r\n<a href=\"index.htm\"><img border=0 src=\"../../images/up.gif\"></a>\r\n<a href=\"entity.htm\"><img border=0 src=\"../../images/right.gif\"></a>\r\n</div>\r\n\r\n<HR WIDTH=\"80%\">\r\n</BODY>\r\n</HTML>\r\n", "encoding": "ascii"}