/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_22z;
  reg [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  reg [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(in_data[163] & celloutsig_1_10z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z & celloutsig_0_2z[0]);
  assign celloutsig_0_4z = celloutsig_0_1z[18:16] + celloutsig_0_2z[4:2];
  assign celloutsig_0_14z = { celloutsig_0_11z[18:10], celloutsig_0_13z } + { in_data[57:51], celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_14z[8:6] / { 1'h1, celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, celloutsig_1_3z[2:0] };
  assign celloutsig_1_18z = celloutsig_1_2z == celloutsig_1_14z[5:3];
  assign celloutsig_1_7z = in_data[150:148] >= { celloutsig_1_3z[3:2], celloutsig_1_6z };
  assign celloutsig_0_18z = celloutsig_0_14z[7:2] && { celloutsig_0_6z[7:3], celloutsig_0_13z };
  assign celloutsig_0_7z = ! { celloutsig_0_1z[21:9], celloutsig_0_3z };
  assign celloutsig_1_10z = in_data[123:121] < in_data[172:170];
  assign celloutsig_0_12z = celloutsig_0_11z[17:13] < { celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign celloutsig_0_5z = in_data[81] ? { in_data[21:19], celloutsig_0_3z, celloutsig_0_3z } : celloutsig_0_1z[19:9];
  assign celloutsig_0_1z = in_data[35] ? { in_data[54:36], 1'h1, in_data[34:33] } : in_data[67:46];
  assign celloutsig_0_22z = celloutsig_0_3z[3] ? { celloutsig_0_9z, 1'h1, celloutsig_0_3z[2:0], 1'h1, celloutsig_0_0z, celloutsig_0_20z } : celloutsig_0_14z;
  assign celloutsig_1_8z[4:0] = celloutsig_1_0z[3] ? { celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_6z } : { celloutsig_1_0z[4], 1'h0, celloutsig_1_0z[2:0] };
  assign celloutsig_0_3z = ~ celloutsig_0_2z[3:0];
  assign celloutsig_1_1z = | in_data[158:156];
  assign celloutsig_0_9z = celloutsig_0_1z[14] & celloutsig_0_3z[3];
  assign celloutsig_0_8z = | in_data[32:30];
  assign celloutsig_1_6z = | { celloutsig_1_2z, in_data[122:121] };
  assign celloutsig_0_20z = ~^ { celloutsig_0_6z[5], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_1_11z = ^ { celloutsig_1_3z[1:0], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_13z = ^ { celloutsig_0_1z[17:13], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[35:33] << in_data[47:45];
  assign celloutsig_1_3z = celloutsig_1_0z[3:0] >>> celloutsig_1_0z[4:1];
  assign celloutsig_1_13z = { celloutsig_1_3z[3:2], celloutsig_1_8z[4:1] } ^ { celloutsig_1_8z[3], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_14z = in_data[188:177] ^ { celloutsig_1_13z[4:1], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_11z = in_data[91:68] ^ { celloutsig_0_1z[19:5], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[175:171] ^ in_data[150:146];
  always_latch
    if (clkin_data[96]) celloutsig_0_6z = 18'h00000;
    else if (clkin_data[32]) celloutsig_0_6z = { celloutsig_0_1z[19:5], celloutsig_0_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_2z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_2z = in_data[136:134];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_2z = { celloutsig_0_1z[4:3], celloutsig_0_0z };
  assign celloutsig_1_8z[6:5] = celloutsig_1_3z[3:2];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_22z };
endmodule
