/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* A0 */
#define A0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A0_0_INBUF_ENABLED 0u
#define A0_0_INIT_DRIVESTATE 1u
#define A0_0_INIT_MUXSEL 0u
#define A0_0_INPUT_SYNC 2u
#define A0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A0_0_NUM 0u
#define A0_0_PORT GPIO_PRT10
#define A0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A0_INBUF_ENABLED 0u
#define A0_INIT_DRIVESTATE 1u
#define A0_INIT_MUXSEL 0u
#define A0_INPUT_SYNC 2u
#define A0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A0_NUM 0u
#define A0_PORT GPIO_PRT10
#define A0_SLEWRATE CY_GPIO_SLEW_FAST
#define A0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A1 */
#define A1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A1_0_INBUF_ENABLED 0u
#define A1_0_INIT_DRIVESTATE 1u
#define A1_0_INIT_MUXSEL 0u
#define A1_0_INPUT_SYNC 2u
#define A1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A1_0_NUM 1u
#define A1_0_PORT GPIO_PRT10
#define A1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A1_DRIVEMODE CY_GPIO_DM_ANALOG
#define A1_INBUF_ENABLED 0u
#define A1_INIT_DRIVESTATE 1u
#define A1_INIT_MUXSEL 0u
#define A1_INPUT_SYNC 2u
#define A1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A1_NUM 1u
#define A1_PORT GPIO_PRT10
#define A1_SLEWRATE CY_GPIO_SLEW_FAST
#define A1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A2 */
#define A2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A2_0_INBUF_ENABLED 0u
#define A2_0_INIT_DRIVESTATE 1u
#define A2_0_INIT_MUXSEL 0u
#define A2_0_INPUT_SYNC 2u
#define A2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A2_0_NUM 2u
#define A2_0_PORT GPIO_PRT10
#define A2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A2_DRIVEMODE CY_GPIO_DM_ANALOG
#define A2_INBUF_ENABLED 0u
#define A2_INIT_DRIVESTATE 1u
#define A2_INIT_MUXSEL 0u
#define A2_INPUT_SYNC 2u
#define A2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A2_NUM 2u
#define A2_PORT GPIO_PRT10
#define A2_SLEWRATE CY_GPIO_SLEW_FAST
#define A2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A3 */
#define A3_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A3_0_INBUF_ENABLED 0u
#define A3_0_INIT_DRIVESTATE 1u
#define A3_0_INIT_MUXSEL 0u
#define A3_0_INPUT_SYNC 2u
#define A3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A3_0_NUM 3u
#define A3_0_PORT GPIO_PRT10
#define A3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A3_DRIVEMODE CY_GPIO_DM_ANALOG
#define A3_INBUF_ENABLED 0u
#define A3_INIT_DRIVESTATE 1u
#define A3_INIT_MUXSEL 0u
#define A3_INPUT_SYNC 2u
#define A3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A3_NUM 3u
#define A3_PORT GPIO_PRT10
#define A3_SLEWRATE CY_GPIO_SLEW_FAST
#define A3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A4 */
#define A4_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A4_0_INBUF_ENABLED 0u
#define A4_0_INIT_DRIVESTATE 1u
#define A4_0_INIT_MUXSEL 0u
#define A4_0_INPUT_SYNC 2u
#define A4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A4_0_NUM 4u
#define A4_0_PORT GPIO_PRT10
#define A4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A4_DRIVEMODE CY_GPIO_DM_ANALOG
#define A4_INBUF_ENABLED 0u
#define A4_INIT_DRIVESTATE 1u
#define A4_INIT_MUXSEL 0u
#define A4_INPUT_SYNC 2u
#define A4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A4_NUM 4u
#define A4_PORT GPIO_PRT10
#define A4_SLEWRATE CY_GPIO_SLEW_FAST
#define A4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A5 */
#define A5_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A5_0_INBUF_ENABLED 0u
#define A5_0_INIT_DRIVESTATE 1u
#define A5_0_INIT_MUXSEL 0u
#define A5_0_INPUT_SYNC 2u
#define A5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A5_0_NUM 5u
#define A5_0_PORT GPIO_PRT10
#define A5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A5_DRIVEMODE CY_GPIO_DM_ANALOG
#define A5_INBUF_ENABLED 0u
#define A5_INIT_DRIVESTATE 1u
#define A5_INIT_MUXSEL 0u
#define A5_INPUT_SYNC 2u
#define A5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A5_NUM 5u
#define A5_PORT GPIO_PRT10
#define A5_SLEWRATE CY_GPIO_SLEW_FAST
#define A5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A6 */
#define A6_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A6_0_INBUF_ENABLED 0u
#define A6_0_INIT_DRIVESTATE 1u
#define A6_0_INIT_MUXSEL 0u
#define A6_0_INPUT_SYNC 2u
#define A6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A6_0_NUM 6u
#define A6_0_PORT GPIO_PRT10
#define A6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A6_DRIVEMODE CY_GPIO_DM_ANALOG
#define A6_INBUF_ENABLED 0u
#define A6_INIT_DRIVESTATE 1u
#define A6_INIT_MUXSEL 0u
#define A6_INPUT_SYNC 2u
#define A6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A6_NUM 6u
#define A6_PORT GPIO_PRT10
#define A6_SLEWRATE CY_GPIO_SLEW_FAST
#define A6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* D0 */
#define D0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D0_0_INBUF_ENABLED 0u
#define D0_0_INIT_DRIVESTATE 1u
#define D0_0_INIT_MUXSEL 0u
#define D0_0_INPUT_SYNC 2u
#define D0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D0_0_NUM 0u
#define D0_0_PORT GPIO_PRT9
#define D0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define D0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define D0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D0_INBUF_ENABLED 0u
#define D0_INIT_DRIVESTATE 1u
#define D0_INIT_MUXSEL 0u
#define D0_INPUT_SYNC 2u
#define D0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D0_NUM 0u
#define D0_PORT GPIO_PRT9
#define D0_SLEWRATE CY_GPIO_SLEW_FAST
#define D0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* D1 */
#define D1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D1_0_INBUF_ENABLED 0u
#define D1_0_INIT_DRIVESTATE 1u
#define D1_0_INIT_MUXSEL 0u
#define D1_0_INPUT_SYNC 2u
#define D1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D1_0_NUM 1u
#define D1_0_PORT GPIO_PRT9
#define D1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define D1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define D1_DRIVEMODE CY_GPIO_DM_ANALOG
#define D1_INBUF_ENABLED 0u
#define D1_INIT_DRIVESTATE 1u
#define D1_INIT_MUXSEL 0u
#define D1_INPUT_SYNC 2u
#define D1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D1_NUM 1u
#define D1_PORT GPIO_PRT9
#define D1_SLEWRATE CY_GPIO_SLEW_FAST
#define D1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* D2 */
#define D2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D2_0_INBUF_ENABLED 0u
#define D2_0_INIT_DRIVESTATE 1u
#define D2_0_INIT_MUXSEL 0u
#define D2_0_INPUT_SYNC 2u
#define D2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D2_0_NUM 2u
#define D2_0_PORT GPIO_PRT9
#define D2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define D2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define D2_DRIVEMODE CY_GPIO_DM_ANALOG
#define D2_INBUF_ENABLED 0u
#define D2_INIT_DRIVESTATE 1u
#define D2_INIT_MUXSEL 0u
#define D2_INPUT_SYNC 2u
#define D2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D2_NUM 2u
#define D2_PORT GPIO_PRT9
#define D2_SLEWRATE CY_GPIO_SLEW_FAST
#define D2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* D3 */
#define D3_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D3_0_INBUF_ENABLED 0u
#define D3_0_INIT_DRIVESTATE 1u
#define D3_0_INIT_MUXSEL 0u
#define D3_0_INPUT_SYNC 2u
#define D3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D3_0_NUM 7u
#define D3_0_PORT GPIO_PRT9
#define D3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define D3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define D3_DRIVEMODE CY_GPIO_DM_ANALOG
#define D3_INBUF_ENABLED 0u
#define D3_INIT_DRIVESTATE 1u
#define D3_INIT_MUXSEL 0u
#define D3_INPUT_SYNC 2u
#define D3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D3_NUM 7u
#define D3_PORT GPIO_PRT9
#define D3_SLEWRATE CY_GPIO_SLEW_FAST
#define D3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* D4 */
#define D4_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D4_0_INBUF_ENABLED 0u
#define D4_0_INIT_DRIVESTATE 1u
#define D4_0_INIT_MUXSEL 0u
#define D4_0_INPUT_SYNC 2u
#define D4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D4_0_NUM 4u
#define D4_0_PORT GPIO_PRT9
#define D4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define D4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define D4_DRIVEMODE CY_GPIO_DM_ANALOG
#define D4_INBUF_ENABLED 0u
#define D4_INIT_DRIVESTATE 1u
#define D4_INIT_MUXSEL 0u
#define D4_INPUT_SYNC 2u
#define D4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D4_NUM 4u
#define D4_PORT GPIO_PRT9
#define D4_SLEWRATE CY_GPIO_SLEW_FAST
#define D4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* D5 */
#define D5_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D5_0_INBUF_ENABLED 0u
#define D5_0_INIT_DRIVESTATE 1u
#define D5_0_INIT_MUXSEL 0u
#define D5_0_INPUT_SYNC 2u
#define D5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D5_0_NUM 5u
#define D5_0_PORT GPIO_PRT9
#define D5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define D5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define D5_DRIVEMODE CY_GPIO_DM_ANALOG
#define D5_INBUF_ENABLED 0u
#define D5_INIT_DRIVESTATE 1u
#define D5_INIT_MUXSEL 0u
#define D5_INPUT_SYNC 2u
#define D5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D5_NUM 5u
#define D5_PORT GPIO_PRT9
#define D5_SLEWRATE CY_GPIO_SLEW_FAST
#define D5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* D6 */
#define D6_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define D6_0_INBUF_ENABLED 0u
#define D6_0_INIT_DRIVESTATE 1u
#define D6_0_INIT_MUXSEL 5u
#define D6_0_INPUT_SYNC 2u
#define D6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D6_0_NUM 6u
#define D6_0_PORT GPIO_PRT9
#define D6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define D6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define D6_DRIVEMODE CY_GPIO_DM_ANALOG
#define D6_INBUF_ENABLED 0u
#define D6_INIT_DRIVESTATE 1u
#define D6_INIT_MUXSEL 5u
#define D6_INPUT_SYNC 2u
#define D6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define D6_NUM 6u
#define D6_PORT GPIO_PRT9
#define D6_SLEWRATE CY_GPIO_SLEW_FAST
#define D6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Debug */
#define Debug_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Debug_0_INBUF_ENABLED 0u
#define Debug_0_INIT_DRIVESTATE 0u
#define Debug_0_INIT_MUXSEL 0u
#define Debug_0_INPUT_SYNC 2u
#define Debug_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Debug_0_NUM 0u
#define Debug_0_PORT GPIO_PRT12
#define Debug_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Debug_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Debug_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Debug_INBUF_ENABLED 0u
#define Debug_INIT_DRIVESTATE 0u
#define Debug_INIT_MUXSEL 0u
#define Debug_INPUT_SYNC 2u
#define Debug_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Debug_NUM 0u
#define Debug_PORT GPIO_PRT12
#define Debug_SLEWRATE CY_GPIO_SLEW_FAST
#define Debug_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* WS_SPI_ss0_m */
#define WS_SPI_ss0_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS_SPI_ss0_m_0_INBUF_ENABLED 0u
#define WS_SPI_ss0_m_0_INIT_DRIVESTATE 1u
#define WS_SPI_ss0_m_0_INIT_MUXSEL 20u
#define WS_SPI_ss0_m_0_INPUT_SYNC 2u
#define WS_SPI_ss0_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS_SPI_ss0_m_0_NUM 3u
#define WS_SPI_ss0_m_0_PORT GPIO_PRT12
#define WS_SPI_ss0_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define WS_SPI_ss0_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define WS_SPI_ss0_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS_SPI_ss0_m_INBUF_ENABLED 0u
#define WS_SPI_ss0_m_INIT_DRIVESTATE 1u
#define WS_SPI_ss0_m_INIT_MUXSEL 20u
#define WS_SPI_ss0_m_INPUT_SYNC 2u
#define WS_SPI_ss0_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS_SPI_ss0_m_NUM 3u
#define WS_SPI_ss0_m_PORT GPIO_PRT12
#define WS_SPI_ss0_m_SLEWRATE CY_GPIO_SLEW_FAST
#define WS_SPI_ss0_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* WS_SPI_mosi_m */
#define WS_SPI_mosi_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS_SPI_mosi_m_0_INBUF_ENABLED 0u
#define WS_SPI_mosi_m_0_INIT_DRIVESTATE 1u
#define WS_SPI_mosi_m_0_INIT_MUXSEL 20u
#define WS_SPI_mosi_m_0_INPUT_SYNC 2u
#define WS_SPI_mosi_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS_SPI_mosi_m_0_NUM 0u
#define WS_SPI_mosi_m_0_PORT GPIO_PRT13
#define WS_SPI_mosi_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define WS_SPI_mosi_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define WS_SPI_mosi_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS_SPI_mosi_m_INBUF_ENABLED 0u
#define WS_SPI_mosi_m_INIT_DRIVESTATE 1u
#define WS_SPI_mosi_m_INIT_MUXSEL 20u
#define WS_SPI_mosi_m_INPUT_SYNC 2u
#define WS_SPI_mosi_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS_SPI_mosi_m_NUM 0u
#define WS_SPI_mosi_m_PORT GPIO_PRT13
#define WS_SPI_mosi_m_SLEWRATE CY_GPIO_SLEW_FAST
#define WS_SPI_mosi_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* WS_SPI_sclk_m */
#define WS_SPI_sclk_m_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS_SPI_sclk_m_0_INBUF_ENABLED 0u
#define WS_SPI_sclk_m_0_INIT_DRIVESTATE 1u
#define WS_SPI_sclk_m_0_INIT_MUXSEL 20u
#define WS_SPI_sclk_m_0_INPUT_SYNC 2u
#define WS_SPI_sclk_m_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS_SPI_sclk_m_0_NUM 2u
#define WS_SPI_sclk_m_0_PORT GPIO_PRT12
#define WS_SPI_sclk_m_0_SLEWRATE CY_GPIO_SLEW_FAST
#define WS_SPI_sclk_m_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define WS_SPI_sclk_m_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS_SPI_sclk_m_INBUF_ENABLED 0u
#define WS_SPI_sclk_m_INIT_DRIVESTATE 1u
#define WS_SPI_sclk_m_INIT_MUXSEL 20u
#define WS_SPI_sclk_m_INPUT_SYNC 2u
#define WS_SPI_sclk_m_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS_SPI_sclk_m_NUM 2u
#define WS_SPI_sclk_m_PORT GPIO_PRT12
#define WS_SPI_sclk_m_SLEWRATE CY_GPIO_SLEW_FAST
#define WS_SPI_sclk_m_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_Advertisement */
#define LED_Advertisement_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_Advertisement_0_INBUF_ENABLED 0u
#define LED_Advertisement_0_INIT_DRIVESTATE 1u
#define LED_Advertisement_0_INIT_MUXSEL 8u
#define LED_Advertisement_0_INPUT_SYNC 2u
#define LED_Advertisement_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_Advertisement_0_NUM 3u
#define LED_Advertisement_0_PORT GPIO_PRT0
#define LED_Advertisement_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_Advertisement_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_Advertisement_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_Advertisement_INBUF_ENABLED 0u
#define LED_Advertisement_INIT_DRIVESTATE 1u
#define LED_Advertisement_INIT_MUXSEL 8u
#define LED_Advertisement_INPUT_SYNC 2u
#define LED_Advertisement_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_Advertisement_NUM 3u
#define LED_Advertisement_PORT GPIO_PRT0
#define LED_Advertisement_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_Advertisement_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_ConnectStatus */
#define LED_ConnectStatus_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_ConnectStatus_0_INBUF_ENABLED 0u
#define LED_ConnectStatus_0_INIT_DRIVESTATE 1u
#define LED_ConnectStatus_0_INIT_MUXSEL 0u
#define LED_ConnectStatus_0_INPUT_SYNC 2u
#define LED_ConnectStatus_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_ConnectStatus_0_NUM 1u
#define LED_ConnectStatus_0_PORT GPIO_PRT11
#define LED_ConnectStatus_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_ConnectStatus_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_ConnectStatus_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LED_ConnectStatus_INBUF_ENABLED 0u
#define LED_ConnectStatus_INIT_DRIVESTATE 1u
#define LED_ConnectStatus_INIT_MUXSEL 0u
#define LED_ConnectStatus_INPUT_SYNC 2u
#define LED_ConnectStatus_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_ConnectStatus_NUM 1u
#define LED_ConnectStatus_PORT GPIO_PRT11
#define LED_ConnectStatus_SLEWRATE CY_GPIO_SLEW_FAST
#define LED_ConnectStatus_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
