#Start recording tcl command: 2/19/2019 15:47:33
#Project Location: D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/shiftRL00; Project name: shiftRL00
prj_project new -name "shiftRL00" -impl "shiftRL00" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
file copy -force -- "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/div00VHDL/div00.vhdl" "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/div00VHDL/osc00.vhdl" "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/div00VHDL/packagediv00.vhdl" "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/div00VHDL/topdiv00.vhdl" "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/shiftRL00/shiftRL00/source"
prj_src add "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/shiftRL00/shiftRL00/source/div00.vhdl" "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/shiftRL00/shiftRL00/source/osc00.vhdl" "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/shiftRL00/shiftRL00/source/packagediv00.vhdl" "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/shiftRL00/shiftRL00/source/topdiv00.vhdl"
prj_project save
prj_src add "D:/Sexto_Semestre/Arquitectura_Computadora/projectMachXO2/shiftRL00/shiftRL00.vhdl"
#Stop recording: 2/19/2019 15:55:14
