Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_Adder_behav --prj /home/mikel/Desktop/Project 6/Project 6.1/Binary_Adder/Binary_Adder.sim/sim_1/behav/test_Adder.prj xil_defaultlib.test_Adder xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.1/Binary_Adder/Binary_Adder.srcs/sources_1/new/Half_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adder
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.1/Binary_Adder/Binary_Adder.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.1/Binary_Adder/Binary_Adder.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 6/Project 6.1/Binary_Adder/Binary_Adder.srcs/sim_1/new/test_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Adder
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_adder
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.test_Adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_Adder_behav
