module updown_counter(q,reset,clk,up_down);
	input clk,up_down,reset;
	output reg [3:0] q;
	always @(posedge clk or posedge reset) 
	begin
		if (reset) 
		begin
        q <= 4'b0000; 
		end 
		else 
		begin
			if (up_down) 
			begin
				q <= q + 1; 
			end
			else 
			begin
				q <= q - 1;
			end
		end
	end
endmodule
