{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660008835671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660008835671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 08 20:33:55 2022 " "Processing started: Mon Aug 08 20:33:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660008835671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660008835671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off componentes -c componentes " "Command: quartus_map --read_settings_files=on --write_settings_files=off componentes -c componentes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660008835671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660008836250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660008836251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compuerta_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compuerta_or-func_compuerta_or " "Found design unit 1: compuerta_or-func_compuerta_or" {  } { { "compuerta_or.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_8_COMPONENTES/compuerta_or.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660008845049 ""} { "Info" "ISGN_ENTITY_NAME" "1 compuerta_or " "Found entity 1: compuerta_or" {  } { { "compuerta_or.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_8_COMPONENTES/compuerta_or.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660008845049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660008845049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medio_sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file medio_sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medio_sumador-func_medio_sumador " "Found design unit 1: medio_sumador-func_medio_sumador" {  } { { "medio_sumador.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_8_COMPONENTES/medio_sumador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660008845053 ""} { "Info" "ISGN_ENTITY_NAME" "1 medio_sumador " "Found entity 1: medio_sumador" {  } { { "medio_sumador.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_8_COMPONENTES/medio_sumador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660008845053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660008845053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes-func_componentes " "Found design unit 1: componentes-func_componentes" {  } { { "componentes.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_8_COMPONENTES/componentes.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660008845056 ""} { "Info" "ISGN_ENTITY_NAME" "1 componentes " "Found entity 1: componentes" {  } { { "componentes.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_8_COMPONENTES/componentes.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660008845056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660008845056 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "carry_medio1 medio_sumador.vhd(25) " "VHDL error at medio_sumador.vhd(25): object \"carry_medio1\" is used but not declared" {  } { { "medio_sumador.vhd" "" { Text "D:/Escritorio/FPGA - REPASO/EJEMPLO_8_COMPONENTES/medio_sumador.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1660008845078 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660008845179 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 08 20:34:05 2022 " "Processing ended: Mon Aug 08 20:34:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660008845179 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660008845179 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660008845179 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660008845179 ""}
