{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"send0"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"send0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"send0.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"17"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"send0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"send0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":8
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"send0.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"19"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":20
      , "name":"recv0"
      , "children":
      [
        {
          "type":"bb"
          , "id":21
          , "name":"recv0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"recv0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":26
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"recv0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"36"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"recv0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":27
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"recv0.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":29
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"38"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":40
      , "name":"send1"
      , "children":
      [
        {
          "type":"bb"
          , "id":41
          , "name":"send1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":42
          , "name":"send1.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"55"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":43
          , "name":"send1.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":44
          , "name":"send1.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":46
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":45
          , "name":"send1.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":50
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"9"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"57"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":58
      , "name":"recv1"
      , "children":
      [
        {
          "type":"bb"
          , "id":59
          , "name":"recv1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":60
          , "name":"recv1.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":64
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":61
          , "name":"recv1.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"74"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":62
          , "name":"recv1.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":65
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":63
          , "name":"recv1.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":67
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":75
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":""
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"76"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":39
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":9
      , "name":"ch_exchange1"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"1"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":11
      , "name":"ch_exchange2"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"1"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":47
      , "name":"ch_exchange3"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"1"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":49
      , "name":"ch_exchange4"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"1"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":30
      , "name":"ch_in_1"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":32
      , "name":"ch_in_2"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":68
      , "name":"ch_in_3"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":70
      , "name":"ch_in_4"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"ch_out_1"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":15
      , "name":"ch_out_2"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":51
      , "name":"ch_out_3"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":53
      , "name":"ch_out_4"
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":9
      , "to":8
    }
    , {
      "from":11
      , "to":10
    }
    , {
      "from":12
      , "to":13
    }
    , {
      "from":14
      , "to":15
    }
    , {
      "from":17
      , "to":4
    }
    , {
      "from":3
      , "to":4
    }
    , {
      "from":17
      , "to":5
    }
    , {
      "from":19
      , "to":16
    }
    , {
      "from":8
      , "to":17
    }
    , {
      "from":10
      , "to":17
    }
    , {
      "from":19
      , "to":18
    }
    , {
      "from":4
      , "to":18
    }
    , {
      "from":12
      , "to":19
    }
    , {
      "from":14
      , "to":19
    }
    , {
      "from":16
      , "to":8
    }
    , {
      "from":16
      , "to":10
    }
    , {
      "from":18
      , "to":12
    }
    , {
      "from":18
      , "to":14
    }
    , {
      "from":27
      , "to":9
    }
    , {
      "from":28
      , "to":11
    }
    , {
      "from":30
      , "to":29
    }
    , {
      "from":32
      , "to":31
    }
    , {
      "from":36
      , "to":33
    }
    , {
      "from":26
      , "to":34
    }
    , {
      "from":36
      , "to":23
    }
    , {
      "from":21
      , "to":23
    }
    , {
      "from":38
      , "to":35
    }
    , {
      "from":27
      , "to":36
    }
    , {
      "from":28
      , "to":36
    }
    , {
      "from":38
      , "to":37
    }
    , {
      "from":23
      , "to":37
    }
    , {
      "from":29
      , "to":38
    }
    , {
      "from":31
      , "to":38
    }
    , {
      "from":33
      , "to":26
    }
    , {
      "from":35
      , "to":27
    }
    , {
      "from":35
      , "to":28
    }
    , {
      "from":37
      , "to":29
    }
    , {
      "from":37
      , "to":31
    }
    , {
      "from":26
      , "to":39
    }
    , {
      "from":47
      , "to":46
    }
    , {
      "from":49
      , "to":48
    }
    , {
      "from":50
      , "to":51
    }
    , {
      "from":52
      , "to":53
    }
    , {
      "from":55
      , "to":42
    }
    , {
      "from":41
      , "to":42
    }
    , {
      "from":55
      , "to":43
    }
    , {
      "from":57
      , "to":54
    }
    , {
      "from":46
      , "to":55
    }
    , {
      "from":48
      , "to":55
    }
    , {
      "from":57
      , "to":56
    }
    , {
      "from":42
      , "to":56
    }
    , {
      "from":50
      , "to":57
    }
    , {
      "from":52
      , "to":57
    }
    , {
      "from":54
      , "to":46
    }
    , {
      "from":54
      , "to":48
    }
    , {
      "from":56
      , "to":50
    }
    , {
      "from":56
      , "to":52
    }
    , {
      "from":65
      , "to":47
    }
    , {
      "from":66
      , "to":49
    }
    , {
      "from":68
      , "to":67
    }
    , {
      "from":70
      , "to":69
    }
    , {
      "from":74
      , "to":71
    }
    , {
      "from":64
      , "to":72
    }
    , {
      "from":74
      , "to":61
    }
    , {
      "from":59
      , "to":61
    }
    , {
      "from":76
      , "to":73
    }
    , {
      "from":65
      , "to":74
    }
    , {
      "from":66
      , "to":74
    }
    , {
      "from":76
      , "to":75
    }
    , {
      "from":61
      , "to":75
    }
    , {
      "from":67
      , "to":76
    }
    , {
      "from":69
      , "to":76
    }
    , {
      "from":71
      , "to":64
    }
    , {
      "from":73
      , "to":65
    }
    , {
      "from":73
      , "to":66
    }
    , {
      "from":75
      , "to":67
    }
    , {
      "from":75
      , "to":69
    }
    , {
      "from":64
      , "to":39
    }
  ]
}
