===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4345 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3042 ( 16.5%)    0.3042 ( 21.2%)  FIR Parser
    1.2215 ( 66.2%)    0.8102 ( 56.5%)  'firrtl.circuit' Pipeline
    0.1470 (  8.0%)    0.0803 (  5.6%)    'firrtl.module' Pipeline
    0.1260 (  6.8%)    0.0683 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0210 (  1.1%)    0.0119 (  0.8%)      LowerCHIRRTL
    0.0162 (  0.9%)    0.0162 (  1.1%)    InferWidths
    0.0597 (  3.2%)    0.0597 (  4.2%)    InferResets
    0.0020 (  0.1%)    0.0020 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0025 (  0.1%)    0.0025 (  0.2%)    PrefixModules
    0.0858 (  4.6%)    0.0858 (  6.0%)    LowerFIRRTLTypes
    0.7231 ( 39.2%)    0.3785 ( 26.4%)    'firrtl.module' Pipeline
    0.0953 (  5.2%)    0.0519 (  3.6%)      ExpandWhens
    0.6278 ( 34.0%)    0.3266 ( 22.8%)      Canonicalizer
    0.0260 (  1.4%)    0.0260 (  1.8%)    Inliner
    0.0319 (  1.7%)    0.0319 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1186 (  6.4%)    0.1186 (  8.3%)    'firrtl.module' Pipeline
    0.1186 (  6.4%)    0.1186 (  8.3%)      Canonicalizer
    0.0102 (  0.6%)    0.0102 (  0.7%)    CreateSiFiveMetadata
    0.1012 (  5.5%)    0.1012 (  7.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1297 (  7.0%)    0.1297 (  9.0%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0315 (  1.7%)    0.0315 (  2.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0778 (  4.2%)    0.0778 (  5.4%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0181 (  1.0%)    0.0181 (  1.3%)    PrettifyVerilog
    0.0881 (  4.8%)    0.0881 (  6.1%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.8459 (100.0%)    1.4345 (100.0%)  Total

{
  totalTime: 1.445,
  maxMemory: 71438336
}
