
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'OneWire' 
 * Target:  'Target 1' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "MG32x02z.h"

/* Megawin::ChipInit_Wizard:CSC:1.0.4 */
#define MG32x02z_ConfigerWizard_CSC
/* Megawin::ChipInit_Wizard:GPIO:TSSOP20:1.0.2 */
#define MG32x02z_Package_TSSOP20          
		#define MG32x02z_ConfigerWizard_GPIO
        #define MG32x02z_GPIO_FILENAME  "MG32x02z_GPIO_TSSOP20_Init.h"
/* Megawin::ChipInit_Wizard:IRQ handler:1.0.5 */
#define MG32x02z_IRQ_Handler_
/* Megawin::ChipInit_Wizard:RST:1.0.1 */
#define MG32x02z_ConfigerWizard_RST
/* Megawin::ChipInit_Wizard:Timer:1.0.0 */
#define MG32x02z_ConfigerWizard_TM
/* Megawin::ChipInit_Wizard:URT:1.0.1 */
#define MG32x02z_ConfigerWizard_URT
/* Megawin::Device:Startup:1.0.4 */
#define RTE_DEVICE_STARTUP_MG32F02A032    /* Device Startup for MG32F02A032 */
/* Megawin::Driver:Driver-All:1.0.2 */
#define IRQHandler_Driver_Level_
/* Megawin::IRQ_Handler:Enable TM0x NVIC:_TM01:1.0.0 */
#define MG32x02z_TM0x_IRQ_
		#define MG32x02z_TM0x_TM01_IRQ_
/* Megawin::IRQ_Handler:Enable TM10 NVIC:Level-0 (High):1.0.0 */
#define MG32x02z_TM10_IRQ_
		#define MG32x02z_TM10_IRQ_Priority0
/* Megawin::IRQ_Handler:Enable TM1x NVIC:Level-0 (High):1.0.0 */
#define MG32x02z_TM1x_IRQ_
		#define MG32x02z_TM1x_IRQ_Priority0
/* Megawin::IRQ_Handler:Enable TM3x NVIC:Level-0 (High):1.0.0 */
#define MG32x02z_TM3x_IRQ_
		#define MG32x02z_TM3x_IRQ_Priority0
/* Megawin::IRQ_Handler:Enable URT0 NVIC:Level-0 (High):1.0.0 */
#define MG32x02z_URT0_IRQ_
		#define MG32x02z_URT0_IRQ_Priority0


#endif /* RTE_COMPONENTS_H */
