<?xml version="1.0" encoding="utf-8"?>
<module description="FILTER" id="FILTER">
	<register acronym="FILTERSTATUS" description="Filter Status Register" id="FILTERSTATUS" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="5" id="RESERVED" rwaccess="" width="27">
		</bitfield>
		<bitfield begin="4" description="Filter Busy Indication" end="4" id="FILTER_BUSY" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="Output Clamp Low Indication" end="3" id="YN_LOW_CLAMP" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Output Clamp High Indication" end="2" id="YN_HIGH_CLAMP" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="KI Feedback Clamp Low Indication" end="1" id="KI_YN_LOW_CLAMP" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="KI Feedback Clamp High Indication" end="0" id="KI_YN_HIGH_CLAMP" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="FILTERCTRL" description="Filter Control Register" id="FILTERCTRL" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="KI Adder Mode Select" end="15" id="KI_ADDER_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Period Multiplier Select" end="14" id="PERIOD_MULT_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="Output Multiplicand Select" end="12" id="OUTPUT_MULT_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="11" description="Output Scaling" end="9" id="OUTPUT_SCALE" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="8" description="Selects Non-linear Mode" end="8" id="NL_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Stalls KD Branch" end="7" id="KD_STALL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Stalls KI Branch" end="6" id="KI_STALL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Turns off KP Branch" end="5" id="KP_OFF" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="Turns off KD Branch" end="4" id="KD_OFF" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Turns off KI Branch" end="3" id="KI_OFF" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Software Filter Calculation" end="2" id="FORCE_START" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="Use CPU Sample" end="1" id="USE_CPU_SAMPLE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Filter Enable" end="0" id="FILTER_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="CPUXN" description="CPU XN Register" id="CPUXN" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="23">
		</bitfield>
		<bitfield begin="8" description="CPU Sample" end="0" id="CPU_SAMPLE" rwaccess="RW" width="9">
		</bitfield>
	</register>
	<register acronym="FILTERXNREAD" description="Filter XN Read Register" id="FILTERXNREAD" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="25" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="24" description="XN_M1 Value" end="16" id="XN_M1" rwaccess="R" width="9">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="8" description="XN Value" end="0" id="XN" rwaccess="R" width="9">
		</bitfield>
	</register>
	<register acronym="FILTERKIYNREAD" description="Filter KI YN Read Register" id="FILTERKIYNREAD" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="KI_YN Value" end="0" id="KI_YN" rwaccess="R" width="24">
		</bitfield>
	</register>
	<register acronym="FILTERKDYNREAD" description="Filter KD YN Read Register" id="FILTERKDYNREAD" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="KD_YN Value" end="0" id="KD_YN" rwaccess="R" width="24">
		</bitfield>
	</register>
	<register acronym="FILTERYNREAD" description="Filter YN Read Register" id="FILTERYNREAD" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="YN Value" end="0" id="YN" rwaccess="R" width="24">
		</bitfield>
	</register>
	<register acronym="COEFCONFIG" description="Coefficient Configuration Register" id="COEFCONFIG" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Bin6 Alpha Configuration" end="27" id="BIN6_ALPHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Bin6 Configuration" end="24" id="BIN6_CONFIG" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="23" description="Bin5 Alpha Configuration" end="23" id="BIN5_ALPHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="Bin5 Configuration" end="20" id="BIN5_CONFIG" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="19" description="Bin4 Alpha Configuration" end="19" id="BIN4_ALPHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Bin4 Configuration" end="16" id="BIN4_CONFIG" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="15" description="Bin3 Alpha Configuration" end="15" id="BIN3_ALPHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="Bin3 Configuration" end="12" id="BIN3_CONFIG" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="11" description="Bin2 Alpha Configuration" end="11" id="BIN2_ALPHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Bin2 Configuration" end="8" id="BIN2_CONFIG" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="7" description="Bin1 Alpha Configuration" end="7" id="BIN1_ALPHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Bin1 Configuration" end="4" id="BIN1_CONFIG" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="3" description="Bin0 Alpha Configuration" end="3" id="BIN0_ALPHA" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="Bin0 Configuration" end="0" id="BIN0_CONFIG" rwaccess="RW" width="3">
		</bitfield>
	</register>
	<register acronym="FILTERKPCOEF0" description="Filter KP Coefficient 0 Register" id="FILTERKPCOEF0" offset="0x20" width="32">
		<bitfield begin="31" description="KP Coefficient 1" end="16" id="KP_COEF_1" rwaccess="RW" width="16">
		</bitfield>
		<bitfield begin="15" description="KP Coefficient 0" end="0" id="KP_COEF_0" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="FILTERKPCOEF1" description="Filter KP Coefficient 1 Register" id="FILTERKPCOEF1" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="KP Coefficient 2" end="0" id="KP_COEF_2" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="FILTERKICOEF0" description="Filter KI Coefficient 0 Register" id="FILTERKICOEF0" offset="0x28" width="32">
		<bitfield begin="31" description="KI Coefficient 1" end="16" id="KI_COEF_1" rwaccess="RW" width="16">
		</bitfield>
		<bitfield begin="15" description="KI Coefficient 0" end="0" id="KI_COEF_0" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="FILTERKICOEF1" description="Filter KI Coefficient 1 Register" id="FILTERKICOEF1" offset="0x2C" width="32">
		<bitfield begin="31" description="KI Coefficient 3" end="16" id="KI_COEF_3" rwaccess="RW" width="16">
		</bitfield>
		<bitfield begin="15" description="KI Coefficient 2" end="0" id="KI_COEF_2" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="FILTERKDCOEF0" description="Filter KD Coefficient 0 Register" id="FILTERKDCOEF0" offset="0x30" width="32">
		<bitfield begin="31" description="KD Coefficient 1" end="16" id="KD_COEF_1" rwaccess="RW" width="16">
		</bitfield>
		<bitfield begin="15" description="KD Coefficient 0" end="0" id="KD_COEF_0" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="FILTERKDCOEF1" description="Filter KD Coefficient 1 Register" id="FILTERKDCOEF1" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="KD Coefficient 2" end="0" id="KD_COEF_2" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="FILTERKDALPHA" description="Filter KD Alpha Register" id="FILTERKDALPHA" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="25" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="24" description="KD Alpha 1 Value" end="16" id="KD_ALPHA_1" rwaccess="RW" width="9">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="8" description="KD Alpha 0 Value" end="0" id="KD_ALPHA_0" rwaccess="RW" width="9">
		</bitfield>
	</register>
	<register acronym="FILTERNL0" description="Filter Non-Linear Limit 0 Register" id="FILTERNL0" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="25" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="24" description="Non-Linear Limit 1 Value" end="16" id="LIMIT1" rwaccess="RW" width="9">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="8" description="Non-Linear Limit 0 Value" end="0" id="LIMIT0" rwaccess="RW" width="9">
		</bitfield>
	</register>
	<register acronym="FILTERNL1" description="Filter Non-Linear Limit 1 Register" id="FILTERNL1" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="25" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="24" description="Non-Linear Limit 3 Value" end="16" id="LIMIT3" rwaccess="RW" width="9">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="8" description="Non-Linear Limit 2 Value" end="0" id="LIMIT2" rwaccess="RW" width="9">
		</bitfield>
	</register>
	<register acronym="FILTERNL2" description="Filter Non-Linear Limit 2 Register" id="FILTERNL2" offset="0x44" width="32">
		<bitfield begin="31" description="RESERVED" end="25" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="24" description="Non-Linear Limit 5 Value" end="16" id="LIMIT5" rwaccess="RW" width="9">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="9" id="RESERVED" rwaccess="" width="7">
		</bitfield>
		<bitfield begin="8" description="Non-Linear Limit 4 Value" end="0" id="LIMIT4" rwaccess="RW" width="9">
		</bitfield>
	</register>
	<register acronym="FILTERKICLPHI" description="Filter KI Feedback Clamp High Register" id="FILTERKICLPHI" offset="0x48" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="KI Clamp High" end="0" id="KI_CLAMP_HIGH" rwaccess="RW" width="24">
		</bitfield>
	</register>
	<register acronym="FILTERKICLPLO" description="Filter KI Feedback Clamp Low Register" id="FILTERKICLPLO" offset="0x4C" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="KI Clamp Low" end="0" id="KI_CLAMP_LOW" rwaccess="RW" width="24">
		</bitfield>
	</register>
	<register acronym="FILTERYNCLPHI" description="Filter Yn Clamp High Register" id="FILTERYNCLPHI" offset="0x50" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="YN Clamp High" end="0" id="YN_CLAMP_HIGH" rwaccess="RW" width="24">
		</bitfield>
	</register>
	<register acronym="FILTERYNCLPLO" description="Filter Yn Clamp Low Register" id="FILTERYNCLPLO" offset="0x54" width="32">
		<bitfield begin="31" description="RESERVED" end="24" id="RESERVED" rwaccess="" width="8">
		</bitfield>
		<bitfield begin="23" description="YN Clamp High" end="0" id="YN_CLAMP_LOW" rwaccess="RW" width="24">
		</bitfield>
	</register>
	<register acronym="FILTEROCLPHI" description="Filter Output Clamp High Register" id="FILTEROCLPHI" offset="0x58" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Output Clamp High" end="0" id="OUTPUT_CLAMP_HIGH" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="FILTEROCLPLO" description="Filter Output Clamp Low Register" id="FILTEROCLPLO" offset="0x5C" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Output Clamp Low" end="0" id="OUTPUT_CLAMP_LOW" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="FILTERPRESET" description="Filter Preset Register" id="FILTERPRESET" offset="0x60" width="32">
		<bitfield begin="31" description="RESERVED" end="28" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="27" description="Filter Preset Enable" end="27" id="PRESET_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="26" description="Filter Preset Select" end="24" id="PRESET_REG_SEL" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="23" description="Filter Preset Value" end="0" id="PRESET_VALUE" rwaccess="RW" width="24">
		</bitfield>
	</register>
</module>