Analysis & Synthesis report for Evo_Synth
Wed Mar 23 14:17:55 2016
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Mar 23 14:17:55 2016              ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Full Version ;
; Revision Name                      ; Evo_Synth                                      ;
; Top-level Entity Name              ; Evo_Synth                                      ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Evo_Synth          ; Evo_Synth          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 23 14:16:53 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Evo_Synth -c Evo_Synth
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "niosII_system.qsys"
Info (12250): 2016.03.23.14:16:56 Progress: Loading scripts/niosII_system.qsys
Info (12250): 2016.03.23.14:16:57 Progress: Reading input file
Info (12250): 2016.03.23.14:16:57 Progress: Adding clk_0 [clock_source 12.1]
Info (12250): 2016.03.23.14:16:57 Progress: Parameterizing module clk_0
Info (12250): 2016.03.23.14:16:57 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding timer_0 [altera_avalon_timer 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module timer_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module character_lcd_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding green_leds [altera_avalon_pio 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module green_leds
Info (12250): 2016.03.23.14:16:58 Progress: Adding switch [altera_avalon_pio 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module switch
Info (12250): 2016.03.23.14:16:58 Progress: Adding altpll_0 [altpll 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module altpll_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module sdram_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module sram_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding gate_timer [altera_avalon_timer 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module gate_timer
Info (12250): 2016.03.23.14:16:58 Progress: Adding audio_0 [altera_up_avalon_audio 12.0]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module audio_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 12.0]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding up_clocks_0 [altera_up_clocks 12.0]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module up_clocks_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding clk_1 [clock_source 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module clk_1
Info (12250): 2016.03.23.14:16:58 Progress: Adding clk_2 [clock_source 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module clk_2
Info (12250): 2016.03.23.14:16:58 Progress: Adding synthesizer_0 [synthesizer 1.0]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module synthesizer_0
Info (12250): 2016.03.23.14:16:58 Progress: Adding spi_0 [altera_avalon_spi 12.1]
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing module spi_0
Info (12250): 2016.03.23.14:16:58 Progress: Building connections
Info (12250): 2016.03.23.14:16:58 Progress: Parameterizing connections
Info (12250): 2016.03.23.14:16:58 Progress: Validating
Info (12250): 2016.03.23.14:16:59 Progress: Done reading input file
Info (12250): NiosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info (12250): NiosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): NiosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Error (12252): NiosII_system.synthesizer_0.audio/audio_0.avalon_left_channel_sink: The source has a startofpacket signal of 1 bits, but the sink does not.
Error (12252): NiosII_system.synthesizer_0.audio/audio_0.avalon_left_channel_sink: The source has a endofpacket signal of 1 bits, but the sink does not.
Error (12252): NiosII_system.synthesizer_0.audio/audio_0.avalon_left_channel_sink: The source has a error signal of 1 bits, but the sink does not.
Error (12252): NiosII_system.synthesizer_0.audio/audio_0.avalon_left_channel_sink: The source has a empty signal of 2 bits, but the sink does not.
Error (12252): NiosII_system.up_clocks_0.sys_clk/synthesizer_0.clock_sink_1: Missing connection end (try "Remove Dangling Connections")
Error (12252): NiosII_system.up_clocks_0.sys_clk/synthesizer_0.clock_sink_2: Missing connection end (try "Remove Dangling Connections")
Error (12252): NiosII_system.synthesizer_0: synthesizer_0.clock_50M must be connected to a clock output
Error (12252): NiosII_system.synthesizer_0: synthesizer_0.clock_32k must be connected to a clock output
Warning (12251): NiosII_system.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning (12251): NiosII_system.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Warning (12251): NiosII_system.audio_0.avalon_right_channel_sink: audio_0.avalon_right_channel_sink must be connected to an Avalon-ST source
Error (12252): Error writing sopcinfo report java.lang.NullPointerException
Info (12250): Java.lang.NullPointerException
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.finalInterior(EnsembleGraph.java:401)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.getDeepConnection(EnsembleGraph.java:391)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleWalker.getDeepConnections(EnsembleWalker.java:1669)
Info (12250):     at com.altera.sopcreport.EnsembleReport.init(EnsembleReport.java:172)
Info (12250):     at com.altera.sopcreport.EnsembleReport.create(EnsembleReport.java:114)
Info (12250):     at com.altera.sopcreport.EnsembleReport.createWithDebugVisibleModules(EnsembleReport.java:96)
Info (12250):     at com.altera.sopc.generator.DeploymentReportSopcinfo.getReport(DeploymentReportSopcinfo.java:28)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeOneReport(SbGenerate.java:719)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeGenerationReports(SbGenerate.java:680)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:498)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:638)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:853)
Error (12252): Error writing html report java.lang.NullPointerException
Info (12250): Java.lang.NullPointerException
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.finalInterior(EnsembleGraph.java:401)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.getDeepConnection(EnsembleGraph.java:391)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleWalker.getDeepConnections(EnsembleWalker.java:1669)
Info (12250):     at com.altera.sopcreport.EnsembleReport.init(EnsembleReport.java:172)
Info (12250):     at com.altera.sopcreport.EnsembleReport.create(EnsembleReport.java:114)
Info (12250):     at com.altera.sopcreport.EnsembleReport.create(EnsembleReport.java:81)
Info (12250):     at com.altera.sopc.generator.DeploymentReportDatasheet.getReport(DeploymentReportDatasheet.java:28)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeOneReport(SbGenerate.java:719)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeGenerationReports(SbGenerate.java:680)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:498)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:638)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:853)
Info (12250): NiosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 15 modules, 59 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 28 modules, 107 connections
Info (12250): Merlin_domain_transform: After transform: 53 modules, 260 connections
Info (12250): Merlin_router_transform: After transform: 66 modules, 308 connections
Info (12250): Merlin_burst_transform: After transform: 68 modules, 316 connections
Error (12252): Cannot find clock for synthesizer_0.clock_32k. If synthesizer_0.clock_32k is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_003, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_003 in the generated RTL.
Info (12250): Reset_adaptation_transform: After transform: 72 modules, 266 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 97 modules, 327 connections
Info (12250): Merlin_width_transform: After transform: 101 modules, 339 connections
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux.src5 and cmd_xbar_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink1
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_005.src1 and rsp_xbar_mux_001.sink5
Info (12250): Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 105 modules, 355 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 106 modules, 358 connections
Warning (12251): NiosII_system: "No matching role found for up_clocks_0:sys_clk:sys_clk (clk)"
Warning (12251): NiosII_system: "No matching role found for up_clocks_0:sys_clk:sys_clk (clk)"
Warning (12251): NiosII_system: "No matching role found for synthesizer_0:audio:aso_endofpacket_audio_out (endofpacket)"
Warning (12251): NiosII_system: "No matching role found for synthesizer_0:audio:aso_startofpacket_audio_out (startofpacket)"
Warning (12251): NiosII_system: "No matching role found for synthesizer_0:audio:aso_error_audio_out (error)"
Warning (12251): NiosII_system: "No matching role found for synthesizer_0:audio:aso_empty_audio_out (empty)"
Error (12252): Generation stopped, 100 or more modules remaining
Info (12250): NiosII_system: Done niosII_system" with 36 modules, 1 files, 539010 bytes
Info (12249): Finished elaborating Qsys system entity "niosII_system.qsys"
Info (12248): Elaborating Qsys system entity "Evo_Synth.qsys"
Info (12250): 2016.03.23.14:17:05 Progress: Loading src/Evo_Synth.qsys
Info (12250): 2016.03.23.14:17:06 Progress: Reading input file
Info (12250): 2016.03.23.14:17:06 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Info (12250): 2016.03.23.14:17:06 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2016.03.23.14:17:06 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Info (12250): 2016.03.23.14:17:06 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2016.03.23.14:17:06 Progress: Adding timer_0 [altera_avalon_timer 12.1]
Info (12250): 2016.03.23.14:17:06 Progress: Parameterizing module timer_0
Info (12250): 2016.03.23.14:17:06 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Info (12250): 2016.03.23.14:17:06 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.03.23.14:17:06 Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Info (12250): 2016.03.23.14:17:06 Progress: Parameterizing module character_lcd_0
Info (12250): 2016.03.23.14:17:06 Progress: Adding pio_0 [altera_avalon_pio 12.1]
Info (12250): 2016.03.23.14:17:06 Progress: Parameterizing module pio_0
Info (12250): 2016.03.23.14:17:06 Progress: Adding pio_1 [altera_avalon_pio 12.1]
Info (12250): 2016.03.23.14:17:06 Progress: Parameterizing module pio_1
Info (12250): 2016.03.23.14:17:06 Progress: Adding altpll_0 [altpll 12.1]
Info (12250): 2016.03.23.14:17:07 Progress: Parameterizing module altpll_0
Info (12250): 2016.03.23.14:17:07 Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Info (12250): 2016.03.23.14:17:07 Progress: Parameterizing module sdram_0
Info (12250): 2016.03.23.14:17:07 Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Info (12250): 2016.03.23.14:17:07 Progress: Parameterizing module sram_0
Info (12250): 2016.03.23.14:17:07 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.1]
Info (12250): 2016.03.23.14:17:07 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2016.03.23.14:17:07 Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 12.1]
Info (12250): 2016.03.23.14:17:07 Progress: Parameterizing module tristate_conduit_bridge_0
Info (12250): 2016.03.23.14:17:07 Progress: Adding tristate_conduit_pin_sharer_0 [altera_tristate_conduit_pin_sharer 12.1]
Info (12250): 2016.03.23.14:17:07 Progress: Parameterizing module tristate_conduit_pin_sharer_0
Info (12250): 2016.03.23.14:17:07 Progress: Adding generic_tristate_controller_0 [altera_generic_tristate_controller 12.1]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module generic_tristate_controller_0
Info (12250): 2016.03.23.14:17:08 Progress: Adding clk [clock_source 12.1]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module clk
Info (12250): 2016.03.23.14:17:08 Progress: Adding audio_0 [altera_up_avalon_audio 12.0]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module audio_0
Info (12250): 2016.03.23.14:17:08 Progress: Adding Button_1 [altera_avalon_pio 12.1]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module Button_1
Info (12250): 2016.03.23.14:17:08 Progress: Adding spi_0 [altera_avalon_spi 12.1]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module spi_0
Info (12250): 2016.03.23.14:17:08 Progress: Adding Button_0 [altera_avalon_pio 12.1]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module Button_0
Info (12250): 2016.03.23.14:17:08 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 12.0]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2016.03.23.14:17:08 Progress: Adding fifo_0 [altera_avalon_fifo 12.1]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module fifo_0
Info (12250): 2016.03.23.14:17:08 Progress: Adding synthesizer_0 [synthesizer 1.0]
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing module synthesizer_0
Info (12250): 2016.03.23.14:17:08 Progress: Building connections
Info (12250): 2016.03.23.14:17:08 Progress: Parameterizing connections
Info (12250): 2016.03.23.14:17:08 Progress: Validating
Info (12250): 2016.03.23.14:17:09 Progress: Done reading input file
Info (12250): Evo_Synth.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info (12250): Evo_Synth.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Evo_Synth.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning (12251): Evo_Synth.generic_tristate_controller_0: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Error (12252): Evo_Synth.altpll_0.c0/synthesizer_0.clock: Missing connection end (try "Remove Dangling Connections")
Error (12252): Evo_Synth.altpll_0.c0/synthesizer_0.clk_1: Missing connection end (try "Remove Dangling Connections")
Warning (12251): Evo_Synth.character_lcd_0: character_lcd_0.external_interface must be exported, or connected to a matching conduit.
Warning (12251): Evo_Synth.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Warning (12251): Evo_Synth.pio_1: pio_1.external_connection must be exported, or connected to a matching conduit.
Warning (12251): Evo_Synth.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Evo_Synth.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Evo_Synth.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Evo_Synth.sram_0: sram_0.external_interface must be exported, or connected to a matching conduit.
Error (12252): Error writing sopcinfo report java.lang.NullPointerException
Info (12250): Java.lang.NullPointerException
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.finalInterior(EnsembleGraph.java:401)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.getDeepConnection(EnsembleGraph.java:391)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleWalker.getDeepConnections(EnsembleWalker.java:1669)
Info (12250):     at com.altera.sopcreport.EnsembleReport.init(EnsembleReport.java:172)
Info (12250):     at com.altera.sopcreport.EnsembleReport.create(EnsembleReport.java:114)
Info (12250):     at com.altera.sopcreport.EnsembleReport.createWithDebugVisibleModules(EnsembleReport.java:96)
Info (12250):     at com.altera.sopc.generator.DeploymentReportSopcinfo.getReport(DeploymentReportSopcinfo.java:28)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeOneReport(SbGenerate.java:719)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeGenerationReports(SbGenerate.java:680)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:498)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:638)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:853)
Error (12252): Error writing html report java.lang.NullPointerException
Info (12250): Java.lang.NullPointerException
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.finalInterior(EnsembleGraph.java:401)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleGraph$ConnectionNode.getDeepConnection(EnsembleGraph.java:391)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleWalker.getDeepConnections(EnsembleWalker.java:1669)
Info (12250):     at com.altera.sopcreport.EnsembleReport.init(EnsembleReport.java:172)
Info (12250):     at com.altera.sopcreport.EnsembleReport.create(EnsembleReport.java:114)
Info (12250):     at com.altera.sopcreport.EnsembleReport.create(EnsembleReport.java:81)
Info (12250):     at com.altera.sopc.generator.DeploymentReportDatasheet.getReport(DeploymentReportDatasheet.java:28)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeOneReport(SbGenerate.java:719)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.writeGenerationReports(SbGenerate.java:680)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:498)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:638)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:853)
Info (12250): Evo_Synth: Generating Evo_Synth "Evo_Synth" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 20 modules, 78 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 39 modules, 135 connections
Info (12250): Merlin_domain_transform: After transform: 78 modules, 328 connections
Info (12250): Merlin_router_transform: After transform: 97 modules, 385 connections
Info (12250): Merlin_burst_transform: After transform: 101 modules, 397 connections
Info (12250): Reset_adaptation_transform: After transform: 103 modules, 401 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 140 modules, 501 connections
Info (12250): Merlin_width_transform: After transform: 148 modules, 525 connections
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux.src3 and cmd_xbar_mux_003.sink0
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink1
Info (12250): Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink1
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_002.src1 and rsp_xbar_mux_001.sink2
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux.sink3
Info (12250): Inserting clock-crossing logic between rsp_xbar_demux_003.src1 and rsp_xbar_mux_001.sink3
Info (12250): Com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 156 modules, 565 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 157 modules, 568 connections
Warning (12251): Evo_Synth: "No matching role found for altpll_0:c0:c0 (clk)"
Warning (12251): Evo_Synth: "No matching role found for altpll_0:c0:c0 (clk)"
Info (12250): Starting classic module elaboration.
Info (12250): 2016.03.23.14:17:13 "/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0001_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2016.03.23.14:17:15 Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2016.03.23.14:17:15 "/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0001_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0001_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"
Info (12250): 2016.03.23.14:17:16 .
Info (12250): 2016.03.23.14:17:17 # 2016.03.23 14:17:17 (*) Success: sopc_builder finished.
Info (12250): Onchip_memory2_0: "Evo_Synth" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sysid_qsys_0: "Evo_Synth" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2016.03.23.14:17:18 "/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0003_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2016.03.23.14:17:19 Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2016.03.23.14:17:19 "/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0003_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0003_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"
Info (12250): 2016.03.23.14:17:20 .
Info (12250): 2016.03.23.14:17:21 # 2016.03.23 14:17:21 (*) Success: sopc_builder finished.
Info (12250): Timer_0: "Evo_Synth" instantiated altera_avalon_timer "timer_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2016.03.23.14:17:21 "/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0004_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2016.03.23.14:17:23 Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2016.03.23.14:17:23 "/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0004_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0004_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"
Info (12250): 2016.03.23.14:17:24 .
Info (12250): 2016.03.23.14:17:25 # 2016.03.23 14:17:25 (*) Success: sopc_builder finished.
Info (12250): Jtag_uart_0: "Evo_Synth" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Character_lcd_0: Starting Generation of Character LCD
Info (12250): Character_lcd_0: "Evo_Synth" instantiated altera_up_avalon_character_lcd "character_lcd_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2016.03.23.14:17:25 "/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0006_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2016.03.23.14:17:27 Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2016.03.23.14:17:27 "/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0006_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0006_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"
Info (12250): 2016.03.23.14:17:28 .
Info (12250): 2016.03.23.14:17:28 # 2016.03.23 14:17:28 (*) Success: sopc_builder finished.
Info (12250): Pio_0: "Evo_Synth" instantiated altera_avalon_pio "pio_0"
Info (12250): Altpll_0: "Evo_Synth" instantiated altpll "altpll_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2016.03.23.14:17:32 "/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0009_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2016.03.23.14:17:33 Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2016.03.23.14:17:33 "/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0009_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0009_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"
Info (12250): 2016.03.23.14:17:35 .
Info (12250): 2016.03.23.14:17:35 .
Info (12250): 2016.03.23.14:17:35 # 2016.03.23 14:17:35 (*) Running Test Generator Program for Evo_Synth_sdram_0
Info (12250): 2016.03.23.14:17:36 # 2016.03.23 14:17:36 (*) Success: sopc_builder finished.
Info (12250): Sdram_0: "Evo_Synth" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info (12250): Sram_0: Starting Generation of SRAM or SSRAM Controller
Info (12250): Sram_0: "Evo_Synth" instantiated altera_up_avalon_sram "sram_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'Evo_Synth_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /OPT/altera/12.1/tools/quartus/common/ip/altera/common/perl/5.8.3 -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/europa -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin/perl_lib -I /OPT/altera/12.1/tools/quartus/sopc_builder/bin -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -I /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2 -- /OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Evo_Synth_nios2_qsys_0 --dir=/tmp/alt6883_5430576490752485000.dir/0011_nios2_qsys_0_gen/ --quartus_dir=/OPT/altera/12.1/tools/quartus --verilog --config=/tmp/alt6883_5430576490752485000.dir/0011_nios2_qsys_0_gen//Evo_Synth_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:37 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:37 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:38 (*)   Couldn't query license setup in Quartus directory /OPT/altera/12.1/tools/quartus
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:38 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:38 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:38 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:38 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:39 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:39 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2016.03.23 14:17:42 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'Evo_Synth_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "Evo_Synth" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Tristate_conduit_bridge_0: "Evo_Synth" instantiated altera_tristate_conduit_bridge "tristate_conduit_bridge_0"
Info (12250): Pipeline_bridge_swap_transform: After transform: 4 modules, 7 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): No Avalon connections, skipping transform 
Info (12250): No Avalon connections, skipping transform 
Info (12250): Tristate_conduit_pin_sharer_0: "Evo_Synth" instantiated altera_tristate_conduit_pin_sharer "tristate_conduit_pin_sharer_0"
Info (12250): Pipeline_bridge_swap_transform: After transform: 5 modules, 10 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Generic_tristate_controller_0: "Evo_Synth" instantiated altera_generic_tristate_controller "generic_tristate_controller_0"
Info (12250): Audio_0: Starting Generation of Audio Controller
Info (12250): Audio_0: "Evo_Synth" instantiated altera_up_avalon_audio "audio_0"
Info (12250): Starting classic module elaboration.
Info (12250): 2016.03.23.14:17:43 "/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0014_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2016.03.23.14:17:44 Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2016.03.23.14:17:44 "/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0014_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0014_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"
Info (12250): 2016.03.23.14:17:45 .
Info (12250): 2016.03.23.14:17:46 # 2016.03.23 14:17:46 (*) Success: sopc_builder finished.
Info (12250): Button_1: "Evo_Synth" instantiated altera_avalon_pio "Button_1"
Info (12250): Starting classic module elaboration.
Info (12250): 2016.03.23.14:17:46 "/OPT/altera/12.1/tools/quartus/linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0015_sopclgen  --no_splash --refresh /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus" --sopc_perl="/OPT/altera/12.1/tools/quartus/linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus/../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus/../ip/altera/nios2_ip"
Info (12250): Finished elaborating classic module.
Info (12250): 2016.03.23.14:17:48 Executing: /OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.ptf
Info (12250): Running sopc_builder...
Info (12250): 2016.03.23.14:17:48 "/OPT/altera/12.1/tools/quartus//linux/jre/bin/java" -Xmx512M -classpath "/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_builder.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/PinAssigner.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/sopc_wizard.jar:/OPT/altera/12.1/tools/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/OPT/altera/12.1/tools/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt6883_5430576490752485000.dir/0015_sopclgen  --generate /tmp/alt6883_5430576490752485000.dir/0015_sopclgen/yysystem.v --quartus_dir="/OPT/altera/12.1/tools/quartus/" --sopc_perl="/OPT/altera/12.1/tools/quartus//linux/perl" --sopc_lib_path="++/OPT/altera/12.1/tools/quartus//../ip/altera/sopc_builder_ip+/OPT/altera/12.1/tools/quartus//../ip/altera/nios2_ip"
Info (12250): 2016.03.23.14:17:49 .
Info (12250): 2016.03.23.14:17:50 # 2016.03.23 14:17:50 (*) Success: sopc_builder finished.
Info (12250): Spi_0: "Evo_Synth" instantiated altera_avalon_spi "spi_0"
Info (12250): Audio_and_video_config_0: Starting Generation of Audio and Video Config
Info (12250): Audio_and_video_config_0: "Evo_Synth" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info (12250): Nios2_qsys_0_instruction_master_translator: "Evo_Synth" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator: "Evo_Synth" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info (12250): Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "Evo_Synth" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Evo_Synth" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Evo_Synth" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "Evo_Synth" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "Evo_Synth" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "Evo_Synth" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_001: "Evo_Synth" instantiated altera_merlin_router "id_router_001"
Info (12250): Id_router_006: "Evo_Synth" instantiated altera_merlin_router "id_router_006"
Info (12250): Id_router_014: "Evo_Synth" instantiated altera_merlin_router "id_router_014"
Info (12250): Burst_adapter: "Evo_Synth" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Rst_controller: "Evo_Synth" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "Evo_Synth" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "Evo_Synth" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "Evo_Synth" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "Evo_Synth" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_014: "Evo_Synth" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_014"
Info (12250): Rsp_xbar_mux: "Evo_Synth" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file /afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "Evo_Synth" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file /afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "Evo_Synth" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file /afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Reusing file /afs/ualberta.ca/home/j/p/jpeard/EvolutionOfMusic/src/db/ip/Evo_Synth/submodules/altera_merlin_address_alignment.sv
Info (12250): Crosser: "Evo_Synth" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Irq_mapper: "Evo_Synth" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Pin_sharer: "tristate_conduit_pin_sharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info (12250): Arbiter: "tristate_conduit_pin_sharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info (12250): Tdt: "generic_tristate_controller_0" instantiated altera_tristate_controller_translator "tdt"
Info (12250): Tda: "generic_tristate_controller_0" instantiated altera_tristate_controller_aggregator "tda"
Info (12250): Evo_Synth: Done Evo_Synth" with 45 modules, 262 files, 4650223 bytes
Info (12249): Finished elaborating Qsys system entity "Evo_Synth.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file niosII_microc_lab2/SynthesizerVhdl/SynthesizerTopLevel.vhd
    Info (12022): Found design unit 1: SynthesizerTopLevel-additionalSynthesizer
    Info (12023): Found entity 1: SynthesizerTopLevel
Info (12021): Found 3 design units, including 1 entities, in source file niosII_microc_lab2/software/niosII_microc_lab2.vhd
    Info (12022): Found design unit 1: niosII_microc_lab2-structure
    Info (12022): Found design unit 2: DE2_CONSTANTS
    Info (12023): Found entity 1: niosII_microc_lab2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/niosII_system/niosII_system.v
    Info (12023): Found entity 1: niosII_system
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/Evo_Synth.v
    Info (12023): Found entity 1: Evo_Synth
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_Button_1.v
    Info (12023): Found entity 1: Evo_Synth_Button_1
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_addr_router.sv
    Info (12023): Found entity 1: Evo_Synth_addr_router_default_decode
    Info (12023): Found entity 2: Evo_Synth_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_addr_router_001.sv
    Info (12023): Found entity 1: Evo_Synth_addr_router_001_default_decode
    Info (12023): Found entity 2: Evo_Synth_addr_router_001
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_altpll_0.v
    Info (12023): Found entity 1: Evo_Synth_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: Evo_Synth_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: Evo_Synth_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_audio_0.v
    Info (12023): Found entity 1: Evo_Synth_audio_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_audio_and_video_config_0.v
    Info (12023): Found entity 1: Evo_Synth_audio_and_video_config_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_character_lcd_0.v
    Info (12023): Found entity 1: Evo_Synth_character_lcd_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_demux.sv
    Info (12023): Found entity 1: Evo_Synth_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: Evo_Synth_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_cmd_xbar_mux.sv
    Info (12023): Found entity 1: Evo_Synth_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_generic_tristate_controller_0.v
    Info (12023): Found entity 1: Evo_Synth_generic_tristate_controller_0
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_id_router.sv
    Info (12023): Found entity 1: Evo_Synth_id_router_default_decode
    Info (12023): Found entity 2: Evo_Synth_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_id_router_001.sv
    Info (12023): Found entity 1: Evo_Synth_id_router_001_default_decode
    Info (12023): Found entity 2: Evo_Synth_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_id_router_006.sv
    Info (12023): Found entity 1: Evo_Synth_id_router_006_default_decode
    Info (12023): Found entity 2: Evo_Synth_id_router_006
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_id_router_014.sv
    Info (12023): Found entity 1: Evo_Synth_id_router_014_default_decode
    Info (12023): Found entity 2: Evo_Synth_id_router_014
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_irq_mapper.sv
    Info (12023): Found entity 1: Evo_Synth_irq_mapper
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_jtag_uart_0.v
    Info (12023): Found entity 1: Evo_Synth_jtag_uart_0_log_module
    Info (12023): Found entity 2: Evo_Synth_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: Evo_Synth_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: Evo_Synth_jtag_uart_0_drom_module
    Info (12023): Found entity 5: Evo_Synth_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: Evo_Synth_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: Evo_Synth_jtag_uart_0
Info (12021): Found 22 design units, including 22 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0.v
    Info (12023): Found entity 1: Evo_Synth_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: Evo_Synth_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: Evo_Synth_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: Evo_Synth_nios2_qsys_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: Evo_Synth_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: Evo_Synth_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: Evo_Synth_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: Evo_Synth_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: Evo_Synth_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: Evo_Synth_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: Evo_Synth_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: Evo_Synth_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: Evo_Synth_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: Evo_Synth_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: Evo_Synth_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: Evo_Synth_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: Evo_Synth_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: Evo_Synth_nios2_qsys_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: Evo_Synth_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 20: Evo_Synth_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 21: Evo_Synth_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 22: Evo_Synth_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Evo_Synth_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Evo_Synth_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Evo_Synth_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: Evo_Synth_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: Evo_Synth_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_onchip_memory2_0.v
    Info (12023): Found entity 1: Evo_Synth_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_pio_0.v
    Info (12023): Found entity 1: Evo_Synth_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_demux.sv
    Info (12023): Found entity 1: Evo_Synth_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_demux_014.sv
    Info (12023): Found entity 1: Evo_Synth_rsp_xbar_demux_014
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_mux.sv
    Info (12023): Found entity 1: Evo_Synth_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: Evo_Synth_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_sdram_0.v
    Info (12023): Found entity 1: Evo_Synth_sdram_0_input_efifo_module
    Info (12023): Found entity 2: Evo_Synth_sdram_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_spi_0.v
    Info (12023): Found entity 1: Evo_Synth_spi_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_sram_0.v
    Info (12023): Found entity 1: Evo_Synth_sram_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_sysid_qsys_0.v
    Info (12023): Found entity 1: Evo_Synth_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_timer_0.v
    Info (12023): Found entity 1: Evo_Synth_timer_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_bridge_0.sv
    Info (12023): Found entity 1: Evo_Synth_tristate_conduit_bridge_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0.v
    Info (12023): Found entity 1: Evo_Synth_tristate_conduit_pin_sharer_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_arbiter.sv
    Info (12023): Found entity 1: Evo_Synth_tristate_conduit_pin_sharer_0_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer.sv
    Info (12023): Found entity 1: Evo_Synth_tristate_conduit_pin_sharer_0_pin_sharer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_std_arbitrator_core.sv
    Info (12023): Found entity 1: altera_merlin_std_arbitrator_core
    Info (12023): Found entity 2: altera_merlin_std_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_tristate_controller_aggregator.sv
    Info (12023): Found entity 1: altera_tristate_controller_aggregator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_tristate_controller_translator.sv
    Info (12023): Found entity 1: altera_tristate_controller_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_35.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_auto_init_ob_de2_70.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_70
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_character_lcd_communication.v
    Info (12023): Found entity 1: altera_up_character_lcd_communication
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_character_lcd_initialization.v
    Info (12023): Found entity 1: altera_up_character_lcd_initialization
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Evo_Synth/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_sdram_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_sdram_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_sdram_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_sdram_0.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_nios2_qsys_0.v(1559): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_nios2_qsys_0.v(1561): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_nios2_qsys_0.v(1717): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_nios2_qsys_0.v(2636): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at Evo_Synth_spi_0.v(401): conditional expression evaluates to a constant
Info (12127): Elaborating entity "Evo_Synth" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 17 errors, 30 warnings
    Error: Peak virtual memory: 389 megabytes
    Error: Processing ended: Wed Mar 23 14:17:55 2016
    Error: Elapsed time: 00:01:02
    Error: Total CPU time (on all processors): 00:01:29


