Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr  8 15:21:31 2019
| Host         : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file LMAC_ETH_1G_wrapper_control_sets_placed.rpt
| Design       : LMAC_ETH_1G_wrapper
| Device       : xczu15eg
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   977 |
| Unused register locations in slices containing registers |   646 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           21 |
|      4 |          101 |
|      6 |           93 |
|      8 |           73 |
|     10 |           28 |
|     12 |           40 |
|     14 |           26 |
|    16+ |          595 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9966 |          965 |
| No           | No                    | Yes                    |             514 |           65 |
| No           | Yes                   | No                     |            5650 |          732 |
| Yes          | No                    | No                     |           10162 |          757 |
| Yes          | No                    | Yes                    |             398 |           43 |
| Yes          | Yes                   | No                     |           17292 |         1518 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                                                                                                                                    Clock Signal                                                                                                                                                                                    |                                                                                                                                                                                                     Enable Signal                                                                                                                                                                                                    |                                                                                                                                                                                                               Set/Reset Signal                                                                                                                                                                                                               | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                         |                1 |              2 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                      |                1 |              2 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                0 |              2 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                         |                1 |              2 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                0 |              2 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                         |                1 |              2 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                0 |              2 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                                                     |                0 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RESET_INT                                                                                                                                                                                                                                                                                                                  |                0 |              2 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                       |                0 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_IDLE_REG2                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0                                                                                                                                                                                                                 | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/ld_btt_cntr_reg10                                                                                                                                                                                    |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_RUDI_INVALID_REG_reg                                                                                                                                                                                                                                                                |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                         |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                                           |                0 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                                             |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes0                                                                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                             |                0 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fmac2fib_rxctrl/rd_st_cnt0                                                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fmac2fib_rxctrl/rd_st_cnt[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_advance_pipe_data117_out                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_dre_tvalid_i_reg                                                                                                                                                                                                                       |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_state_reg[0][0]                                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                       |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                                     | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1][0]                                                                                                                                                                                         |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                 |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff80_in[14]                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_0                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_reg[0]                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data118_out                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                                                                                                                                                                                                                                  |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                    |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/GEN_CH1_UPDATE.ch1_updt_idle_reg                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r_reg[0][0]                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/grant_i_reg[0]                                                                                                                                                                                                                                                                    |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_empty_reg                                                                                                                                                                                               |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg[0]                                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0                                                                                                                                                                                                                                                                        |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg[0]                                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0                                                                                                                                                                                                                                                                        |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_6_out                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg                                                                                                                                                                                                                                                                                                                                              |                0 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fib2fmac_txctrl/num[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/grant_i_reg[2]                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_3_out                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                                           |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_flush_db1_reg                                                                                                                                                                                                                          |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_0                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/idx[1]__0_i_1_n_0                                   | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1][0]                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                                           | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1][0]                                                                                                                                                                               |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                 |                0 |              4 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                 |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/we[2]                                               | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                                                                                                                                                                                                      |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/wr                                                  | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/DEN_O_i_1_n_0                                       | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/count_r_reg[1]_0[0]                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg                                                                                                                                                                                                                                                                |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/gen_endpoint.r_state_reg[0][0]                                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                0 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg_0                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_i_2_n_0                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS0                                                                                                                                                                                                                                                                           |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[2]_i_1_n_0                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                                             |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                                                                                                                                                        |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_rxctrl/rd_st_cnt[1]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_txctrl/bcnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_2_n_0                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/GOOD_CGS[1]_i_1_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                                                                        |                1 |              4 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]_i_1_n_0                                                                                                                       |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                 |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                      |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/QUEUE_COUNT.cmnds_queued_shift_reg[1][0]                                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                                                                                                                                               |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_max_first_increment_reg[1][0]                                                                                                                                                                                                                                   |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                 |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                3 |              6 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/ACKNOWLEDGE_MATCH_3                                                                                                                                                                                                                                                                  |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                                                                         | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                                                                                             |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/count_r_reg[2]                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                        |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/last_grant_reg[0]_0[0]                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                                                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                              |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/E[0]                                                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                                        |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/E[0]                                                                              | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                        |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in__1                                                                                                         | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                                                                                             |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0                                                                        | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                                                                                                                                                                                                                        |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                                          |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_SOF_QUEUE_MODE.sof_count_reg[2][0]                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                             |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/QUEUE_COUNT.cmnds_queued_shift_reg[1]_1[0]                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/QUEUE_COUNT.cmnds_queued_shift_reg[1][0]                                                                                                                                                                                                                                                                                                               |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                           |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/CODE_GRP[7]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                1 |              6 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                  |                2 |              6 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                   |                1 |              6 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/STATE[2]                                                                                                                                                                                                                                                              |                1 |              6 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_coelsc_tag_reg1                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                0 |              6 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_txctrl/axis_wr_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0]                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fib2fmac_txctrl/wr_state[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                                                                                                                                                                                                                                                                               |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap_reg                                                                                                                                                                                                                                                                                                    |                0 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/count8                                                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              8 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/E[0]                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                0 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                                        |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                                                                              |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r_reg[0][0]                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                                                                                                                                                                                        |                0 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0                                                                                                                                                                                                                                                                                |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                                               |                0 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                               |                0 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                0 |              8 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0                                                                                     |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                                                                    |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_resets_i/pma_reset_pipe[3]                                                                                                                                                                                                                                                                                                                                                                    |                0 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                                                                                        |                1 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fmac2fib_rxctrl/br_state[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                                                                                                                                                                                                                                                                            |                1 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                           | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                                                                                        | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                                                                      |                1 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/TRANSMITTER/XMIT_DATA_INT                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                               |                2 |             10 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/gf_state                                                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                    |                2 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                                                                                               |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_0                                                                                               |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                                                                                                                               |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rst_in0                                                                |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_rxctrl/ar_state[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int__0                                                                                                                                                                     |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwiz_reset_tx_datapath_in                                                                                                                                                                                                                                                                                                                                        |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                2 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                                                                                                                                                                                                               |                0 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                                             |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_1                                                                                 |                1 |             10 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                                                                             |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                                                                 |                0 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/sig_m_valid_dup_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                         |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                    | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                                                          | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                5 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg                                                                                                                                           | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                                                                                                                                                               |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                                                |                3 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                                            |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                                            |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/AR[0]                                                                  |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                                            |                0 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                2 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                0 |             12 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/p_reg_count[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                1 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                6 |             12 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/GEN_MUXFARM_64.sig_shift_case_reg_reg[2]                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                                                    |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                                                   |                2 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                4 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                                            |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                2 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/daddr[7]_i_1__0_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                                            |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                5 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                2 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                                 |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                4 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                4 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                                                   |                4 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |             14 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                                                                   |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                                                    |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/DADDR_O[9]_i_1_n_0                                  | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                            | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                               |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[6]                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i_reg[16][0]                                                                                                                                                                                                                                                                                                         |                0 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0[0]                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0[0]                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/count[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                                                                                                                                                                                      |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/timeout_cntr[7]_i_2_n_0                             | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/timeout_cntr[7]_i_1_n_0                                                     |                1 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                   |                0 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/consec_idle[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7][0]                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                                                     |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                       |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                    | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                                          |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |                0 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[7]_1[0]                                                                                                                                                                                                                                            |                1 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[3][0]                                                                                                                                                                                                               | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0]                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                                                                                                                                                                                                      |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                                                     |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                       |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_rxctrl/ar_wait_st                                                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_rxctrl/waitcnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0]                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_byte_cntr_reg[0][0]                                                                                                                                                                                                                    |                1 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                                                         |                1 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/bfsof_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                |                0 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[3][0]                                                                                                                                                                                                                  | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/byte_reordering/rf_sfifo/br_sfifo_ip_4x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                   |                3 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                              | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                                 |                1 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gmii_txd[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                            |                1 |             16 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                             | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                                |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7][0]                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_43_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                                                                                                                                                |                1 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                  |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2__0_n_0                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                                                                                                                                                |                1 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                  |                3 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2__0_n_0                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1__0_n_0                                                                                                                                                                                                                                |                4 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                                                                                                                                                                                                                     |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2__0_n_0                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1__0_n_0                                                                                                                                                                                                                                |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_55_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                                                                                                                                                |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                                                                                                                                                |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                3 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1__0_n_0                                                                                                                                                                                                                                |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                4 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1__0_n_0                                                                                                                                                                                                                                |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2_n_0                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2_n_0                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0_n_0                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                                                       |                2 |             18 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/b2b_counter[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                3 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                            |                5 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                5 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                3 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                4 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                    |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                8 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg[0]                                                                                                                                                                                                                                                                                     |                2 |             18 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                4 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_75_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                                                                                                                                                  |                6 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                4 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_60_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                        | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                           |                1 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                 | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                           |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                4 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                7 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sel                                                                                                               | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                                         |                3 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                7 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                       |                2 |             20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                                                               |                2 |             20 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[9][0]                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                               |                3 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_71_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_0                                                                                                                                                                                                                                  |                6 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                               | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                         |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                              | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                                         |                3 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_83_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                                                                                                                                                  |                6 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_59_out                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0][0]                                                                                                                                                     |                5 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                               | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                         |                4 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                  |                6 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                         |                0 |             20 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0                                                                                                                                                                                                                                                 |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2__0_n_0                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_0                                                                                                                                                                                                                                  |                4 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2__0_n_0                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0][0]                                                                                                                                                     |                3 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0][0]                                                                                                                                                     |                8 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                         |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                                                                                                   |                1 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9][0]                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9][0]                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9][0]                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                1 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_26_out27_out                                                                                                                                                                                                                                                                                                            |                5 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                                                                                                                                                                                                                                |                0 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9][0]                                                                                                                                                                                                                   |                0 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9][0]                                                                                                                                                                                                                   |                1 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                                                                                                                               |                1 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                                                                                                   |                0 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9][0]                                                                                                                                                                                                                   |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                                                                                                   |                3 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9][0]                                                                                                                                                                                                                   |                1 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             20 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                                                                                                                                                   |                4 |             20 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                                                       |                4 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             22 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                4 |             22 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                 |                2 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                6 |             22 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                                                       |                3 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                 |                1 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                4 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             22 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             22 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                5 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                4 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                       |                1 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                       |                1 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                         |                4 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x16_address/txwregif_fifo4x16_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                             |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             24 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                              | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x8_done/rxrregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                  |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                5 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                2 |             24 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxrbcnt_fifo4x32/rxrbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                                      |                4 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                             | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/txwregif_fifo4x8_start/txwregif_fifo4x8_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                 |                1 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                         |                4 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |                7 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                1 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                            | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rif_if_bridge1/rxrregif_fifo4x32_data/rxrregif_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                |                4 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                3 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                           |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                3 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txwbcnt_fifo4x32/txwbcnt_fifo4x32_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                                      |                1 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg_0[0]                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_0                                                                                                                                                                                                                                                                                                                                                              |                2 |             24 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/x0e1_store                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                                    |                4 |             26 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/wcnt                                                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                4 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                                                                                                                                    |                2 |             26 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/crc_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                3 |             26 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0                                                                                                                                                                                                                                                           |                4 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                3 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             26 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0                                                                                                                                                                                                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                4 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                                    |                5 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[6]                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                                    |                3 |             26 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                2 |             28 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             28 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             28 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_rxctrl/rden_rcf_delay                                                                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                1 |             28 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                  |                3 |             28 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                                       |                2 |             28 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             28 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rx_xgmii/nbytes[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                2 |             28 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_1_out                                                                                                                                                                                                                                                                                                                    |                3 |             30 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/p_0_out                                                                                                                                                                                                                                                                                                                    |                1 |             30 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                                                                                                                                                                                                                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                2 |             30 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/frame                                                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gige_s2p/x_byte_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           |                2 |             30 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/qwd_cnt_0                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/g2x_ctrl/qwd_cnt[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                5 |             30 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/progclk_sel_store[14]_i_1_n_0                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             30 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |               12 |             30 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/do_r                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fib2fmac_txctrl/wr_cnt_temp[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                    | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                       |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/progdiv_cfg_store[15]_i_1_n_0                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                5 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/s2mm_all_idle                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                                                                                                         |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/p_0_in[47]                                          | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                5 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                                                                                                                                                                                                                      |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                                                                                                                                                           |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_rxctrl/chckcnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                             |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                             |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                                                   |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fmac2fib_rxctrl/chckcnt[15]_i_2_n_0                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fmac2fib_rxctrl/chckcnt[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0][0]                                                                                                                                                                                                                           | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[7][0]                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                   |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                        |                4 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[7][0]                                                                                                                                                                                                     | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x64_2clk/gigerx_fifo_ip_256x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                        |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                       |                5 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                    | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_bcnt_fifo256x16/gigerx_bcnt_fifo_ip_256x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                   |                4 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                               |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/cpll_cal_state_reg[21]_0[2]                    | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |                8 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/bytes_remain                                                                                                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                7 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[7][0]                                                                                                                                                                                                            | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/gige_rx/gigerx_fifo256x8/gigerx_fifo_ip_256x8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                               |                2 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                                                                                                                                                                   |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                                                                                                         |                2 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_REG_reg[15][0]                                                                                                                                                                                                                                                         |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                                       |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                                       |                6 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                3 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/bcnt                                                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/rbytes[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                                       |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                                       |                5 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                3 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             34 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |             34 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |             34 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                1 |             34 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/ptimer1                                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                3 |             34 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                7 |             36 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                       |                2 |             36 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                                            |                9 |             36 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_reg[8][0]                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                                 |                3 |             36 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclkmon | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0       | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             36 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                                 |                3 |             36 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0                                                                                                                                                                                                                                                                       |                3 |             36 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |             36 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                3 |             36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                       |                3 |             36 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             36 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             38 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             38 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                4 |             38 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             38 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             38 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |             40 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_reg[0]                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |             40 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                           | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                                                                                                                                                                           |                1 |             40 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                               |                4 |             40 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_reg[9][0]                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/txfifo/txfifo_ip_1024x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                               |                4 |             40 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                                                                                                                    |                5 |             42 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                6 |             42 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             44 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                               |                8 |             44 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             44 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                                   | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                    |                8 |             44 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             44 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                    | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                    |                6 |             44 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/cal_on_tx_drpen_out                            | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                3 |             46 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                            |                7 |             46 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                                                                                                                               |                2 |             46 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |               11 |             46 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                                           | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                            |                6 |             46 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                5 |             48 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[11][0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                           |                6 |             48 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc0.count_d1_reg[11][0]                                                                                                                                                                                                                               | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                                 |                4 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                7 |             48 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/rxfifo/rxfifo_ip_4Kx64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                                 |                5 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                5 |             48 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/rxdata_fifo256x64/rxdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                                    |                3 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/txdata_fifo256x64/txdata_fifo256x64_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                                                                                                                                    |                2 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                7 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |               11 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i/daddr                                               | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                           |                0 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                               |                6 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                7 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                                                |                6 |             48 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/pktctrl_fifo/pktctrl_fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                                                                                                                                                                                           |                3 |             48 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                9 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_2_n_0                           | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                5 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             50 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/UPDT_ADDR_64BIT.updt_desc_reg0_reg[32]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             52 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                 | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                                                                    |                4 |             52 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                0 |             52 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             52 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             52 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |             52 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[10]                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |             52 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/toggle                                                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                               |                7 |             52 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                6 |             54 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                0 |             54 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                6 |             56 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/idle4                                                                                                                                                                                                                                                                                                                                                           |                2 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |             56 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                8 |             56 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_cntr_dup_reg[0][0]                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_dup_reg[0][0]                                                                                                                                                                           |                3 |             56 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |             58 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                6 |             58 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                7 |             58 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                3 |             60 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/updt_desc_reg2_reg[32]_0                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                2 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                7 |             62 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                7 |             62 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg[0]                                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             64 |
|  LMAC_ETH_1G_i/util_ds_buf_1/U0/BUFG_O[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                                                                                                                                                               |                8 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                                                                                                         | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                                                                                                                                                               |                0 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             64 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/gige_crc32x64/new_crc[31]_i_1_n_0                                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |               25 |             64 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fmac2fib_rxctrl/datain_rcf_before_packet[31]_i_1_n_0                                                                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                6 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[11]                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                0 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                                                                                                                               |               14 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                3 |             64 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fmac2fib_rxctrl/wren_rcf0                                                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                0 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in0                                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               12 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                  |                5 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                0 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                7 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                7 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_txctrl/wr2_txwbcnt_fifo[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_txctrl/bcnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           |                6 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[5]                                                                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_txctrl/bcnt[31]_i_2_n_0                                                                                                                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_txctrl/bcnt[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           |               17 |             64 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             66 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             66 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                4 |             66 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             66 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                1 |             68 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |               12 |             68 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                                                                  |                6 |             68 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             70 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                                       |               11 |             70 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |             70 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |             70 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |             70 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |             72 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/SRESET                                                                                                                                                                                                                                                                                                                     |                9 |             72 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               17 |             72 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_TX_RESET                                                                                                                                                                                                                                                                                                               |                6 |             72 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |             72 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |             74 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             74 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             76 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             80 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_core/gpcs_pma_inst/MGT_RX_RESET                                                                                                                                                                                                                                                                                                               |               11 |             82 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                9 |             86 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               17 |             92 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                                      |                7 |             94 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.LMAC_ETH_1G_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                            |               13 |             94 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             96 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |             98 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               12 |            102 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |                8 |            112 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/pdin[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |               21 |            112 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               16 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                6 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6][0]                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/UPDT_ADDR_64BIT.updt_desc_reg0_reg[32]                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                5 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6][0]                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               27 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg[0]                                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               14 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/PTR_64BIT_CURDESC.updt_desc_reg0_reg[32]                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                                                                                                                                       |                2 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               10 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ADDR_64.ftch_error_addr_reg[63]_2[0]                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               12 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |               23 |            116 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/update_address_reg[4][0]                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               23 |            118 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |               11 |            118 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/m_axi_sg_wstrb[0]                                                                                                                                                                                                                                                                                                        |               13 |            120 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_addr_reg_reg[6]                                                                                                                                                                                                                                                                                                  |                2 |            124 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               13 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                                                                                                                               | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                                                                                                                                                                             |               12 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__1_n_0                                                                                                                                                                                                                                                                                     |               10 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            126 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                3 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               18 |            128 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_gmii/txd[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |               21 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            128 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/fib2fmac_txctrl/fib_mac_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |               13 |            128 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/LMAC_SYNTH/LMAC_CORE_TOP/core/gige_tx_encap/wdata[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |               15 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_txctrl/wr2_txdata_fifo[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               17 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/AXIS_LMAC_IP_0/inst/AXIS_BRIDGE_TOP/axis2fib_rxctrl/rx_axis_mac_tdata0                                                                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |                8 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__2_n_0                                                                                                                                                                                                                                                                                     |               10 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                                                                                                                                                       | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                                                 |                0 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            128 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                0 |            132 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/rst_ps8_0_49M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                                         |               15 |            132 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg15_out                                                                                                                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_addr_reg_reg[63][0]                                                                                                                                                                                                                                                                                           |                9 |            132 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               18 |            134 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               28 |            134 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |            134 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            134 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |            136 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                9 |            136 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            136 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                                            | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_child_error_reg_reg[0]                                                                                                                                                                                                                                                                                              |               13 |            136 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            136 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                7 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[63]_0[0]                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                                                                                                       |               20 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                0 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                                                                                                                            |               19 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            146 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               12 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               10 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |            148 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            150 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |            150 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                0 |            150 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |            150 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                8 |            150 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |               11 |            152 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                                                                                                                     |                3 |            152 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                  |                7 |            154 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                6 |            154 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |               15 |            156 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                             | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                1 |            156 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                                              | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |                3 |            158 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                8 |            158 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               25 |            160 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |            162 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            162 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_init_done_reg                                                                                                                                                                                                                                                                                                                                     |               17 |            162 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               12 |            162 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                8 |            164 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                   | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                9 |            164 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                                                                                                                    | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                           |                9 |            164 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                                                                                                                                                                                                  |               10 |            166 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                                                                                                               |                7 |            168 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |            192 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |            192 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                6 |            192 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               21 |            206 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               28 |            206 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               23 |            206 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |                9 |            214 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |               11 |            214 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |               10 |            214 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                                  | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                                          |               12 |            214 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |            224 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |            224 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                7 |            224 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |               27 |            234 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            256 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            256 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            256 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            256 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            256 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |                8 |            256 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/ila_2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                                                                                                               |               13 |            268 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_S2MM.queue_dout2_new_reg[90][0]                                                                                                                                                                                                                                                 | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_S2MM.reg2_reg[90][0]                                                                                                                                                                                                                                                                                                                                                  |               25 |            274 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                                                                                                                         | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_S2MM.reg2_reg[90][0]                                                                                                                                                                                                                                                                                                                                                  |                6 |            274 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_MM2S.queue_dout_new_reg[90][0]                                                                                                                                                                        | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MM2S.reg1_reg[90][0]                                                                                                                                                                                                                                                                                                                                                  |               32 |            302 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                                                                                                                          | LMAC_ETH_1G_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MM2S.reg1_reg[90][0]                                                                                                                                                                                                                                                                                                                                                  |                1 |            302 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |              115 |           1164 |
|  LMAC_ETH_1G_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |              104 |           1270 |
|  LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/core_clocking_i/userclk2                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                      | LMAC_ETH_1G_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/sync_block_reset_done/resetdone                                                                                                                                                                                                                                                                                                                                                    |              179 |           1748 |
|  LMAC_ETH_1G_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                              |              716 |           7600 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


