

================================================================
== Vivado HLS Report for 'shuffle_24_p'
================================================================
* Date:           Sun Dec 16 18:16:19 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48481|  48481|  48481|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  48480|  48480|      1010|          -|          -|    48|    no    |
        | + Loop 1.1      |   1008|   1008|        56|          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     54|     54|         3|          -|          -|    18|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     531|    234|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|     127|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     808|    360|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U106  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_30_fu_256_p2      |     +    |      0|  23|  11|           1|           6|
    |h_27_fu_388_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_454_fu_286_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_458_fu_326_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_462_fu_376_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_463_fu_406_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_464_fu_431_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_465_fu_437_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_466_fu_462_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_467_fu_468_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_468_fu_493_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_469_fu_523_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_470_fu_533_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_471_fu_543_p2    |     +    |      0|  38|  16|          11|          11|
    |w_32_fu_505_p2       |     +    |      0|  20|  10|           5|           1|
    |exitcond4_fu_382_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_250_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_499_p2   |   icmp   |      0|   0|   2|           5|           5|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 531| 234|         163|         160|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  45|          8|    1|          8|
    |co_reg_203          |   9|          2|    6|         12|
    |h_reg_214           |   9|          2|    5|         10|
    |storemerge_reg_236  |   9|          2|    8|         16|
    |w_reg_225           |   9|          2|    5|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  81|         16|   25|         56|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |arrayNo_reg_603        |   3|   0|    3|          0|
    |co_30_reg_588          |   6|   0|    6|          0|
    |co_reg_203             |   6|   0|    6|          0|
    |h_27_reg_616           |   5|   0|    5|          0|
    |h_reg_214              |   5|   0|    5|          0|
    |output_V_addr_reg_649  |  14|   0|   14|          0|
    |storemerge_reg_236     |   8|   0|    8|          0|
    |tmp_454_reg_593        |  10|   0|   11|          1|
    |tmp_458_reg_598        |   9|   0|   10|          1|
    |tmp_462_reg_608        |   6|   0|    7|          1|
    |tmp_464_reg_621        |  13|   0|   14|          1|
    |tmp_466_reg_626        |  14|   0|   15|          1|
    |tmp_468_reg_631        |  10|   0|   11|          1|
    |tmp_553_reg_581        |   1|   0|    1|          0|
    |w_32_reg_639           |   5|   0|    5|          0|
    |w_reg_225              |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 127|   0|  133|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |      shuffle_24_p      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |      shuffle_24_p      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |      shuffle_24_p      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |      shuffle_24_p      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |      shuffle_24_p      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |      shuffle_24_p      | return value |
|left_V_address0                  | out |   13|  ap_memory |         left_V         |     array    |
|left_V_ce0                       | out |    1|  ap_memory |         left_V         |     array    |
|left_V_q0                        |  in |    8|  ap_memory |         left_V         |     array    |
|output_V_address0                | out |   14|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|buffer1_1_24_16x16_p_7_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_6_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_5_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_4_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_3_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_2_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_1_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_address0    | out |   10|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_ce0         | out |    1|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_q0          |  in |    8|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond & !tmp_553)
	6  / (!exitcond & tmp_553)
	3  / (exitcond)
5 --> 
	7  / true
6 --> 
	7  / true
7 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (11)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:375
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (13)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_30, %.loopexit.loopexit ]

ST_2: tmp_553 (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.loopexit:1  %tmp_553 = trunc i6 %co to i1

ST_2: exitcond5 (15)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:375
.loopexit:2  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_30 (17)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:375
.loopexit:4  %co_30 = add i6 1, %co

ST_2: StgValue_14 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.loopexit:5  br i1 %exitcond5, label %5, label %.preheader6.preheader

ST_2: tmp_s (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:0  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl4_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:1  %p_shl4_cast = zext i10 %tmp_s to i11

ST_2: tmp_453 (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:2  %tmp_453 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl5_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader6.preheader:3  %p_shl5_cast = zext i7 %tmp_453 to i11

ST_2: tmp_454 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader6.preheader:4  %tmp_454 = add i11 %p_shl5_cast, %p_shl4_cast

ST_2: tmp_455 (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:5  %tmp_455 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_456 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:6  %tmp_456 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_455, i4 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:7  %p_shl2_cast = zext i9 %tmp_456 to i10

ST_2: tmp_457 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:8  %tmp_457 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_455, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader6.preheader:9  %p_shl3_cast = zext i6 %tmp_457 to i10

ST_2: tmp_458 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader6.preheader:10  %tmp_458 = add i10 %p_shl3_cast, %p_shl2_cast

ST_2: arrayNo (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:11  %arrayNo = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %co, i32 1, i32 3)

ST_2: tmp_459 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:12  %tmp_459 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %co, i32 4, i32 5)

ST_2: tmp_460 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:13  %tmp_460 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_459, i4 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:14  %p_shl_cast = zext i6 %tmp_460 to i7

ST_2: tmp_461 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:15  %tmp_461 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_459, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:16  %p_shl1_cast = zext i3 %tmp_461 to i7

ST_2: tmp_462 (37)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:375
.preheader6.preheader:17  %tmp_462 = add i7 %p_shl1_cast, %p_shl_cast

ST_2: StgValue_33 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:376
.preheader6.preheader:18  br label %.preheader6

ST_2: StgValue_34 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:383
:0  ret void


 <State 3>: 4.68ns
ST_3: h (40)  [1/1] 0.00ns
.preheader6:0  %h = phi i5 [ 0, %.preheader6.preheader ], [ %h_27, %.preheader6.loopexit ]

ST_3: exitcond4 (41)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:376
.preheader6:1  %exitcond4 = icmp eq i5 %h, -14

ST_3: empty_166 (42)  [1/1] 0.00ns
.preheader6:2  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_3: h_27 (43)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:376
.preheader6:3  %h_27 = add i5 %h, 1

ST_3: StgValue_39 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:376
.preheader6:4  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast8 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:0  %tmp_cast8 = zext i5 %h to i7

ST_3: tmp_cast9 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:1  %tmp_cast9 = zext i5 %h to i11

ST_3: tmp_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:2  %tmp_cast = zext i5 %h to i10

ST_3: tmp_463 (49)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:3  %tmp_463 = add i10 %tmp_cast, %tmp_458

ST_3: p_shl10_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:4  %p_shl10_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_463, i4 0)

ST_3: tmp_554 (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:5  %tmp_554 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_463, i1 false)

ST_3: p_shl11_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:6  %p_shl11_cast = zext i11 %tmp_554 to i14

ST_3: tmp_464 (53)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:7  %tmp_464 = add i14 %p_shl10_cast, %p_shl11_cast

ST_3: tmp_465 (54)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:8  %tmp_465 = add i11 %tmp_cast9, %tmp_454

ST_3: p_shl8_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:9  %p_shl8_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_465, i4 0)

ST_3: tmp_555 (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:10  %tmp_555 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_465, i1 false)

ST_3: p_shl9_cast (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:11  %p_shl9_cast = zext i12 %tmp_555 to i15

ST_3: tmp_466 (58)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:12  %tmp_466 = add i15 %p_shl8_cast, %p_shl9_cast

ST_3: tmp_467 (59)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:13  %tmp_467 = add i7 %tmp_cast8, %tmp_462

ST_3: p_shl6_cast (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:14  %p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_467, i4 0)

ST_3: tmp_556 (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:15  %tmp_556 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_467, i1 false)

ST_3: p_shl7_cast (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:16  %p_shl7_cast = zext i8 %tmp_556 to i11

ST_3: tmp_468 (63)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:17  %tmp_468 = add i11 %p_shl6_cast, %p_shl7_cast

ST_3: StgValue_58 (64)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader.preheader:18  br label %.preheader

ST_3: StgValue_59 (113)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (66)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_32, %4 ], [ 0, %.preheader.preheader ]

ST_4: exitcond (67)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:1  %exitcond = icmp eq i5 %w, -14

ST_4: empty_167 (68)  [1/1] 0.00ns
.preheader:2  %empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

ST_4: w_32 (69)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:3  %w_32 = add i5 %w, 1

ST_4: StgValue_64 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:4  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_4: tmp_220_cast1 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:0  %tmp_220_cast1 = zext i5 %w to i11

ST_4: tmp_220_cast2 (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:1  %tmp_220_cast2 = zext i5 %w to i15

ST_4: tmp_220_cast (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:2  %tmp_220_cast = zext i5 %w to i14

ST_4: tmp_469 (75)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:378
:3  %tmp_469 = add i14 %tmp_464, %tmp_220_cast

ST_4: tmp_588_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:4  %tmp_588_cast = zext i14 %tmp_469 to i64

ST_4: left_V_addr (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:5  %left_V_addr = getelementptr [7776 x i8]* %left_V, i64 0, i64 %tmp_588_cast

ST_4: tmp_470 (78)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:378
:6  %tmp_470 = add i15 %tmp_466, %tmp_220_cast2

ST_4: tmp_589_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:7  %tmp_589_cast = zext i15 %tmp_470 to i64

ST_4: output_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:8  %output_V_addr = getelementptr [15552 x i8]* %output_V, i64 0, i64 %tmp_589_cast

ST_4: tmp_471 (81)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:378
:9  %tmp_471 = add i11 %tmp_468, %tmp_220_cast1

ST_4: tmp_590_cast (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:10  %tmp_590_cast = zext i11 %tmp_471 to i64

ST_4: buffer1_1_24_16x16_p (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:11  %buffer1_1_24_16x16_p = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_2, i64 0, i64 %tmp_590_cast

ST_4: buffer1_1_24_16x16_p_78 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:12  %buffer1_1_24_16x16_p_78 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_1, i64 0, i64 %tmp_590_cast

ST_4: buffer1_1_24_16x16_p_79 (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:13  %buffer1_1_24_16x16_p_79 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_7, i64 0, i64 %tmp_590_cast

ST_4: buffer1_1_24_16x16_p_80 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:14  %buffer1_1_24_16x16_p_80 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_4, i64 0, i64 %tmp_590_cast

ST_4: buffer1_1_24_16x16_p_81 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:15  %buffer1_1_24_16x16_p_81 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_590_cast

ST_4: buffer1_1_24_16x16_p_82 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:16  %buffer1_1_24_16x16_p_82 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_3, i64 0, i64 %tmp_590_cast

ST_4: buffer1_1_24_16x16_p_83 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:17  %buffer1_1_24_16x16_p_83 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_5, i64 0, i64 %tmp_590_cast

ST_4: buffer1_1_24_16x16_p_84 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:18  %buffer1_1_24_16x16_p_84 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_6, i64 0, i64 %tmp_590_cast

ST_4: StgValue_84 (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:19  br i1 %tmp_553, label %3, label %2

ST_4: left_V_load (93)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_4: buffer1_1_24_16x16_p_85 (96)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:0  %buffer1_1_24_16x16_p_85 = load i8* %buffer1_1_24_16x16_p_79, align 1

ST_4: buffer1_1_24_16x16_p_86 (97)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:1  %buffer1_1_24_16x16_p_86 = load i8* %buffer1_1_24_16x16_p_84, align 1

ST_4: buffer1_1_24_16x16_p_87 (98)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:2  %buffer1_1_24_16x16_p_87 = load i8* %buffer1_1_24_16x16_p_83, align 1

ST_4: buffer1_1_24_16x16_p_88 (99)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:3  %buffer1_1_24_16x16_p_88 = load i8* %buffer1_1_24_16x16_p_80, align 1

ST_4: buffer1_1_24_16x16_p_89 (100)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:4  %buffer1_1_24_16x16_p_89 = load i8* %buffer1_1_24_16x16_p_82, align 1

ST_4: buffer1_1_24_16x16_p_90 (101)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:5  %buffer1_1_24_16x16_p_90 = load i8* %buffer1_1_24_16x16_p, align 1

ST_4: buffer1_1_24_16x16_p_91 (102)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:6  %buffer1_1_24_16x16_p_91 = load i8* %buffer1_1_24_16x16_p_78, align 1

ST_4: buffer1_1_24_16x16_p_92 (103)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:7  %buffer1_1_24_16x16_p_92 = load i8* %buffer1_1_24_16x16_p_81, align 1

ST_4: StgValue_94 (111)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 5>: 4.84ns
ST_5: left_V_load (93)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:0  %left_V_load = load i8* %left_V_addr, align 1

ST_5: StgValue_96 (94)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:378
:1  br label %4


 <State 6>: 7.32ns
ST_6: buffer1_1_24_16x16_p_85 (96)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:0  %buffer1_1_24_16x16_p_85 = load i8* %buffer1_1_24_16x16_p_79, align 1

ST_6: buffer1_1_24_16x16_p_86 (97)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:1  %buffer1_1_24_16x16_p_86 = load i8* %buffer1_1_24_16x16_p_84, align 1

ST_6: buffer1_1_24_16x16_p_87 (98)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:2  %buffer1_1_24_16x16_p_87 = load i8* %buffer1_1_24_16x16_p_83, align 1

ST_6: buffer1_1_24_16x16_p_88 (99)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:3  %buffer1_1_24_16x16_p_88 = load i8* %buffer1_1_24_16x16_p_80, align 1

ST_6: buffer1_1_24_16x16_p_89 (100)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:4  %buffer1_1_24_16x16_p_89 = load i8* %buffer1_1_24_16x16_p_82, align 1

ST_6: buffer1_1_24_16x16_p_90 (101)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:5  %buffer1_1_24_16x16_p_90 = load i8* %buffer1_1_24_16x16_p, align 1

ST_6: buffer1_1_24_16x16_p_91 (102)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:6  %buffer1_1_24_16x16_p_91 = load i8* %buffer1_1_24_16x16_p_78, align 1

ST_6: buffer1_1_24_16x16_p_92 (103)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
:7  %buffer1_1_24_16x16_p_92 = load i8* %buffer1_1_24_16x16_p_81, align 1

ST_6: tmp (104)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:378
:8  %tmp = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_24_16x16_p_85, i8 %buffer1_1_24_16x16_p_86, i8 %buffer1_1_24_16x16_p_87, i8 %buffer1_1_24_16x16_p_88, i8 %buffer1_1_24_16x16_p_89, i8 %buffer1_1_24_16x16_p_90, i8 %buffer1_1_24_16x16_p_91, i8 %buffer1_1_24_16x16_p_92, i3 %arrayNo)

ST_6: StgValue_106 (105)  [1/1] 1.59ns
:9  br label %4


 <State 7>: 3.25ns
ST_7: storemerge (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
:0  %storemerge = phi i8 [ %left_V_load, %2 ], [ %tmp, %3 ]

ST_7: StgValue_108 (108)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:379
:1  store i8 %storemerge, i8* %output_V_addr, align 1

ST_7: StgValue_109 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:377
:2  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8              (br               ) [ 01111111]
co                      (phi              ) [ 00100000]
tmp_553                 (trunc            ) [ 00011111]
exitcond5               (icmp             ) [ 00111111]
empty                   (speclooptripcount) [ 00000000]
co_30                   (add              ) [ 01111111]
StgValue_14             (br               ) [ 00000000]
tmp_s                   (bitconcatenate   ) [ 00000000]
p_shl4_cast             (zext             ) [ 00000000]
tmp_453                 (bitconcatenate   ) [ 00000000]
p_shl5_cast             (zext             ) [ 00000000]
tmp_454                 (add              ) [ 00011111]
tmp_455                 (partselect       ) [ 00000000]
tmp_456                 (bitconcatenate   ) [ 00000000]
p_shl2_cast             (zext             ) [ 00000000]
tmp_457                 (bitconcatenate   ) [ 00000000]
p_shl3_cast             (zext             ) [ 00000000]
tmp_458                 (add              ) [ 00011111]
arrayNo                 (partselect       ) [ 00011111]
tmp_459                 (partselect       ) [ 00000000]
tmp_460                 (bitconcatenate   ) [ 00000000]
p_shl_cast              (zext             ) [ 00000000]
tmp_461                 (bitconcatenate   ) [ 00000000]
p_shl1_cast             (zext             ) [ 00000000]
tmp_462                 (add              ) [ 00011111]
StgValue_33             (br               ) [ 00111111]
StgValue_34             (ret              ) [ 00000000]
h                       (phi              ) [ 00010000]
exitcond4               (icmp             ) [ 00111111]
empty_166               (speclooptripcount) [ 00000000]
h_27                    (add              ) [ 00111111]
StgValue_39             (br               ) [ 00000000]
tmp_cast8               (zext             ) [ 00000000]
tmp_cast9               (zext             ) [ 00000000]
tmp_cast                (zext             ) [ 00000000]
tmp_463                 (add              ) [ 00000000]
p_shl10_cast            (bitconcatenate   ) [ 00000000]
tmp_554                 (bitconcatenate   ) [ 00000000]
p_shl11_cast            (zext             ) [ 00000000]
tmp_464                 (add              ) [ 00001111]
tmp_465                 (add              ) [ 00000000]
p_shl8_cast             (bitconcatenate   ) [ 00000000]
tmp_555                 (bitconcatenate   ) [ 00000000]
p_shl9_cast             (zext             ) [ 00000000]
tmp_466                 (add              ) [ 00001111]
tmp_467                 (add              ) [ 00000000]
p_shl6_cast             (bitconcatenate   ) [ 00000000]
tmp_556                 (bitconcatenate   ) [ 00000000]
p_shl7_cast             (zext             ) [ 00000000]
tmp_468                 (add              ) [ 00001111]
StgValue_58             (br               ) [ 00111111]
StgValue_59             (br               ) [ 01111111]
w                       (phi              ) [ 00001000]
exitcond                (icmp             ) [ 00111111]
empty_167               (speclooptripcount) [ 00000000]
w_32                    (add              ) [ 00111111]
StgValue_64             (br               ) [ 00000000]
tmp_220_cast1           (zext             ) [ 00000000]
tmp_220_cast2           (zext             ) [ 00000000]
tmp_220_cast            (zext             ) [ 00000000]
tmp_469                 (add              ) [ 00000000]
tmp_588_cast            (zext             ) [ 00000000]
left_V_addr             (getelementptr    ) [ 00000100]
tmp_470                 (add              ) [ 00000000]
tmp_589_cast            (zext             ) [ 00000000]
output_V_addr           (getelementptr    ) [ 00000111]
tmp_471                 (add              ) [ 00000000]
tmp_590_cast            (zext             ) [ 00000000]
buffer1_1_24_16x16_p    (getelementptr    ) [ 00000010]
buffer1_1_24_16x16_p_78 (getelementptr    ) [ 00000010]
buffer1_1_24_16x16_p_79 (getelementptr    ) [ 00000010]
buffer1_1_24_16x16_p_80 (getelementptr    ) [ 00000010]
buffer1_1_24_16x16_p_81 (getelementptr    ) [ 00000010]
buffer1_1_24_16x16_p_82 (getelementptr    ) [ 00000010]
buffer1_1_24_16x16_p_83 (getelementptr    ) [ 00000010]
buffer1_1_24_16x16_p_84 (getelementptr    ) [ 00000010]
StgValue_84             (br               ) [ 00000000]
StgValue_94             (br               ) [ 00111111]
left_V_load             (load             ) [ 00111111]
StgValue_96             (br               ) [ 00111111]
buffer1_1_24_16x16_p_85 (load             ) [ 00000000]
buffer1_1_24_16x16_p_86 (load             ) [ 00000000]
buffer1_1_24_16x16_p_87 (load             ) [ 00000000]
buffer1_1_24_16x16_p_88 (load             ) [ 00000000]
buffer1_1_24_16x16_p_89 (load             ) [ 00000000]
buffer1_1_24_16x16_p_90 (load             ) [ 00000000]
buffer1_1_24_16x16_p_91 (load             ) [ 00000000]
buffer1_1_24_16x16_p_92 (load             ) [ 00000000]
tmp                     (mux              ) [ 00111111]
StgValue_106            (br               ) [ 00111111]
storemerge              (phi              ) [ 00000001]
StgValue_108            (store            ) [ 00000000]
StgValue_109            (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer1_1_24_16x16_p_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_24_16x16_p_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_24_16x16_p_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_24_16x16_p_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_24_16x16_p_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_24_16x16_p_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_24_16x16_p_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_24_16x16_p">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="left_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="output_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="15" slack="0"/>
<pin id="95" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buffer1_1_24_16x16_p_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="buffer1_1_24_16x16_p_78_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_78/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buffer1_1_24_16x16_p_79_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_79/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="buffer1_1_24_16x16_p_80_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_80/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="buffer1_1_24_16x16_p_81_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_81/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="buffer1_1_24_16x16_p_82_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_82/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buffer1_1_24_16x16_p_83_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_83/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="buffer1_1_24_16x16_p_84_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_84/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_V_load/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_85/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_86/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="172" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_87/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_88/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_89/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_90/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_91/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_92/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="StgValue_108_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="14" slack="2"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/7 "/>
</bind>
</comp>

<comp id="203" class="1005" name="co_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="1"/>
<pin id="205" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="co_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="h_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="h_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="w_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="w_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="236" class="1005" name="storemerge_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="238" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="storemerge_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="8" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_553_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_553/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="exitcond5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="co_30_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_30/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl4_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_453_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_453/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_shl5_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_454_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="10" slack="0"/>
<pin id="289" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_454/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_455_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="4" slack="0"/>
<pin id="297" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_455/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_456_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="5" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_456/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl2_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_457_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_457/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_shl3_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_458_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_458/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="arrayNo_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="3" slack="0"/>
<pin id="337" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_459_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="0"/>
<pin id="345" dir="0" index="2" bw="4" slack="0"/>
<pin id="346" dir="0" index="3" bw="4" slack="0"/>
<pin id="347" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_459/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_460_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="2" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_460/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_shl_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_461_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_461/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_shl1_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_462_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_462/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="exitcond4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="h_27_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_27/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_cast8_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast8/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_cast9_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast9/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_cast_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_463_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="10" slack="1"/>
<pin id="409" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_463/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_shl10_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="10" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_554_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="0"/>
<pin id="421" dir="0" index="1" bw="10" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_554/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_shl11_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11_cast/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_464_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="14" slack="0"/>
<pin id="433" dir="0" index="1" bw="11" slack="0"/>
<pin id="434" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_464/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_465_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="1"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_465/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_shl8_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_555_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_555/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_shl9_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_466_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_466/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_467_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="7" slack="1"/>
<pin id="471" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_467/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_shl6_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="7" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_556_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="7" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_556/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_shl7_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_468_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_468/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="exitcond_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="w_32_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_32/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_220_cast1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_220_cast1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_220_cast2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_220_cast2/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_220_cast_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_220_cast/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_469_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="14" slack="1"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_469/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_588_cast_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="14" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_588_cast/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_470_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="1"/>
<pin id="535" dir="0" index="1" bw="5" slack="0"/>
<pin id="536" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_470/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_589_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="15" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_589_cast/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_471_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="1"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_471/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_590_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_590_cast/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="8" slack="0"/>
<pin id="563" dir="0" index="2" bw="8" slack="0"/>
<pin id="564" dir="0" index="3" bw="8" slack="0"/>
<pin id="565" dir="0" index="4" bw="8" slack="0"/>
<pin id="566" dir="0" index="5" bw="8" slack="0"/>
<pin id="567" dir="0" index="6" bw="8" slack="0"/>
<pin id="568" dir="0" index="7" bw="8" slack="0"/>
<pin id="569" dir="0" index="8" bw="8" slack="0"/>
<pin id="570" dir="0" index="9" bw="3" slack="3"/>
<pin id="571" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_553_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="2"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_553 "/>
</bind>
</comp>

<comp id="588" class="1005" name="co_30_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_30 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_454_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="1"/>
<pin id="595" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_454 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_458_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="1"/>
<pin id="600" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_458 "/>
</bind>
</comp>

<comp id="603" class="1005" name="arrayNo_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="3"/>
<pin id="605" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_462_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="7" slack="1"/>
<pin id="610" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_462 "/>
</bind>
</comp>

<comp id="616" class="1005" name="h_27_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_27 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_464_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="14" slack="1"/>
<pin id="623" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_464 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_466_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="1"/>
<pin id="628" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_466 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_468_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="11" slack="1"/>
<pin id="633" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_468 "/>
</bind>
</comp>

<comp id="639" class="1005" name="w_32_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_32 "/>
</bind>
</comp>

<comp id="644" class="1005" name="left_V_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="13" slack="1"/>
<pin id="646" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="left_V_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="output_V_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="2"/>
<pin id="651" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="buffer1_1_24_16x16_p_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="1"/>
<pin id="656" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p "/>
</bind>
</comp>

<comp id="659" class="1005" name="buffer1_1_24_16x16_p_78_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="1"/>
<pin id="661" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_78 "/>
</bind>
</comp>

<comp id="664" class="1005" name="buffer1_1_24_16x16_p_79_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="1"/>
<pin id="666" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_79 "/>
</bind>
</comp>

<comp id="669" class="1005" name="buffer1_1_24_16x16_p_80_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="1"/>
<pin id="671" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_80 "/>
</bind>
</comp>

<comp id="674" class="1005" name="buffer1_1_24_16x16_p_81_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="1"/>
<pin id="676" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_81 "/>
</bind>
</comp>

<comp id="679" class="1005" name="buffer1_1_24_16x16_p_82_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_82 "/>
</bind>
</comp>

<comp id="684" class="1005" name="buffer1_1_24_16x16_p_83_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_83 "/>
</bind>
</comp>

<comp id="689" class="1005" name="buffer1_1_24_16x16_p_84_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_84 "/>
</bind>
</comp>

<comp id="694" class="1005" name="left_V_load_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="left_V_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="1"/>
<pin id="701" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="80" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="80" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="80" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="80" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="80" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="80" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="84" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="112" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="147" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="140" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="119" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="133" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="98" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="105" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="126" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="245"><net_src comp="239" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="249"><net_src comp="207" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="207" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="207" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="207" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="207" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="270" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="207" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="292" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="292" pin="4"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="310" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="207" pin="4"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="207" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="54" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="342" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="58" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="342" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="360" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="218" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="62" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="218" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="66" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="218" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="218" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="218" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="406" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="411" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="398" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="32" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="437" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="36" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="442" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="394" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="468" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="473" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="229" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="229" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="229" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="229" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="229" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="537"><net_src comp="515" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="547"><net_src comp="511" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="559"><net_src comp="548" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="572"><net_src comp="82" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="573"><net_src comp="159" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="574"><net_src comp="164" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="575"><net_src comp="169" pin="2"/><net_sink comp="560" pin=3"/></net>

<net id="576"><net_src comp="174" pin="2"/><net_sink comp="560" pin=4"/></net>

<net id="577"><net_src comp="179" pin="2"/><net_sink comp="560" pin=5"/></net>

<net id="578"><net_src comp="184" pin="2"/><net_sink comp="560" pin=6"/></net>

<net id="579"><net_src comp="189" pin="2"/><net_sink comp="560" pin=7"/></net>

<net id="580"><net_src comp="194" pin="2"/><net_sink comp="560" pin=8"/></net>

<net id="584"><net_src comp="246" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="256" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="596"><net_src comp="286" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="601"><net_src comp="326" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="606"><net_src comp="332" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="560" pin=9"/></net>

<net id="611"><net_src comp="376" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="619"><net_src comp="388" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="624"><net_src comp="431" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="629"><net_src comp="462" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="634"><net_src comp="493" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="642"><net_src comp="505" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="647"><net_src comp="84" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="652"><net_src comp="91" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="657"><net_src comp="98" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="662"><net_src comp="105" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="667"><net_src comp="112" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="672"><net_src comp="119" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="677"><net_src comp="126" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="682"><net_src comp="133" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="687"><net_src comp="140" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="692"><net_src comp="147" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="697"><net_src comp="154" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="702"><net_src comp="560" pin="10"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="239" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: left_V | {}
	Port: output_V | {7 }
	Port: buffer1_1_24_16x16_p_7 | {}
	Port: buffer1_1_24_16x16_p_6 | {}
	Port: buffer1_1_24_16x16_p_5 | {}
	Port: buffer1_1_24_16x16_p_4 | {}
	Port: buffer1_1_24_16x16_p_3 | {}
	Port: buffer1_1_24_16x16_p_2 | {}
	Port: buffer1_1_24_16x16_p_1 | {}
	Port: buffer1_1_24_16x16_p | {}
 - Input state : 
	Port: shuffle_24_p : left_V | {4 5 }
	Port: shuffle_24_p : output_V | {}
	Port: shuffle_24_p : buffer1_1_24_16x16_p_7 | {4 6 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p_6 | {4 6 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p_5 | {4 6 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p_4 | {4 6 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p_3 | {4 6 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p_2 | {4 6 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p_1 | {4 6 }
	Port: shuffle_24_p : buffer1_1_24_16x16_p | {4 6 }
  - Chain level:
	State 1
	State 2
		tmp_553 : 1
		exitcond5 : 1
		co_30 : 1
		StgValue_14 : 2
		tmp_s : 1
		p_shl4_cast : 2
		tmp_453 : 1
		p_shl5_cast : 2
		tmp_454 : 3
		tmp_455 : 1
		tmp_456 : 2
		p_shl2_cast : 3
		tmp_457 : 2
		p_shl3_cast : 3
		tmp_458 : 4
		arrayNo : 1
		tmp_459 : 1
		tmp_460 : 2
		p_shl_cast : 3
		tmp_461 : 2
		p_shl1_cast : 3
		tmp_462 : 4
	State 3
		exitcond4 : 1
		h_27 : 1
		StgValue_39 : 2
		tmp_cast8 : 1
		tmp_cast9 : 1
		tmp_cast : 1
		tmp_463 : 2
		p_shl10_cast : 3
		tmp_554 : 3
		p_shl11_cast : 4
		tmp_464 : 5
		tmp_465 : 2
		p_shl8_cast : 3
		tmp_555 : 3
		p_shl9_cast : 4
		tmp_466 : 5
		tmp_467 : 2
		p_shl6_cast : 3
		tmp_556 : 3
		p_shl7_cast : 4
		tmp_468 : 5
	State 4
		exitcond : 1
		w_32 : 1
		StgValue_64 : 2
		tmp_220_cast1 : 1
		tmp_220_cast2 : 1
		tmp_220_cast : 1
		tmp_469 : 2
		tmp_588_cast : 3
		left_V_addr : 4
		tmp_470 : 2
		tmp_589_cast : 3
		output_V_addr : 4
		tmp_471 : 2
		tmp_590_cast : 3
		buffer1_1_24_16x16_p : 4
		buffer1_1_24_16x16_p_78 : 4
		buffer1_1_24_16x16_p_79 : 4
		buffer1_1_24_16x16_p_80 : 4
		buffer1_1_24_16x16_p_81 : 4
		buffer1_1_24_16x16_p_82 : 4
		buffer1_1_24_16x16_p_83 : 4
		buffer1_1_24_16x16_p_84 : 4
		left_V_load : 5
		buffer1_1_24_16x16_p_85 : 5
		buffer1_1_24_16x16_p_86 : 5
		buffer1_1_24_16x16_p_87 : 5
		buffer1_1_24_16x16_p_88 : 5
		buffer1_1_24_16x16_p_89 : 5
		buffer1_1_24_16x16_p_90 : 5
		buffer1_1_24_16x16_p_91 : 5
		buffer1_1_24_16x16_p_92 : 5
	State 5
	State 6
		tmp : 1
	State 7
		StgValue_108 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     co_30_fu_256     |    23   |    11   |
|          |    tmp_454_fu_286    |    35   |    15   |
|          |    tmp_458_fu_326    |    32   |    14   |
|          |    tmp_462_fu_376    |    23   |    11   |
|          |      h_27_fu_388     |    20   |    10   |
|          |    tmp_463_fu_406    |    35   |    15   |
|          |    tmp_464_fu_431    |    47   |    19   |
|    add   |    tmp_465_fu_437    |    38   |    16   |
|          |    tmp_466_fu_462    |    50   |    20   |
|          |    tmp_467_fu_468    |    26   |    12   |
|          |    tmp_468_fu_493    |    38   |    16   |
|          |      w_32_fu_505     |    20   |    10   |
|          |    tmp_469_fu_523    |    47   |    19   |
|          |    tmp_470_fu_533    |    50   |    20   |
|          |    tmp_471_fu_543    |    38   |    16   |
|----------|----------------------|---------|---------|
|    mux   |      tmp_fu_560      |   150   |    45   |
|----------|----------------------|---------|---------|
|          |   exitcond5_fu_250   |    0    |    3    |
|   icmp   |   exitcond4_fu_382   |    0    |    2    |
|          |    exitcond_fu_499   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |    tmp_553_fu_246    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_262     |    0    |    0    |
|          |    tmp_453_fu_274    |    0    |    0    |
|          |    tmp_456_fu_302    |    0    |    0    |
|          |    tmp_457_fu_314    |    0    |    0    |
|          |    tmp_460_fu_352    |    0    |    0    |
|bitconcatenate|    tmp_461_fu_364    |    0    |    0    |
|          |  p_shl10_cast_fu_411 |    0    |    0    |
|          |    tmp_554_fu_419    |    0    |    0    |
|          |  p_shl8_cast_fu_442  |    0    |    0    |
|          |    tmp_555_fu_450    |    0    |    0    |
|          |  p_shl6_cast_fu_473  |    0    |    0    |
|          |    tmp_556_fu_481    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl4_cast_fu_270  |    0    |    0    |
|          |  p_shl5_cast_fu_282  |    0    |    0    |
|          |  p_shl2_cast_fu_310  |    0    |    0    |
|          |  p_shl3_cast_fu_322  |    0    |    0    |
|          |   p_shl_cast_fu_360  |    0    |    0    |
|          |  p_shl1_cast_fu_372  |    0    |    0    |
|          |   tmp_cast8_fu_394   |    0    |    0    |
|          |   tmp_cast9_fu_398   |    0    |    0    |
|   zext   |    tmp_cast_fu_402   |    0    |    0    |
|          |  p_shl11_cast_fu_427 |    0    |    0    |
|          |  p_shl9_cast_fu_458  |    0    |    0    |
|          |  p_shl7_cast_fu_489  |    0    |    0    |
|          | tmp_220_cast1_fu_511 |    0    |    0    |
|          | tmp_220_cast2_fu_515 |    0    |    0    |
|          |  tmp_220_cast_fu_519 |    0    |    0    |
|          |  tmp_588_cast_fu_528 |    0    |    0    |
|          |  tmp_589_cast_fu_538 |    0    |    0    |
|          |  tmp_590_cast_fu_548 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    tmp_455_fu_292    |    0    |    0    |
|partselect|    arrayNo_fu_332    |    0    |    0    |
|          |    tmp_459_fu_342    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   672   |   276   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        arrayNo_reg_603        |    3   |
|buffer1_1_24_16x16_p_78_reg_659|   10   |
|buffer1_1_24_16x16_p_79_reg_664|   10   |
|buffer1_1_24_16x16_p_80_reg_669|   10   |
|buffer1_1_24_16x16_p_81_reg_674|   10   |
|buffer1_1_24_16x16_p_82_reg_679|   10   |
|buffer1_1_24_16x16_p_83_reg_684|   10   |
|buffer1_1_24_16x16_p_84_reg_689|   10   |
|  buffer1_1_24_16x16_p_reg_654 |   10   |
|         co_30_reg_588         |    6   |
|           co_reg_203          |    6   |
|          h_27_reg_616         |    5   |
|           h_reg_214           |    5   |
|      left_V_addr_reg_644      |   13   |
|      left_V_load_reg_694      |    8   |
|     output_V_addr_reg_649     |   14   |
|       storemerge_reg_236      |    8   |
|        tmp_454_reg_593        |   11   |
|        tmp_458_reg_598        |   10   |
|        tmp_462_reg_608        |    7   |
|        tmp_464_reg_621        |   14   |
|        tmp_466_reg_626        |   15   |
|        tmp_468_reg_631        |   11   |
|        tmp_553_reg_581        |    1   |
|          tmp_reg_699          |    8   |
|          w_32_reg_639         |    5   |
|           w_reg_225           |    5   |
+-------------------------------+--------+
|             Total             |   235  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_154 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_159 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_164 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_169 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_174 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_179 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_189 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   186  ||  14.292 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   672  |   276  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   81   |
|  Register |    -   |   235  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   907  |   357  |
+-----------+--------+--------+--------+
