// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Tue Nov 27 12:38:25 2018
// Host        : correlator2.fnal.gov running 64-bit Scientific Linux release 7.5 (Nitrogen)
// Command     : write_verilog -force -mode funcsim -rename_top v7_bd_axi_chip2chip_0_0 -prefix
//               v7_bd_axi_chip2chip_0_0_ v7_bd_axi_chip2chip_0_0_sim_netlist.v
// Design      : v7_bd_axi_chip2chip_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "v7_bd_axi_chip2chip_0_0,axi_chip2chip_v5_0_3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_chip2chip_v5_0_3,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module v7_bd_axi_chip2chip_0_0
   (m_aclk,
    m_aresetn,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready,
    axi_c2c_s2m_intr_in,
    axi_c2c_m2s_intr_out,
    idelay_ref_clk,
    axi_c2c_selio_tx_clk_out,
    axi_c2c_selio_tx_data_out,
    axi_c2c_selio_rx_clk_in,
    axi_c2c_selio_rx_data_in,
    axi_c2c_link_status_out,
    axi_c2c_multi_bit_error_out,
    m_axi_lite_aclk,
    m_axi_lite_awaddr,
    m_axi_lite_awprot,
    m_axi_lite_awvalid,
    m_axi_lite_awready,
    m_axi_lite_wdata,
    m_axi_lite_wstrb,
    m_axi_lite_wvalid,
    m_axi_lite_wready,
    m_axi_lite_bresp,
    m_axi_lite_bvalid,
    m_axi_lite_bready,
    m_axi_lite_araddr,
    m_axi_lite_arprot,
    m_axi_lite_arvalid,
    m_axi_lite_arready,
    m_axi_lite_rdata,
    m_axi_lite_rresp,
    m_axi_lite_rvalid,
    m_axi_lite_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_aclk, ASSOCIATED_BUSIF m_axi, ASSOCIATED_RESET m_aresetn, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN v7_bd_clk_wiz_0_0_clk_out1" *) input m_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_aresetn, POLARITY ACTIVE_LOW" *) input m_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWID" *) output [7:0]m_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWADDR" *) output [31:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWLEN" *) output [7:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWSIZE" *) output [2:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWBURST" *) output [1:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWVALID" *) output m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi AWREADY" *) input m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WDATA" *) output [31:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WSTRB" *) output [3:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WLAST" *) output m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WVALID" *) output m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi WREADY" *) input m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BID" *) input [7:0]m_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BRESP" *) input [1:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BVALID" *) input m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi BREADY" *) output m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARID" *) output [7:0]m_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARADDR" *) output [31:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARLEN" *) output [7:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARSIZE" *) output [2:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARBURST" *) output [1:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARVALID" *) output m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi ARREADY" *) input m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RID" *) input [7:0]m_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RDATA" *) input [31:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RRESP" *) input [1:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RLAST" *) input m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RVALID" *) input m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, ID_WIDTH 8, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN v7_bd_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_rready;
  input [3:0]axi_c2c_s2m_intr_in;
  output [3:0]axi_c2c_m2s_intr_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 idelay_ref_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME idelay_ref_clk, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN v7_bd_clk_wiz_0_0_clk_out1" *) input idelay_ref_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_c2c_selio_tx_clk_out CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_c2c_selio_tx_clk_out, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN v7_bd_axi_chip2chip_0_0_axi_c2c_selio_tx_clk_out" *) output axi_c2c_selio_tx_clk_out;
  output [16:0]axi_c2c_selio_tx_data_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_c2c_selio_rx_clk_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_c2c_selio_rx_clk_in, FREQ_HZ 250000000, PHASE 0.000, CLK_DOMAIN v7_bd_axi_c2c_zynq_to_v7_clk" *) input axi_c2c_selio_rx_clk_in;
  input [16:0]axi_c2c_selio_rx_data_in;
  output axi_c2c_link_status_out;
  output axi_c2c_multi_bit_error_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axi_lite_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_lite_aclk, ASSOCIATED_BUSIF m_axi_lite, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN v7_bd_clk_wiz_0_0_clk_out1" *) input m_axi_lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite AWADDR" *) output [31:0]m_axi_lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite AWPROT" *) output [1:0]m_axi_lite_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite AWVALID" *) output m_axi_lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite AWREADY" *) input m_axi_lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite WDATA" *) output [31:0]m_axi_lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite WSTRB" *) output [3:0]m_axi_lite_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite WVALID" *) output m_axi_lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite WREADY" *) input m_axi_lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite BRESP" *) input [1:0]m_axi_lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite BVALID" *) input m_axi_lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite BREADY" *) output m_axi_lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite ARADDR" *) output [31:0]m_axi_lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite ARPROT" *) output [1:0]m_axi_lite_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite ARVALID" *) output m_axi_lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite ARREADY" *) input m_axi_lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite RDATA" *) input [31:0]m_axi_lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite RRESP" *) input [1:0]m_axi_lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite RVALID" *) input m_axi_lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_lite RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN v7_bd_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_lite_rready;

  wire axi_c2c_link_status_out;
  wire [3:0]axi_c2c_m2s_intr_out;
  wire axi_c2c_multi_bit_error_out;
  wire [3:0]axi_c2c_s2m_intr_in;
  (* IBUF_LOW_PWR *) wire axi_c2c_selio_rx_clk_in;
  (* IBUF_LOW_PWR *) wire [16:0]axi_c2c_selio_rx_data_in;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire axi_c2c_selio_tx_clk_out;
  (* DRIVE = "12" *) (* SLEW = "SLOW" *) wire [16:0]axi_c2c_selio_tx_data_out;
  wire idelay_ref_clk;
  wire m_aclk;
  wire m_aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire [7:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_lite_aclk;
  wire [31:0]m_axi_lite_araddr;
  wire [1:0]m_axi_lite_arprot;
  wire m_axi_lite_arready;
  wire m_axi_lite_arvalid;
  wire [31:0]m_axi_lite_awaddr;
  wire [1:0]m_axi_lite_awprot;
  wire m_axi_lite_awready;
  wire m_axi_lite_awvalid;
  wire m_axi_lite_bready;
  wire [1:0]m_axi_lite_bresp;
  wire m_axi_lite_bvalid;
  wire [31:0]m_axi_lite_rdata;
  wire m_axi_lite_rready;
  wire [1:0]m_axi_lite_rresp;
  wire m_axi_lite_rvalid;
  wire [31:0]m_axi_lite_wdata;
  wire m_axi_lite_wready;
  wire [3:0]m_axi_lite_wstrb;
  wire m_axi_lite_wvalid;
  wire [31:0]m_axi_rdata;
  wire [7:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire NLW_inst_aurora_do_cc_UNCONNECTED;
  wire NLW_inst_aurora_pma_init_out_UNCONNECTED;
  wire NLW_inst_aurora_reset_pb_UNCONNECTED;
  wire NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED;
  wire NLW_inst_axi_c2c_config_error_out_UNCONNECTED;
  wire NLW_inst_axi_c2c_link_error_out_UNCONNECTED;
  wire NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED;
  wire NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED;
  wire NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED;
  wire NLW_inst_m_aclk_out_UNCONNECTED;
  wire NLW_inst_s_axi_arready_UNCONNECTED;
  wire NLW_inst_s_axi_awready_UNCONNECTED;
  wire NLW_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_inst_s_axi_lite_arready_UNCONNECTED;
  wire NLW_inst_s_axi_lite_awready_UNCONNECTED;
  wire NLW_inst_s_axi_lite_bvalid_UNCONNECTED;
  wire NLW_inst_s_axi_lite_rvalid_UNCONNECTED;
  wire NLW_inst_s_axi_lite_wready_UNCONNECTED;
  wire NLW_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_inst_s_axi_wready_UNCONNECTED;
  wire [4095:0]NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED;
  wire [3:0]NLW_inst_axi_c2c_s2m_intr_out_UNCONNECTED;
  wire [16:0]NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED;
  wire [16:0]NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_lite_bresp_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_lite_rdata_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_lite_rresp_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;

  (* ADDR_MUX_RATIO = "2" *) 
  (* ADDR_MUX_RATIO_ID_WID_0_TO_12 = "2" *) 
  (* AFIFO_DATA_SIZE = "52" *) 
  (* AFIFO_DATA_SIZE_M2 = "0" *) 
  (* AFIFO_DATA_SIZE_M3 = "1" *) 
  (* AFIFO_DATA_SIZE_M4 = "0" *) 
  (* AFIFO_TIE_WIDTH = "1" *) 
  (* AFIFO_WIDTH = "52" *) 
  (* AR_CH_FC = "128" *) 
  (* AR_CH_FIFO_DEPTH = "256" *) 
  (* AR_CH_PTR_WIDTH = "8" *) 
  (* AWB_FC_WIDTH = "2" *) 
  (* AW_CH_FC = "128" *) 
  (* AW_CH_FIFO_DEPTH = "256" *) 
  (* AW_CH_PTR_WIDTH = "8" *) 
  (* AXILITE_WIDTH = "20" *) 
  (* BFIFO_DATA_SIZE = "10" *) 
  (* BFIFO_WIDTH = "10" *) 
  (* BR_CH_FC = "128" *) 
  (* BR_CH_FIFO_DEPTH = "256" *) 
  (* BR_CH_PTR_WIDTH = "8" *) 
  (* C_AURORA_WIDTH = "4096" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_BRST_WIDTH = "2" *) 
  (* C_AXI_BUS_TYPE = "0" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "8" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LITE_ADDR_WIDTH = "32" *) 
  (* C_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_AXI_LITE_PROT_WIDTH = "2" *) 
  (* C_AXI_LITE_RESP_WIDTH = "2" *) 
  (* C_AXI_LITE_STB_WIDTH = "4" *) 
  (* C_AXI_RESP_WIDTH = "2" *) 
  (* C_AXI_SIZE_WIDTH = "3" *) 
  (* C_AXI_SIZE_WIDTH_INTERNAL = "2" *) 
  (* C_AXI_STB_WIDTH = "4" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_DISABLE_CLK_SHIFT = "0" *) 
  (* C_DISABLE_DESKEW = "0" *) 
  (* C_ECC_ENABLE = "1" *) 
  (* C_EN_AXI_LINK_HNDLR = "0" *) 
  (* C_EN_LEGACY_MODE = "0" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_FIFO_DEPTH_LH = "256" *) 
  (* C_INCLUDE_AXILITE = "2" *) 
  (* C_INSTANCE = "axi_c2c" *) 
  (* C_INTERFACE_MODE = "1" *) 
  (* C_INTERFACE_TYPE = "1" *) 
  (* C_INTERRUPT_WIDTH = "4" *) 
  (* C_MASTER_FPGA = "0" *) 
  (* C_NUM_OF_IO = "36" *) 
  (* C_PHY_SELECT = "0" *) 
  (* C_RD_CNTR_WIDTH = "8" *) 
  (* C_SELECTIO_DDR = "1" *) 
  (* C_SELECTIO_PHY_CLK = "300" *) 
  (* C_SELECTIO_WIDTH = "17" *) 
  (* C_SIMULATION = "0" *) 
  (* C_SYNC_STAGE = "3" *) 
  (* C_USE_DIFF_CLK = "0" *) 
  (* C_USE_DIFF_IO = "0" *) 
  (* C_WIDTH_CONVERSION = "2" *) 
  (* C_WR_CNTR_WIDTH = "8" *) 
  (* DATA_MUX_RATIO = "2" *) 
  (* DATA_MUX_RATIO_ID_WID_0_TO_12 = "2" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* EN_ECC = "1" *) 
  (* PHY_CTRL_WIDTH = "3" *) 
  (* PHY_DATA_WIDTH = "34" *) 
  (* RB_FC_WIDTH = "3" *) 
  (* RFIFO_DATA_SIZE = "43" *) 
  (* RFIFO_DATA_SIZE_M2 = "1" *) 
  (* RFIFO_DATA_SIZE_M3 = "1" *) 
  (* RFIFO_DATA_SIZE_M4 = "3" *) 
  (* RFIFO_TIE_WIDTH = "2" *) 
  (* RFIFO_WIDTH = "44" *) 
  (* TDM_ID_WIDTH = "2" *) 
  (* TDM_VAL_BITS = "1" *) 
  (* WFIFO_DATA_SIZE = "38" *) 
  (* WFIFO_DATA_SIZE_M2 = "0" *) 
  (* WFIFO_DATA_SIZE_M3 = "2" *) 
  (* WFIFO_DATA_SIZE_M4 = "2" *) 
  (* WFIFO_TIE_WIDTH = "1" *) 
  (* WFIFO_WIDTH = "38" *) 
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3 inst
       (.aurora_do_cc(NLW_inst_aurora_do_cc_UNCONNECTED),
        .aurora_init_clk(1'b0),
        .aurora_mmcm_not_locked(1'b0),
        .aurora_pma_init_in(1'b0),
        .aurora_pma_init_out(NLW_inst_aurora_pma_init_out_UNCONNECTED),
        .aurora_reset_pb(NLW_inst_aurora_reset_pb_UNCONNECTED),
        .axi_c2c_aurora_channel_up(1'b0),
        .axi_c2c_aurora_rx_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_aurora_rx_tvalid(1'b0),
        .axi_c2c_aurora_tx_tdata(NLW_inst_axi_c2c_aurora_tx_tdata_UNCONNECTED[4095:0]),
        .axi_c2c_aurora_tx_tready(1'b0),
        .axi_c2c_aurora_tx_tvalid(NLW_inst_axi_c2c_aurora_tx_tvalid_UNCONNECTED),
        .axi_c2c_config_error_out(NLW_inst_axi_c2c_config_error_out_UNCONNECTED),
        .axi_c2c_link_error_out(NLW_inst_axi_c2c_link_error_out_UNCONNECTED),
        .axi_c2c_link_status_out(axi_c2c_link_status_out),
        .axi_c2c_lnk_hndlr_in_progress(NLW_inst_axi_c2c_lnk_hndlr_in_progress_UNCONNECTED),
        .axi_c2c_m2s_intr_in({1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_m2s_intr_out(axi_c2c_m2s_intr_out),
        .axi_c2c_multi_bit_error_out(axi_c2c_multi_bit_error_out),
        .axi_c2c_phy_clk(1'b0),
        .axi_c2c_s2m_intr_in(axi_c2c_s2m_intr_in),
        .axi_c2c_s2m_intr_out(NLW_inst_axi_c2c_s2m_intr_out_UNCONNECTED[3:0]),
        .axi_c2c_selio_rx_clk_in(axi_c2c_selio_rx_clk_in),
        .axi_c2c_selio_rx_data_in(axi_c2c_selio_rx_data_in),
        .axi_c2c_selio_rx_diff_clk_in_n(1'b0),
        .axi_c2c_selio_rx_diff_clk_in_p(1'b0),
        .axi_c2c_selio_rx_diff_data_in_n({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_selio_rx_diff_data_in_p({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_c2c_selio_tx_clk_out(axi_c2c_selio_tx_clk_out),
        .axi_c2c_selio_tx_data_out(axi_c2c_selio_tx_data_out),
        .axi_c2c_selio_tx_diff_clk_out_n(NLW_inst_axi_c2c_selio_tx_diff_clk_out_n_UNCONNECTED),
        .axi_c2c_selio_tx_diff_clk_out_p(NLW_inst_axi_c2c_selio_tx_diff_clk_out_p_UNCONNECTED),
        .axi_c2c_selio_tx_diff_data_out_n(NLW_inst_axi_c2c_selio_tx_diff_data_out_n_UNCONNECTED[16:0]),
        .axi_c2c_selio_tx_diff_data_out_p(NLW_inst_axi_c2c_selio_tx_diff_data_out_p_UNCONNECTED[16:0]),
        .idelay_ref_clk(idelay_ref_clk),
        .m_aclk(m_aclk),
        .m_aclk_out(NLW_inst_m_aclk_out_UNCONNECTED),
        .m_aresetn(m_aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arid(m_axi_arid),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awid(m_axi_awid),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(m_axi_bid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .m_axi_lite_araddr(m_axi_lite_araddr),
        .m_axi_lite_arprot(m_axi_lite_arprot),
        .m_axi_lite_arready(m_axi_lite_arready),
        .m_axi_lite_arvalid(m_axi_lite_arvalid),
        .m_axi_lite_awaddr(m_axi_lite_awaddr),
        .m_axi_lite_awprot(m_axi_lite_awprot),
        .m_axi_lite_awready(m_axi_lite_awready),
        .m_axi_lite_awvalid(m_axi_lite_awvalid),
        .m_axi_lite_bready(m_axi_lite_bready),
        .m_axi_lite_bresp(m_axi_lite_bresp),
        .m_axi_lite_bvalid(m_axi_lite_bvalid),
        .m_axi_lite_rdata(m_axi_lite_rdata),
        .m_axi_lite_rready(m_axi_lite_rready),
        .m_axi_lite_rresp(m_axi_lite_rresp),
        .m_axi_lite_rvalid(m_axi_lite_rvalid),
        .m_axi_lite_wdata(m_axi_lite_wdata),
        .m_axi_lite_wready(m_axi_lite_wready),
        .m_axi_lite_wstrb(m_axi_lite_wstrb),
        .m_axi_lite_wvalid(m_axi_lite_wvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid(m_axi_rid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_aclk(1'b0),
        .s_aresetn(1'b1),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[7:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_lite_aclk(1'b0),
        .s_axi_lite_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_arprot({1'b0,1'b0}),
        .s_axi_lite_arready(NLW_inst_s_axi_lite_arready_UNCONNECTED),
        .s_axi_lite_arvalid(1'b0),
        .s_axi_lite_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_awprot({1'b0,1'b0}),
        .s_axi_lite_awready(NLW_inst_s_axi_lite_awready_UNCONNECTED),
        .s_axi_lite_awvalid(1'b0),
        .s_axi_lite_bready(1'b0),
        .s_axi_lite_bresp(NLW_inst_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(NLW_inst_s_axi_lite_bvalid_UNCONNECTED),
        .s_axi_lite_rdata(NLW_inst_s_axi_lite_rdata_UNCONNECTED[31:0]),
        .s_axi_lite_rready(1'b0),
        .s_axi_lite_rresp(NLW_inst_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(NLW_inst_s_axi_lite_rvalid_UNCONNECTED),
        .s_axi_lite_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_wready(NLW_inst_s_axi_lite_wready_UNCONNECTED),
        .s_axi_lite_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_lite_wvalid(1'b0),
        .s_axi_rdata(NLW_inst_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[7:0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[2] ;
  wire [6:0]\^dest_out_bin ;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  assign dest_out_bin[7] = \dest_graysync_ff[2] [7];
  assign dest_out_bin[6:0] = \^dest_out_bin [6:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\^dest_out_bin [2]),
        .I2(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [2]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [6]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .I5(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [6]),
        .I4(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[2] ;
  wire [6:0]\^dest_out_bin ;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  assign dest_out_bin[7] = \dest_graysync_ff[2] [7];
  assign dest_out_bin[6:0] = \^dest_out_bin [6:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\^dest_out_bin [2]),
        .I2(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [2]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [6]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .I5(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [6]),
        .I4(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__3
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[2] ;
  wire [6:0]\^dest_out_bin ;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  assign dest_out_bin[7] = \dest_graysync_ff[2] [7];
  assign dest_out_bin[6:0] = \^dest_out_bin [6:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\^dest_out_bin [2]),
        .I2(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [2]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [6]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .I5(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [6]),
        .I4(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[2] ;
  wire [6:0]\^dest_out_bin ;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  assign dest_out_bin[7] = \dest_graysync_ff[2] [7];
  assign dest_out_bin[6:0] = \^dest_out_bin [6:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\^dest_out_bin [2]),
        .I2(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [2]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [6]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .I5(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [6]),
        .I4(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[2] ;
  wire [6:0]\^dest_out_bin ;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  assign dest_out_bin[7] = \dest_graysync_ff[2] [7];
  assign dest_out_bin[6:0] = \^dest_out_bin [6:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\^dest_out_bin [2]),
        .I2(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [2]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [6]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .I5(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [6]),
        .I4(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [7:0]src_in_bin;
  input dest_clk;
  output [7:0]dest_out_bin;

  wire [7:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [7:0]\dest_graysync_ff[2] ;
  wire [6:0]\^dest_out_bin ;
  wire [6:0]gray_enc;
  wire src_clk;
  wire [7:0]src_in_bin;

  assign dest_out_bin[7] = \dest_graysync_ff[2] [7];
  assign dest_out_bin[6:0] = \^dest_out_bin [6:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\^dest_out_bin [2]),
        .I2(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [2]),
        .O(\^dest_out_bin [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [6]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .I5(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [6]),
        .I4(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[7]),
        .Q(async_path[7]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[4] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[4] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [6]),
        .Q(\dest_graysync_ff[4] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [7]),
        .Q(\dest_graysync_ff[4] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [8]),
        .Q(\dest_graysync_ff[4] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [5]),
        .I2(\dest_graysync_ff[4] [7]),
        .I3(\dest_graysync_ff[4] [8]),
        .I4(\dest_graysync_ff[4] [6]),
        .I5(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[4] [4]),
        .I1(\dest_graysync_ff[4] [6]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [7]),
        .I4(\dest_graysync_ff[4] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[4] [5]),
        .I1(\dest_graysync_ff[4] [7]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[4] [6]),
        .I1(\dest_graysync_ff[4] [8]),
        .I2(\dest_graysync_ff[4] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[4] [7]),
        .I1(\dest_graysync_ff[4] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized0__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[4] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[4] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [6]),
        .Q(\dest_graysync_ff[4] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [7]),
        .Q(\dest_graysync_ff[4] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [8]),
        .Q(\dest_graysync_ff[4] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [5]),
        .I2(\dest_graysync_ff[4] [7]),
        .I3(\dest_graysync_ff[4] [8]),
        .I4(\dest_graysync_ff[4] [6]),
        .I5(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[4] [4]),
        .I1(\dest_graysync_ff[4] [6]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [7]),
        .I4(\dest_graysync_ff[4] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[4] [5]),
        .I1(\dest_graysync_ff[4] [7]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[4] [6]),
        .I1(\dest_graysync_ff[4] [8]),
        .I2(\dest_graysync_ff[4] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[4] [7]),
        .I1(\dest_graysync_ff[4] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized0__3
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[4] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[4] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [6]),
        .Q(\dest_graysync_ff[4] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [7]),
        .Q(\dest_graysync_ff[4] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [8]),
        .Q(\dest_graysync_ff[4] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [5]),
        .I2(\dest_graysync_ff[4] [7]),
        .I3(\dest_graysync_ff[4] [8]),
        .I4(\dest_graysync_ff[4] [6]),
        .I5(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[4] [4]),
        .I1(\dest_graysync_ff[4] [6]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [7]),
        .I4(\dest_graysync_ff[4] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[4] [5]),
        .I1(\dest_graysync_ff[4] [7]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[4] [6]),
        .I1(\dest_graysync_ff[4] [8]),
        .I2(\dest_graysync_ff[4] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[4] [7]),
        .I1(\dest_graysync_ff[4] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[2] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .I5(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[2] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .I5(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__3
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[2] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .I5(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[2] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .I5(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[2] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .I5(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[2] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .I5(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__7
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[2] ;
  wire [7:0]\^dest_out_bin ;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  assign dest_out_bin[8] = \dest_graysync_ff[2] [8];
  assign dest_out_bin[7:0] = \^dest_out_bin [7:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\^dest_out_bin [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [3]),
        .O(\^dest_out_bin [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [5]),
        .I2(\dest_graysync_ff[2] [7]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .I5(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [7]),
        .I4(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [9:0]src_in_bin;
  input dest_clk;
  output [9:0]dest_out_bin;

  wire [9:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[4] ;
  wire [8:0]\^dest_out_bin ;
  wire [8:0]gray_enc;
  wire src_clk;
  wire [9:0]src_in_bin;

  assign dest_out_bin[9] = \dest_graysync_ff[4] [9];
  assign dest_out_bin[8:0] = \^dest_out_bin [8:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [9]),
        .Q(\dest_graysync_ff[3] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [6]),
        .Q(\dest_graysync_ff[4] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [7]),
        .Q(\dest_graysync_ff[4] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [8]),
        .Q(\dest_graysync_ff[4] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [9]),
        .Q(\dest_graysync_ff[4] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\^dest_out_bin [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\^dest_out_bin [4]),
        .O(\^dest_out_bin [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[4] [4]),
        .I1(\dest_graysync_ff[4] [6]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [9]),
        .I4(\dest_graysync_ff[4] [7]),
        .I5(\dest_graysync_ff[4] [5]),
        .O(\^dest_out_bin [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[4] [5]),
        .I1(\dest_graysync_ff[4] [7]),
        .I2(\dest_graysync_ff[4] [9]),
        .I3(\dest_graysync_ff[4] [8]),
        .I4(\dest_graysync_ff[4] [6]),
        .O(\^dest_out_bin [5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[4] [6]),
        .I1(\dest_graysync_ff[4] [8]),
        .I2(\dest_graysync_ff[4] [9]),
        .I3(\dest_graysync_ff[4] [7]),
        .O(\^dest_out_bin [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[4] [7]),
        .I1(\dest_graysync_ff[4] [9]),
        .I2(\dest_graysync_ff[4] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[4] [8]),
        .I1(\dest_graysync_ff[4] [9]),
        .O(\^dest_out_bin [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized2__1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [9:0]src_in_bin;
  input dest_clk;
  output [9:0]dest_out_bin;

  wire [9:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[4] ;
  wire [8:0]\^dest_out_bin ;
  wire [8:0]gray_enc;
  wire src_clk;
  wire [9:0]src_in_bin;

  assign dest_out_bin[9] = \dest_graysync_ff[4] [9];
  assign dest_out_bin[8:0] = \^dest_out_bin [8:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [5]),
        .Q(\dest_graysync_ff[3] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [6]),
        .Q(\dest_graysync_ff[3] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [7]),
        .Q(\dest_graysync_ff[3] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [8]),
        .Q(\dest_graysync_ff[3] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [9]),
        .Q(\dest_graysync_ff[3] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [5]),
        .Q(\dest_graysync_ff[4] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [6]),
        .Q(\dest_graysync_ff[4] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [7]),
        .Q(\dest_graysync_ff[4] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [8]),
        .Q(\dest_graysync_ff[4] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [9]),
        .Q(\dest_graysync_ff[4] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\^dest_out_bin [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\^dest_out_bin [4]),
        .O(\^dest_out_bin [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[4] [4]),
        .I1(\dest_graysync_ff[4] [6]),
        .I2(\dest_graysync_ff[4] [8]),
        .I3(\dest_graysync_ff[4] [9]),
        .I4(\dest_graysync_ff[4] [7]),
        .I5(\dest_graysync_ff[4] [5]),
        .O(\^dest_out_bin [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[4] [5]),
        .I1(\dest_graysync_ff[4] [7]),
        .I2(\dest_graysync_ff[4] [9]),
        .I3(\dest_graysync_ff[4] [8]),
        .I4(\dest_graysync_ff[4] [6]),
        .O(\^dest_out_bin [5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[4] [6]),
        .I1(\dest_graysync_ff[4] [8]),
        .I2(\dest_graysync_ff[4] [9]),
        .I3(\dest_graysync_ff[4] [7]),
        .O(\^dest_out_bin [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[4] [7]),
        .I1(\dest_graysync_ff[4] [9]),
        .I2(\dest_graysync_ff[4] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[4] [8]),
        .I1(\dest_graysync_ff[4] [9]),
        .O(\^dest_out_bin [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized3
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [9:0]src_in_bin;
  input dest_clk;
  output [9:0]dest_out_bin;

  wire [9:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[2] ;
  wire [8:0]\^dest_out_bin ;
  wire [8:0]gray_enc;
  wire src_clk;
  wire [9:0]src_in_bin;

  assign dest_out_bin[9] = \dest_graysync_ff[2] [9];
  assign dest_out_bin[8:0] = \^dest_out_bin [8:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\^dest_out_bin [4]),
        .O(\^dest_out_bin [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [9]),
        .I4(\dest_graysync_ff[2] [7]),
        .I5(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [9]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [9]),
        .I3(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [9]),
        .I2(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[2] [8]),
        .I1(\dest_graysync_ff[2] [9]),
        .O(\^dest_out_bin [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "10" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized3__1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [9:0]src_in_bin;
  input dest_clk;
  output [9:0]dest_out_bin;

  wire [9:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [9:0]\dest_graysync_ff[2] ;
  wire [8:0]\^dest_out_bin ;
  wire [8:0]gray_enc;
  wire src_clk;
  wire [9:0]src_in_bin;

  assign dest_out_bin[9] = \dest_graysync_ff[2] [9];
  assign dest_out_bin[8:0] = \^dest_out_bin [8:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[9]),
        .Q(\dest_graysync_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [9]),
        .Q(\dest_graysync_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [5]),
        .Q(\dest_graysync_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [6]),
        .Q(\dest_graysync_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [7]),
        .Q(\dest_graysync_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(\dest_graysync_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [9]),
        .Q(\dest_graysync_ff[2] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\^dest_out_bin [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\^dest_out_bin [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\^dest_out_bin [4]),
        .O(\^dest_out_bin [3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin[4]_INST_0 
       (.I0(\dest_graysync_ff[2] [4]),
        .I1(\dest_graysync_ff[2] [6]),
        .I2(\dest_graysync_ff[2] [8]),
        .I3(\dest_graysync_ff[2] [9]),
        .I4(\dest_graysync_ff[2] [7]),
        .I5(\dest_graysync_ff[2] [5]),
        .O(\^dest_out_bin [4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[5]_INST_0 
       (.I0(\dest_graysync_ff[2] [5]),
        .I1(\dest_graysync_ff[2] [7]),
        .I2(\dest_graysync_ff[2] [9]),
        .I3(\dest_graysync_ff[2] [8]),
        .I4(\dest_graysync_ff[2] [6]),
        .O(\^dest_out_bin [5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[6]_INST_0 
       (.I0(\dest_graysync_ff[2] [6]),
        .I1(\dest_graysync_ff[2] [8]),
        .I2(\dest_graysync_ff[2] [9]),
        .I3(\dest_graysync_ff[2] [7]),
        .O(\^dest_out_bin [6]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[7]_INST_0 
       (.I0(\dest_graysync_ff[2] [7]),
        .I1(\dest_graysync_ff[2] [9]),
        .I2(\dest_graysync_ff[2] [8]),
        .O(\^dest_out_bin [7]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[8]_INST_0 
       (.I0(\dest_graysync_ff[2] [8]),
        .I1(\dest_graysync_ff[2] [9]),
        .O(\^dest_out_bin [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[8]_i_1 
       (.I0(src_in_bin[9]),
        .I1(src_in_bin[8]),
        .O(gray_enc[8]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[8]),
        .Q(async_path[8]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[9] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[9]),
        .Q(async_path[9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4__3
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[4] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\dest_graysync_ff[4] [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized5__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[4] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\dest_graysync_ff[4] [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[2] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* xpm_cdc = "GRAY" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized6__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[2] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__10
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__11
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__12
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__13
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__14
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__15
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__16
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__17
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__18
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__19
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__7
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__8
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SYNC_RST" *) 
module v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__9
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

module v7_bd_axi_chip2chip_0_0_xpm_counter_updn
   (count_value_i,
    CO,
    D,
    Q,
    \count_value_i_reg[1]_0 ,
    DI,
    S,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    out,
    ram_empty_i,
    rd_en,
    rd_clk);
  output [1:0]count_value_i;
  output [0:0]CO;
  output [2:0]D;
  input [0:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [1:0]DI;
  input [1:0]S;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [1:0]out;
  input ram_empty_i;
  input rd_en;
  input rd_clk;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[3]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_7_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_8_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0606090A0A000505)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(rd_en),
        .I2(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .I3(out[0]),
        .I4(ram_empty_i),
        .I5(out[1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222022)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .I2(out[0]),
        .I3(ram_empty_i),
        .I4(out[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBDFDDDD44202222)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(ram_empty_i),
        .I2(out[0]),
        .I3(rd_en),
        .I4(out[1]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8E)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(count_value_i[1]),
        .I1(Q),
        .I2(\count_value_i_reg[1]_0 [1]),
        .O(\grdc.rd_data_count_i[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .O(\grdc.rd_data_count_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(\grdc.rd_data_count_i[3]_i_4_n_0 ),
        .I1(count_value_i[1]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q),
        .O(\grdc.rd_data_count_i[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(DI[0]),
        .O(\grdc.rd_data_count_i[3]_i_8_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[1],\grdc.rd_data_count_i[3]_i_3_n_0 ,\grdc.rd_data_count_i[3]_i_4_n_0 ,DI[0]}),
        .O({D,\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({S,\grdc.rd_data_count_i[3]_i_7_n_0 ,\grdc.rd_data_count_i[3]_i_8_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn_20
   (src_in_bin,
    count_value_i,
    S,
    DI,
    Q,
    \reg_out_i_reg[1] ,
    out,
    rd_en,
    ram_empty_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [0:0]src_in_bin;
  output [1:0]count_value_i;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input [1:0]\reg_out_i_reg[1] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\reg_out_i_reg[1] ;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .O(src_in_bin));
  (* HLUTNM = "lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[1] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(\reg_out_i_reg[1] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn_28
   (src_in_bin,
    count_value_i,
    S,
    DI,
    Q,
    \reg_out_i_reg[1] ,
    out,
    rd_en,
    ram_empty_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [0:0]src_in_bin;
  output [1:0]count_value_i;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input [1:0]\reg_out_i_reg[1] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\reg_out_i_reg[1] ;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .O(src_in_bin));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[1] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(\reg_out_i_reg[1] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn_40
   (src_in_bin,
    count_value_i,
    S,
    DI,
    Q,
    \reg_out_i_reg[1] ,
    out,
    rd_en,
    ram_empty_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [0:0]src_in_bin;
  output [1:0]count_value_i;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input [1:0]\reg_out_i_reg[1] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\reg_out_i_reg[1] ;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .O(src_in_bin));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[1] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(count_value_i[0]),
        .I1(Q[0]),
        .I2(\reg_out_i_reg[1] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn_51
   (D,
    \grdc.rd_data_count_i_reg[2] ,
    count_value_i,
    src_in_bin,
    Q,
    \count_value_i_reg[2] ,
    out,
    rd_en,
    ram_empty_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [1:0]count_value_i;
  output [0:0]src_in_bin;
  input [2:0]Q;
  input [2:0]\count_value_i_reg[2] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]D;
  wire [2:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(count_value_i[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(count_value_i[1]),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(count_value_i[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn_59
   (D,
    \grdc.rd_data_count_i_reg[2] ,
    count_value_i,
    src_in_bin,
    Q,
    \count_value_i_reg[2] ,
    out,
    rd_en,
    ram_empty_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [0:0]D;
  output \grdc.rd_data_count_i_reg[2] ;
  output [1:0]count_value_i;
  output [0:0]src_in_bin;
  input [2:0]Q;
  input [2:0]\count_value_i_reg[2] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]D;
  wire [2:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [2:0]\count_value_i_reg[2] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[2] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(out[1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(count_value_i[1]),
        .I3(\count_value_i_reg[2] [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(\count_value_i_reg[2] [1]),
        .I4(count_value_i[1]),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(count_value_i[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[2] [0]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(\grdc.rd_data_count_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn_9
   (count_value_i,
    CO,
    D,
    Q,
    \count_value_i_reg[1]_0 ,
    DI,
    S,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    out,
    ram_empty_i,
    rd_en,
    rd_clk);
  output [1:0]count_value_i;
  output [0:0]CO;
  output [2:0]D;
  input [0:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input [1:0]DI;
  input [1:0]S;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [1:0]out;
  input ram_empty_i;
  input rd_en;
  input rd_clk;

  wire [0:0]CO;
  wire [2:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[3]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_7_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_8_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0606090A0A000505)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(rd_en),
        .I2(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .I3(out[0]),
        .I4(ram_empty_i),
        .I5(out[1]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22222022)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\gen_rst_ic.fifo_rd_rst_ic_reg ),
        .I2(out[0]),
        .I3(ram_empty_i),
        .I4(out[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBDFDDDD44202222)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(ram_empty_i),
        .I2(out[0]),
        .I3(rd_en),
        .I4(out[1]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8E)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(count_value_i[1]),
        .I1(Q),
        .I2(\count_value_i_reg[1]_0 [1]),
        .O(\grdc.rd_data_count_i[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .O(\grdc.rd_data_count_i[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(\grdc.rd_data_count_i[3]_i_4_n_0 ),
        .I1(count_value_i[1]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q),
        .O(\grdc.rd_data_count_i[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(DI[0]),
        .O(\grdc.rd_data_count_i[3]_i_8_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI[1],\grdc.rd_data_count_i[3]_i_3_n_0 ,\grdc.rd_data_count_i[3]_i_4_n_0 ,DI[0]}),
        .O({D,\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({S,\grdc.rd_data_count_i[3]_i_7_n_0 ,\grdc.rd_data_count_i[3]_i_8_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0
   (Q,
    enb,
    DI,
    \grdc.rd_data_count_i_reg[8] ,
    leaving_empty,
    D,
    \grdc.rd_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[7] ,
    src_in_bin,
    out,
    rd_en,
    ram_empty_i,
    count_value_i,
    \reg_out_i_reg[8] ,
    \reg_out_i_reg[7] ,
    \reg_out_i_reg[3] ,
    S,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [7:0]Q;
  output enb;
  output [0:0]DI;
  output [0:0]\grdc.rd_data_count_i_reg[8] ;
  output leaving_empty;
  output [7:0]D;
  output [0:0]\grdc.rd_data_count_i_reg[3] ;
  output [3:0]\grdc.rd_data_count_i_reg[7] ;
  output [7:0]src_in_bin;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [1:0]count_value_i;
  input [7:0]\reg_out_i_reg[8] ;
  input [7:0]\reg_out_i_reg[7] ;
  input [2:0]\reg_out_i_reg[3] ;
  input [3:0]S;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[8] ;
  wire enb;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_7_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [0:0]\grdc.rd_data_count_i_reg[3] ;
  wire [3:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[8] ;
  wire leaving_empty;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[3] ;
  wire [7:0]\reg_out_i_reg[7] ;
  wire [7:0]\reg_out_i_reg[8] ;
  wire [7:0]src_in_bin;
  wire [3:3]\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[0]_i_1__3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(enb),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\count_value_i_reg_n_0_[8] ),
        .O(src_in_bin[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFBBAFB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(src_in_bin[6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[5]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(src_in_bin[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I2(Q[5]),
        .O(src_in_bin[4]));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(src_in_bin[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5 
       (.I0(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAA5455)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2 
       (.I0(Q[6]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3 
       (.I0(Q[5]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4 
       (.I0(Q[4]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\reg_out_i_reg[7] [0]),
        .DI({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\reg_out_i_reg[3] ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED [3],\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 }),
        .O(D[7:4]),
        .S(S));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[7] [7]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[7] [6]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ),
        .I5(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ),
        .O(leaving_empty));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[7] [5]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[7] [4]),
        .I4(\reg_out_i_reg[7] [3]),
        .I5(Q[3]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_7 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[7] [2]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[7] [1]),
        .I4(\reg_out_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\reg_out_i_reg[8] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [1]),
        .I2(Q[3]),
        .I3(\reg_out_i_reg[8] [2]),
        .O(\grdc.rd_data_count_i_reg[3] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_6 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [5]),
        .I2(Q[7]),
        .I3(\reg_out_i_reg[8] [6]),
        .O(\grdc.rd_data_count_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_7 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [4]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[8] [5]),
        .O(\grdc.rd_data_count_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [3]),
        .I2(Q[5]),
        .I3(\reg_out_i_reg[8] [4]),
        .O(\grdc.rd_data_count_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_9 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [2]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[8] [3]),
        .O(\grdc.rd_data_count_i_reg[7] [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[8]_i_3 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [6]),
        .I2(\count_value_i_reg_n_0_[8] ),
        .I3(\reg_out_i_reg[8] [7]),
        .O(\grdc.rd_data_count_i_reg[8] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_22
   (Q,
    D,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[8] ,
    wrst_busy,
    wr_clk);
  output [8:0]Q;
  output [7:0]D;
  input wr_pntr_plus1_pf_carry;
  input [8:0]\reg_out_i_reg[8] ;
  input wrst_busy;
  input wr_clk;

  wire [7:0]D;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[8]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire [8:0]\reg_out_i_reg[8] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[8] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[8] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [7]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [6]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[8]_i_2 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[8] [8]),
        .O(\gwdc.wr_data_count_i[8]_i_2_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,\gwdc.wr_data_count_i[3]_i_4_n_0 ,\gwdc.wr_data_count_i[3]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[6:3]),
        .S({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[8]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[8]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_29
   (Q,
    enb,
    DI,
    \grdc.rd_data_count_i_reg[8] ,
    leaving_empty,
    D,
    \grdc.rd_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[7] ,
    src_in_bin,
    out,
    rd_en,
    ram_empty_i,
    count_value_i,
    \reg_out_i_reg[8] ,
    \reg_out_i_reg[7] ,
    \reg_out_i_reg[3] ,
    S,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [7:0]Q;
  output enb;
  output [0:0]DI;
  output [0:0]\grdc.rd_data_count_i_reg[8] ;
  output leaving_empty;
  output [7:0]D;
  output [0:0]\grdc.rd_data_count_i_reg[3] ;
  output [3:0]\grdc.rd_data_count_i_reg[7] ;
  output [7:0]src_in_bin;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [1:0]count_value_i;
  input [7:0]\reg_out_i_reg[8] ;
  input [7:0]\reg_out_i_reg[7] ;
  input [2:0]\reg_out_i_reg[3] ;
  input [3:0]S;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[8] ;
  wire enb;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_7_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [0:0]\grdc.rd_data_count_i_reg[3] ;
  wire [3:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[8] ;
  wire leaving_empty;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[3] ;
  wire [7:0]\reg_out_i_reg[7] ;
  wire [7:0]\reg_out_i_reg[8] ;
  wire [7:0]src_in_bin;
  wire [3:3]\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[0]_i_1__3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(enb),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\count_value_i_reg_n_0_[8] ),
        .O(src_in_bin[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFBBAFB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(src_in_bin[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[5]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(src_in_bin[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I2(Q[5]),
        .O(src_in_bin[4]));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(src_in_bin[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5 
       (.I0(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAA5455)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2 
       (.I0(Q[6]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3 
       (.I0(Q[5]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4 
       (.I0(Q[4]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\reg_out_i_reg[7] [0]),
        .DI({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\reg_out_i_reg[3] ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED [3],\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 }),
        .O(D[7:4]),
        .S(S));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[7] [7]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[7] [6]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ),
        .I5(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ),
        .O(leaving_empty));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[7] [5]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[7] [4]),
        .I4(\reg_out_i_reg[7] [3]),
        .I5(Q[3]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_7 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[7] [2]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[7] [1]),
        .I4(\reg_out_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\reg_out_i_reg[8] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [1]),
        .I2(Q[3]),
        .I3(\reg_out_i_reg[8] [2]),
        .O(\grdc.rd_data_count_i_reg[3] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_6 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [5]),
        .I2(Q[7]),
        .I3(\reg_out_i_reg[8] [6]),
        .O(\grdc.rd_data_count_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_7 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [4]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[8] [5]),
        .O(\grdc.rd_data_count_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [3]),
        .I2(Q[5]),
        .I3(\reg_out_i_reg[8] [4]),
        .O(\grdc.rd_data_count_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_9 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [2]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[8] [3]),
        .O(\grdc.rd_data_count_i_reg[7] [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[8]_i_3 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [6]),
        .I2(\count_value_i_reg_n_0_[8] ),
        .I3(\reg_out_i_reg[8] [7]),
        .O(\grdc.rd_data_count_i_reg[8] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_32
   (Q,
    D,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[8] ,
    wrst_busy,
    wr_clk);
  output [8:0]Q;
  output [7:0]D;
  input wr_pntr_plus1_pf_carry;
  input [8:0]\reg_out_i_reg[8] ;
  input wrst_busy;
  input wr_clk;

  wire [7:0]D;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[8]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire [8:0]\reg_out_i_reg[8] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[8] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[8] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [7]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [6]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[8]_i_2 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[8] [8]),
        .O(\gwdc.wr_data_count_i[8]_i_2_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,\gwdc.wr_data_count_i[3]_i_4_n_0 ,\gwdc.wr_data_count_i[3]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[6:3]),
        .S({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[8]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[8]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_41
   (Q,
    enb,
    DI,
    \grdc.rd_data_count_i_reg[8] ,
    leaving_empty,
    D,
    \grdc.rd_data_count_i_reg[3] ,
    \grdc.rd_data_count_i_reg[7] ,
    src_in_bin,
    out,
    rd_en,
    ram_empty_i,
    count_value_i,
    \reg_out_i_reg[8] ,
    \reg_out_i_reg[7] ,
    \reg_out_i_reg[3] ,
    S,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [7:0]Q;
  output enb;
  output [0:0]DI;
  output [0:0]\grdc.rd_data_count_i_reg[8] ;
  output leaving_empty;
  output [7:0]D;
  output [0:0]\grdc.rd_data_count_i_reg[3] ;
  output [3:0]\grdc.rd_data_count_i_reg[7] ;
  output [7:0]src_in_bin;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input [1:0]count_value_i;
  input [7:0]\reg_out_i_reg[8] ;
  input [7:0]\reg_out_i_reg[7] ;
  input [2:0]\reg_out_i_reg[3] ;
  input [3:0]S;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[8] ;
  wire enb;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_7_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [0:0]\grdc.rd_data_count_i_reg[3] ;
  wire [3:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[8] ;
  wire leaving_empty;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]\reg_out_i_reg[3] ;
  wire [7:0]\reg_out_i_reg[7] ;
  wire [7:0]\reg_out_i_reg[8] ;
  wire [7:0]src_in_bin;
  wire [3:3]\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hABAA5455)) 
    \count_value_i[0]_i_1__3 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(enb),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(enb),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\count_value_i_reg_n_0_[8] ),
        .O(src_in_bin[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFBBAFB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(src_in_bin[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[5]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(src_in_bin[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[4]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ),
        .I2(Q[5]),
        .O(src_in_bin[4]));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(src_in_bin[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5 
       (.I0(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAA5455)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(out[0]),
        .I3(out[1]),
        .I4(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2 
       (.I0(Q[6]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3 
       (.I0(Q[5]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4 
       (.I0(Q[4]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\reg_out_i_reg[7] [0]),
        .DI({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\reg_out_i_reg[3] ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_CO_UNCONNECTED [3],\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 }),
        .O(D[7:4]),
        .S(S));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[7] [7]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[7] [6]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ),
        .I5(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ),
        .O(leaving_empty));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[7] [5]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[7] [4]),
        .I4(\reg_out_i_reg[7] [3]),
        .I5(Q[3]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_7 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[7] [2]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[7] [1]),
        .I4(\reg_out_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\reg_out_i_reg[8] [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [1]),
        .I2(Q[3]),
        .I3(\reg_out_i_reg[8] [2]),
        .O(\grdc.rd_data_count_i_reg[3] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_6 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [5]),
        .I2(Q[7]),
        .I3(\reg_out_i_reg[8] [6]),
        .O(\grdc.rd_data_count_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_7 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [4]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[8] [5]),
        .O(\grdc.rd_data_count_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [3]),
        .I2(Q[5]),
        .I3(\reg_out_i_reg[8] [4]),
        .O(\grdc.rd_data_count_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_9 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [2]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[8] [3]),
        .O(\grdc.rd_data_count_i_reg[7] [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[8]_i_3 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [6]),
        .I2(\count_value_i_reg_n_0_[8] ),
        .I3(\reg_out_i_reg[8] [7]),
        .O(\grdc.rd_data_count_i_reg[8] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_44
   (Q,
    D,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[8] ,
    wrst_busy,
    wr_clk);
  output [8:0]Q;
  output [7:0]D;
  input wr_pntr_plus1_pf_carry;
  input [8:0]\reg_out_i_reg[8] ;
  input wrst_busy;
  input wr_clk;

  wire [7:0]D;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[8]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire [8:0]\reg_out_i_reg[8] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[8] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[8] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [7]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [6]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[8]_i_2 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[8] [8]),
        .O(\gwdc.wr_data_count_i[8]_i_2_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,\gwdc.wr_data_count_i[3]_i_4_n_0 ,\gwdc.wr_data_count_i[3]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[6:3]),
        .S({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[8]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[8]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1
   (ram_empty_i0,
    E,
    out,
    rd_en,
    ram_empty_i,
    leaving_empty,
    Q,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output ram_empty_i0;
  input [0:0]E;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input leaving_empty;
  input [7:0]Q;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]E;
  wire [7:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[7]_i_2__1_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire going_empty0;
  wire leaving_empty;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .I5(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[7]_i_2__1_n_0 ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(E),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[7]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FD0000)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(going_empty0),
        .I5(leaving_empty),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I5(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ),
        .O(going_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_23
   (Q,
    D,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[7] ,
    wrst_busy,
    wr_clk);
  output [7:0]Q;
  output [6:0]D;
  input wr_pntr_plus1_pf_carry;
  input [7:0]\reg_out_i_reg[7] ;
  input wrst_busy;
  input wr_clk;

  wire [6:0]D;
  wire [7:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire [7:0]\reg_out_i_reg[7] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__0 
       (.I0(\count_value_i[7]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__0 
       (.I0(\count_value_i[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[7] [3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[7] [2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[7] [1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[7] [0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[7] [7]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[7] [6]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[7] [5]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[7] [4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(wr_pntr_plus1_pf_carry),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED [3],\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(D[6:3]),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_30
   (ram_empty_i0,
    E,
    out,
    rd_en,
    ram_empty_i,
    leaving_empty,
    Q,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output ram_empty_i0;
  input [0:0]E;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input leaving_empty;
  input [7:0]Q;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]E;
  wire [7:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[7]_i_2__1_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire going_empty0;
  wire leaving_empty;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .I5(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[7]_i_2__1_n_0 ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(E),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[7]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FD0000)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(going_empty0),
        .I5(leaving_empty),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I5(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ),
        .O(going_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_33
   (Q,
    D,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[7] ,
    wrst_busy,
    wr_clk);
  output [7:0]Q;
  output [6:0]D;
  input wr_pntr_plus1_pf_carry;
  input [7:0]\reg_out_i_reg[7] ;
  input wrst_busy;
  input wr_clk;

  wire [6:0]D;
  wire [7:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire [7:0]\reg_out_i_reg[7] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__0 
       (.I0(\count_value_i[7]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__0 
       (.I0(\count_value_i[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[7] [3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[7] [2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[7] [1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[7] [0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[7] [7]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[7] [6]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[7] [5]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[7] [4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(wr_pntr_plus1_pf_carry),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED [3],\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(D[6:3]),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_42
   (ram_empty_i0,
    E,
    out,
    rd_en,
    ram_empty_i,
    leaving_empty,
    Q,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output ram_empty_i0;
  input [0:0]E;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input leaving_empty;
  input [7:0]Q;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]E;
  wire [7:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[7]_i_2__1_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire going_empty0;
  wire leaving_empty;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .I5(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[7]_i_2__1_n_0 ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(E),
        .I4(\count_value_i_reg_n_0_[1] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[7]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FD0000)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(going_empty0),
        .I5(leaving_empty),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(Q[6]),
        .I4(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ),
        .I5(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ),
        .O(going_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_45
   (Q,
    D,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[7] ,
    wrst_busy,
    wr_clk);
  output [7:0]Q;
  output [6:0]D;
  input wr_pntr_plus1_pf_carry;
  input [7:0]\reg_out_i_reg[7] ;
  input wrst_busy;
  input wr_clk;

  wire [6:0]D;
  wire [7:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire [7:0]\reg_out_i_reg[7] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__0 
       (.I0(\count_value_i[7]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__0 
       (.I0(\count_value_i[7]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[7] [3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[7] [2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[7] [1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[7] [0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[7] [7]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[7] [6]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[7] [5]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[7] [4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(wr_pntr_plus1_pf_carry),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_CO_UNCONNECTED [3],\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[6:4]}),
        .O(D[6:3]),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized2
   (Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[1] ,
    wrst_busy,
    wr_clk);
  output [5:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input wr_pntr_plus1_pf_carry;
  input [1:0]\reg_out_i_reg[1] ;
  input wrst_busy;
  input wr_clk;

  wire [5:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [1:0]\reg_out_i_reg[1] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[2]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[3]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i[7]_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__1 
       (.I0(\count_value_i[7]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\reg_out_i_reg[1] [1]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\reg_out_i_reg[1] [0]),
        .I4(wr_pntr_plus1_pf_carry),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized2_34
   (Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[1] ,
    wrst_busy,
    wr_clk);
  output [5:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input wr_pntr_plus1_pf_carry;
  input [1:0]\reg_out_i_reg[1] ;
  input wrst_busy;
  input wr_clk;

  wire [5:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [1:0]\reg_out_i_reg[1] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[2]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[3]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i[7]_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__1 
       (.I0(\count_value_i[7]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\reg_out_i_reg[1] [1]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\reg_out_i_reg[1] [0]),
        .I4(wr_pntr_plus1_pf_carry),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized2_46
   (Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    wr_pntr_plus1_pf_carry,
    \reg_out_i_reg[1] ,
    wrst_busy,
    wr_clk);
  output [5:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input wr_pntr_plus1_pf_carry;
  input [1:0]\reg_out_i_reg[1] ;
  input wrst_busy;
  input wr_clk;

  wire [5:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [1:0]\reg_out_i_reg[1] ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(Q[0]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[2]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[3]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i[7]_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[7]_i_1__1 
       (.I0(\count_value_i[7]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[0]),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  LUT5 #(
    .INIT(32'h90090000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\reg_out_i_reg[1] [1]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\reg_out_i_reg[1] [0]),
        .I4(wr_pntr_plus1_pf_carry),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3
   (E,
    Q,
    \grdc.rd_data_count_i_reg[9] ,
    CO,
    D,
    src_in_bin,
    S,
    \grdc.rd_data_count_i_reg[7] ,
    rd_en,
    out,
    ram_empty_i,
    p_1_in,
    \reg_out_i_reg[8] ,
    \reg_out_i_reg[9] ,
    DI,
    count_value_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [0:0]E;
  output [8:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[9] ;
  output [0:0]CO;
  output [8:0]D;
  output [9:0]src_in_bin;
  output [1:0]S;
  output [3:0]\grdc.rd_data_count_i_reg[7] ;
  input rd_en;
  input [1:0]out;
  input ram_empty_i;
  input p_1_in;
  input [8:0]\reg_out_i_reg[8] ;
  input [8:0]\reg_out_i_reg[9] ;
  input [0:0]DI;
  input [1:0]count_value_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[8]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[9] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [3:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\grdc.rd_data_count_i_reg[9] ;
  wire [1:0]out;
  wire p_1_in;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [8:0]\reg_out_i_reg[8] ;
  wire [8:0]\reg_out_i_reg[9] ;
  wire [9:0]src_in_bin;
  wire [3:1]\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF1000EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_1_in),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(p_1_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_1_in),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5551000000000000)) 
    \count_value_i[5]_i_2__0 
       (.I0(ram_empty_i),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[6]_i_1__3 
       (.I0(\count_value_i[9]_i_2__0_n_0 ),
        .I1(Q[6]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[7]_i_1__3 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[8]_i_1__3 
       (.I0(\count_value_i[9]_i_2__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\count_value_i[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[9]_i_1__0 
       (.I0(\count_value_i[9]_i_2__0_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\count_value_i_reg_n_0_[9] ),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.CI(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ),
        .CO({\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED [3:1],\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED [3:2],src_in_bin[9:8]}),
        .S({1'b0,1'b0,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10 
       (.I0(Q[3]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11 
       (.I0(Q[2]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.CI(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ),
        .CO({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(src_in_bin[7:4]),
        .S({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.CI(1'b0),
        .CO({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(src_in_bin[3:0]),
        .S({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[8]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[7]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(Q[6]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8 
       (.I0(Q[5]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9 
       (.I0(Q[4]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[8] [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF1000EF)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2 
       (.I0(Q[7]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3 
       (.I0(Q[6]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4 
       (.I0(Q[5]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5 
       (.I0(Q[4]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [7]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [6]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [5]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [4]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[8] [8]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\reg_out_i_reg[8] [0]),
        .DI({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ,DI}),
        .O(D[3:0]),
        .S({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0 ),
        .CO(\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED [3:1],D[8]}),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_7 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[8] [8]),
        .I2(Q[7]),
        .I3(\reg_out_i_reg[8] [7]),
        .I4(\reg_out_i_reg[8] [6]),
        .I5(Q[6]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_8 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [5]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[8] [4]),
        .I4(\reg_out_i_reg[8] [3]),
        .I5(Q[3]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_9 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [2]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[8] [1]),
        .I4(\reg_out_i_reg[8] [0]),
        .I5(Q[0]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_9_n_0 ));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_3 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED [3],CO,\gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2 ,\gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h00EF)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[9] [1]),
        .I2(Q[3]),
        .I3(\reg_out_i_reg[9] [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[9] [0]),
        .I2(count_value_i[1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[9] [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_6 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[9] [5]),
        .I2(Q[7]),
        .I3(\reg_out_i_reg[9] [6]),
        .O(\grdc.rd_data_count_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_7 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[9] [4]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[9] [5]),
        .O(\grdc.rd_data_count_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[9] [3]),
        .I2(Q[5]),
        .I3(\reg_out_i_reg[9] [4]),
        .O(\grdc.rd_data_count_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_9 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[9] [2]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[9] [3]),
        .O(\grdc.rd_data_count_i_reg[7] [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[9]_i_4 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[9] [7]),
        .I2(\count_value_i_reg_n_0_[9] ),
        .I3(\reg_out_i_reg[9] [8]),
        .O(\grdc.rd_data_count_i_reg[9] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[9]_i_5 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[9] [6]),
        .I2(Q[8]),
        .I3(\reg_out_i_reg[9] [7]),
        .O(\grdc.rd_data_count_i_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3_10
   (E,
    Q,
    \grdc.rd_data_count_i_reg[9] ,
    CO,
    D,
    src_in_bin,
    S,
    \grdc.rd_data_count_i_reg[7] ,
    rd_en,
    out,
    ram_empty_i,
    p_1_in,
    \reg_out_i_reg[8] ,
    \reg_out_i_reg[9] ,
    DI,
    count_value_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [0:0]E;
  output [8:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[9] ;
  output [0:0]CO;
  output [8:0]D;
  output [9:0]src_in_bin;
  output [1:0]S;
  output [3:0]\grdc.rd_data_count_i_reg[7] ;
  input rd_en;
  input [1:0]out;
  input ram_empty_i;
  input p_1_in;
  input [8:0]\reg_out_i_reg[8] ;
  input [8:0]\reg_out_i_reg[9] ;
  input [0:0]DI;
  input [1:0]count_value_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [0:0]CO;
  wire [8:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [1:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[7]_i_1__3_n_0 ;
  wire \count_value_i[8]_i_1__3_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[9] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [3:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\grdc.rd_data_count_i_reg[9] ;
  wire [1:0]out;
  wire p_1_in;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [8:0]\reg_out_i_reg[8] ;
  wire [8:0]\reg_out_i_reg[9] ;
  wire [9:0]src_in_bin;
  wire [3:1]\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF1000EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_1_in),
        .I3(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(p_1_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_1_in),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5551000000000000)) 
    \count_value_i[5]_i_2__0 
       (.I0(ram_empty_i),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[6]_i_1__3 
       (.I0(\count_value_i[9]_i_2__0_n_0 ),
        .I1(Q[6]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[7]_i_1__3 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[7]),
        .O(\count_value_i[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[8]_i_1__3 
       (.I0(\count_value_i[9]_i_2__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\count_value_i[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[9]_i_1__0 
       (.I0(\count_value_i[9]_i_2__0_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\count_value_i_reg_n_0_[9] ),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[9] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.CI(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ),
        .CO({\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_CO_UNCONNECTED [3:1],\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1_O_UNCONNECTED [3:2],src_in_bin[9:8]}),
        .S({1'b0,1'b0,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10 
       (.I0(Q[3]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11 
       (.I0(Q[2]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.CI(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ),
        .CO({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_1 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(src_in_bin[7:4]),
        .S({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.CI(1'b0),
        .CO({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_1 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_2 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(src_in_bin[3:0]),
        .S({\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_10_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_11_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_12_n_0 ,\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_13_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(\count_value_i_reg_n_0_[9] ),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[8]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[7]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7 
       (.I0(Q[6]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8 
       (.I0(Q[5]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9 
       (.I0(Q[4]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4 
       (.I0(Q[1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[8] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[8] [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF1000EF)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .I4(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2 
       (.I0(Q[7]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3 
       (.I0(Q[6]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4 
       (.I0(Q[5]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5 
       (.I0(Q[4]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[8] [7]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[8] [6]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [5]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[8] [4]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[8] [8]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3 }),
        .CYINIT(\reg_out_i_reg[8] [0]),
        .DI({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4_n_0 ,DI}),
        .O(D[3:0]),
        .S({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1 
       (.CI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0 ),
        .CO({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8_n_0 ,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0 ),
        .CO(\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]_i_1_O_UNCONNECTED [3:1],D[8]}),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[8]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_7 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[8] [8]),
        .I2(Q[7]),
        .I3(\reg_out_i_reg[8] [7]),
        .I4(\reg_out_i_reg[8] [6]),
        .I5(Q[6]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_8 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[8] [5]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[8] [4]),
        .I4(\reg_out_i_reg[8] [3]),
        .I5(Q[3]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_9 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[8] [2]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[8] [1]),
        .I4(\reg_out_i_reg[8] [0]),
        .I5(Q[0]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_9_n_0 ));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_3 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_CO_UNCONNECTED [3],CO,\gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2 ,\gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.ram_empty_i_i_7_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_8_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h00EF)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[9] [1]),
        .I2(Q[3]),
        .I3(\reg_out_i_reg[9] [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[9] [0]),
        .I2(count_value_i[1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[9] [1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_6 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[9] [5]),
        .I2(Q[7]),
        .I3(\reg_out_i_reg[9] [6]),
        .O(\grdc.rd_data_count_i_reg[7] [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_7 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[9] [4]),
        .I2(Q[6]),
        .I3(\reg_out_i_reg[9] [5]),
        .O(\grdc.rd_data_count_i_reg[7] [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_8 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[9] [3]),
        .I2(Q[5]),
        .I3(\reg_out_i_reg[9] [4]),
        .O(\grdc.rd_data_count_i_reg[7] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[7]_i_9 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[9] [2]),
        .I2(Q[4]),
        .I3(\reg_out_i_reg[9] [3]),
        .O(\grdc.rd_data_count_i_reg[7] [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[9]_i_4 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[9] [7]),
        .I2(\count_value_i_reg_n_0_[9] ),
        .I3(\reg_out_i_reg[9] [8]),
        .O(\grdc.rd_data_count_i_reg[9] [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[9]_i_5 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[9] [6]),
        .I2(Q[8]),
        .I3(\reg_out_i_reg[9] [7]),
        .O(\grdc.rd_data_count_i_reg[9] [0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3_13
   (Q,
    D,
    wr_en,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    rst_d1,
    \reg_out_i_reg[9] ,
    wr_pntr_plus1_pf_carry,
    wr_clk);
  output [9:0]Q;
  output [8:0]D;
  input wr_en;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input rst_d1;
  input [9:0]\reg_out_i_reg[9] ;
  input wr_pntr_plus1_pf_carry;
  input wr_clk;

  wire [8:0]D;
  wire [9:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[9]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[9]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[9]_i_1_n_3 ;
  wire [9:0]\reg_out_i_reg[9] ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[0]),
        .I1(wr_en),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I3(wrst_busy),
        .I4(rst_d1),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[6]_i_1 
       (.I0(\count_value_i[9]_i_2_n_0 ),
        .I1(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[7]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[8]_i_1 
       (.I0(\count_value_i[9]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[9]_i_1 
       (.I0(\count_value_i[9]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[9] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[9] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[9] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[9] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[9] [7]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[9] [6]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[9] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[9] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[9]_i_2 
       (.I0(Q[9]),
        .I1(\reg_out_i_reg[9] [9]),
        .O(\gwdc.wr_data_count_i[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[9]_i_3 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[9] [8]),
        .O(\gwdc.wr_data_count_i[9]_i_3_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,\gwdc.wr_data_count_i[3]_i_4_n_0 ,\gwdc.wr_data_count_i[3]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[6:3]),
        .S({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[9]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED [3:1],\gwdc.wr_data_count_i_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED [3:2],D[8:7]}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[9]_i_2_n_0 ,\gwdc.wr_data_count_i[9]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3_3
   (Q,
    D,
    wr_en,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    wrst_busy,
    rst_d1,
    \reg_out_i_reg[9] ,
    wr_pntr_plus1_pf_carry,
    wr_clk);
  output [9:0]Q;
  output [8:0]D;
  input wr_en;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input wrst_busy;
  input rst_d1;
  input [9:0]\reg_out_i_reg[9] ;
  input wr_pntr_plus1_pf_carry;
  input wr_clk;

  wire [8:0]D;
  wire [9:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[9]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[9]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[9]_i_1_n_3 ;
  wire [9:0]\reg_out_i_reg[9] ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [0:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[0]),
        .I1(wr_en),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I3(wrst_busy),
        .I4(rst_d1),
        .I5(Q[1]),
        .O(\count_value_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[6]_i_1 
       (.I0(\count_value_i[9]_i_2_n_0 ),
        .I1(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[7]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[8]_i_1 
       (.I0(\count_value_i[9]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[9]_i_1 
       (.I0(\count_value_i[9]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[5]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[9] [3]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\reg_out_i_reg[9] [2]),
        .O(\gwdc.wr_data_count_i[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[9] [1]),
        .O(\gwdc.wr_data_count_i[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[9] [0]),
        .O(\gwdc.wr_data_count_i[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[7]),
        .I1(\reg_out_i_reg[9] [7]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[6]),
        .I1(\reg_out_i_reg[9] [6]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[5]),
        .I1(\reg_out_i_reg[9] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[4]),
        .I1(\reg_out_i_reg[9] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[9]_i_2 
       (.I0(Q[9]),
        .I1(\reg_out_i_reg[9] [9]),
        .O(\gwdc.wr_data_count_i[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gwdc.wr_data_count_i[9]_i_3 
       (.I0(Q[8]),
        .I1(\reg_out_i_reg[9] [8]),
        .O(\gwdc.wr_data_count_i[9]_i_3_n_0 ));
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({D[2:0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gwdc.wr_data_count_i[3]_i_2_n_0 ,\gwdc.wr_data_count_i[3]_i_3_n_0 ,\gwdc.wr_data_count_i[3]_i_4_n_0 ,\gwdc.wr_data_count_i[3]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[6:3]),
        .S({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 }));
  CARRY4 \gwdc.wr_data_count_i_reg[9]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[9]_i_1_CO_UNCONNECTED [3:1],\gwdc.wr_data_count_i_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_gwdc.wr_data_count_i_reg[9]_i_1_O_UNCONNECTED [3:2],D[8:7]}),
        .S({1'b0,1'b0,\gwdc.wr_data_count_i[9]_i_2_n_0 ,\gwdc.wr_data_count_i[9]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4
   (ram_empty_i0,
    p_1_in,
    ram_empty_i,
    out,
    rd_en,
    CO,
    Q,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output ram_empty_i0;
  output p_1_in;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [0:0]CO;
  input [8:0]Q;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_2__1_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \count_value_i_reg_n_0_[8] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire going_empty0;
  wire [1:0]out;
  wire p_1_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire [3:3]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(p_1_in),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(p_1_in),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(p_1_in),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[4]_i_2 
       (.I0(ram_empty_i),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i[8]_i_2__1_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[8]_i_2__1_n_0 ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(\count_value_i[8]_i_2__1_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(\count_value_i[8]_i_2__1_n_0 ),
        .I1(\count_value_i_reg_n_0_[7] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(p_1_in),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[8]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55510000)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(ram_empty_i),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(going_empty0),
        .I5(CO),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\count_value_i_reg_n_0_[6] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED [3],going_empty0,\gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2 ,\gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4_11
   (ram_empty_i0,
    p_1_in,
    ram_empty_i,
    out,
    rd_en,
    CO,
    Q,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output ram_empty_i0;
  output p_1_in;
  input ram_empty_i;
  input [1:0]out;
  input rd_en;
  input [0:0]CO;
  input [8:0]Q;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]CO;
  wire [0:0]E;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_2__1_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \count_value_i_reg_n_0_[8] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_6_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2 ;
  wire \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire going_empty0;
  wire [1:0]out;
  wire p_1_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire [3:3]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF708)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(p_1_in),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(p_1_in),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(p_1_in),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[4]_i_2 
       (.I0(ram_empty_i),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .O(p_1_in));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i[8]_i_2__1_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[8]_i_2__1_n_0 ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(\count_value_i[8]_i_2__1_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(\count_value_i[8]_i_2__1_n_0 ),
        .I1(\count_value_i_reg_n_0_[7] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[8]_i_2__1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(p_1_in),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[8]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55510000)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(ram_empty_i),
        .I1(out[1]),
        .I2(out[0]),
        .I3(rd_en),
        .I4(going_empty0),
        .I5(CO),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\count_value_i_reg_n_0_[6] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_5 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_6 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.ram_empty_i_i_6_n_0 ));
  CARRY4 \gen_pf_ic_rc.ram_empty_i_reg_i_2 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_CO_UNCONNECTED [3],going_empty0,\gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2 ,\gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.ram_empty_i_i_4_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_5_n_0 ,\gen_pf_ic_rc.ram_empty_i_i_6_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4_14
   (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    D,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ,
    wr_pntr_plus1_pf_carry,
    Q,
    CO,
    rst_d1,
    rst,
    wrst_busy,
    wr_clk);
  output [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  output [7:0]D;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  input wr_pntr_plus1_pf_carry;
  input [8:0]Q;
  input [0:0]CO;
  input rst_d1;
  input rst;
  input wrst_busy;
  input wr_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire [9:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [3:3]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(wr_pntr_plus1_pf[1]),
        .I2(wr_pntr_plus1_pf[3]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(wr_pntr_plus1_pf[1]),
        .I2(wr_pntr_plus1_pf[2]),
        .I3(wr_pntr_plus1_pf[4]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(wr_pntr_plus1_pf[2]),
        .I2(wr_pntr_plus1_pf[1]),
        .I3(wr_pntr_plus1_pf[3]),
        .I4(wr_pntr_plus1_pf[5]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(wr_pntr_plus1_pf[6]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1__0 
       (.I0(wr_pntr_plus1_pf[6]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(wr_pntr_plus1_pf[7]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(wr_pntr_plus1_pf[6]),
        .I2(wr_pntr_plus1_pf[7]),
        .I3(wr_pntr_plus1_pf[8]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(wr_pntr_plus1_pf[8]),
        .I2(wr_pntr_plus1_pf[7]),
        .I3(wr_pntr_plus1_pf[6]),
        .I4(wr_pntr_plus1_pf[9]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(wr_pntr_plus1_pf[2]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(wr_pntr_plus1_pf[1]),
        .I4(wr_pntr_plus1_pf[3]),
        .I5(wr_pntr_plus1_pf[5]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[9]),
        .R(wrst_busy));
  LUT5 #(
    .INIT(32'hEAEA00EA)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wr_pntr_plus1_pf_carry),
        .I2(CO),
        .I3(rst_d1),
        .I4(rst),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(wr_pntr_plus1_pf[9]),
        .I1(Q[8]),
        .I2(wr_pntr_plus1_pf[8]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(wr_pntr_plus1_pf[7]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(wr_pntr_plus1_pf[6]),
        .I1(Q[5]),
        .I2(wr_pntr_plus1_pf[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(wr_pntr_plus1_pf[4]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .I2(wr_pntr_plus1_pf[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(wr_pntr_plus1_pf[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  CARRY4 \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED [3],\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(Q[3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(Q[1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(Q[0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2 
       (.I0(wr_pntr_plus1_pf[8]),
        .I1(Q[7]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3 
       (.I0(wr_pntr_plus1_pf[7]),
        .I1(Q[6]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4 
       (.I0(wr_pntr_plus1_pf[6]),
        .I1(Q[5]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5 
       (.I0(wr_pntr_plus1_pf[5]),
        .I1(Q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2 
       (.I0(wr_pntr_plus1_pf[9]),
        .I1(Q[8]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0 ));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(wr_pntr_plus1_pf_carry),
        .DI(wr_pntr_plus1_pf[4:1]),
        .O({D[2:0],\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pf[8:5]),
        .O(D[6:3]),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CO(\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4_4
   (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    D,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ,
    wr_pntr_plus1_pf_carry,
    Q,
    CO,
    rst_d1,
    rst,
    wrst_busy,
    wr_clk);
  output [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  output [7:0]D;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  input wr_pntr_plus1_pf_carry;
  input [8:0]Q;
  input [0:0]CO;
  input rst_d1;
  input rst;
  input wrst_busy;
  input wr_clk;

  wire [0:0]CO;
  wire [7:0]D;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire [0:0]\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 ;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire [9:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [3:3]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(wr_pntr_plus1_pf[2]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(wr_pntr_plus1_pf[1]),
        .I2(wr_pntr_plus1_pf[3]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(wr_pntr_plus1_pf[1]),
        .I2(wr_pntr_plus1_pf[2]),
        .I3(wr_pntr_plus1_pf[4]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(wr_pntr_plus1_pf[2]),
        .I2(wr_pntr_plus1_pf[1]),
        .I3(wr_pntr_plus1_pf[3]),
        .I4(wr_pntr_plus1_pf[5]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1__0 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(wr_pntr_plus1_pf[6]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1__0 
       (.I0(wr_pntr_plus1_pf[6]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(wr_pntr_plus1_pf[7]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(wr_pntr_plus1_pf[6]),
        .I2(wr_pntr_plus1_pf[7]),
        .I3(wr_pntr_plus1_pf[8]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(\count_value_i[8]_i_2_n_0 ),
        .I1(wr_pntr_plus1_pf[8]),
        .I2(wr_pntr_plus1_pf[7]),
        .I3(wr_pntr_plus1_pf[6]),
        .I4(wr_pntr_plus1_pf[9]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(wr_pntr_plus1_pf[2]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(wr_pntr_plus1_pf[1]),
        .I4(wr_pntr_plus1_pf[3]),
        .I5(wr_pntr_plus1_pf[5]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf[9]),
        .R(wrst_busy));
  LUT5 #(
    .INIT(32'hEAEA00EA)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wr_pntr_plus1_pf_carry),
        .I2(CO),
        .I3(rst_d1),
        .I4(rst),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(wr_pntr_plus1_pf[9]),
        .I1(Q[8]),
        .I2(wr_pntr_plus1_pf[8]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(wr_pntr_plus1_pf[7]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(wr_pntr_plus1_pf[6]),
        .I1(Q[5]),
        .I2(wr_pntr_plus1_pf[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(wr_pntr_plus1_pf[4]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .I2(wr_pntr_plus1_pf[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(wr_pntr_plus1_pf[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  CARRY4 \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_CO_UNCONNECTED [3],\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_2 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(wr_pntr_plus1_pf[4]),
        .I1(Q[3]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(wr_pntr_plus1_pf[3]),
        .I1(Q[2]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4 
       (.I0(wr_pntr_plus1_pf[2]),
        .I1(Q[1]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5 
       (.I0(wr_pntr_plus1_pf[1]),
        .I1(Q[0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2 
       (.I0(wr_pntr_plus1_pf[8]),
        .I1(Q[7]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3 
       (.I0(wr_pntr_plus1_pf[7]),
        .I1(Q[6]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4 
       (.I0(wr_pntr_plus1_pf[6]),
        .I1(Q[5]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5 
       (.I0(wr_pntr_plus1_pf[5]),
        .I1(Q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2 
       (.I0(wr_pntr_plus1_pf[9]),
        .I1(Q[8]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0 ));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3 }),
        .CYINIT(wr_pntr_plus1_pf_carry),
        .DI(wr_pntr_plus1_pf[4:1]),
        .O({D[2:0],\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0 ),
        .CO({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(wr_pntr_plus1_pf[8:5]),
        .O(D[6:3]),
        .S({\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0 ,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0 }));
  CARRY4 \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1 
       (.CI(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0 ),
        .CO(\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]_i_1_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[9]_i_2_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized5
   (CO,
    wr_pntr_plus1_pf_carry,
    Q,
    wrst_busy,
    wr_clk);
  output [0:0]CO;
  input wr_pntr_plus1_pf_carry;
  input [8:0]Q;
  input wrst_busy;
  input wr_clk;

  wire [0:0]CO;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \count_value_i_reg_n_0_[8] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3 ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [3:3]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i[8]_i_2__0_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(\count_value_i[8]_i_2__0_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(\count_value_i[8]_i_2__0_n_0 ),
        .I1(\count_value_i_reg_n_0_[7] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\count_value_i_reg_n_0_[6] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  CARRY4 \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED [3],CO,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized5_15
   (CO,
    wr_pntr_plus1_pf_carry,
    Q,
    wrst_busy,
    wr_clk);
  output [0:0]CO;
  input wr_pntr_plus1_pf_carry;
  input [8:0]Q;
  input wrst_busy;
  input wr_clk;

  wire [0:0]CO;
  wire [8:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \count_value_i_reg_n_0_[8] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3 ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;
  wire [3:3]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i[8]_i_2__0_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(\count_value_i[8]_i_2__0_n_0 ),
        .I1(\count_value_i_reg_n_0_[5] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(\count_value_i[8]_i_2__0_n_0 ),
        .I1(\count_value_i_reg_n_0_[7] ),
        .I2(\count_value_i_reg_n_0_[6] ),
        .I3(\count_value_i_reg_n_0_[5] ),
        .I4(\count_value_i_reg_n_0_[8] ),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[8] ),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(\count_value_i_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(\count_value_i_reg_n_0_[6] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  CARRY4 \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3 
       (.CI(1'b0),
        .CO({\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_CO_UNCONNECTED [3],CO,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_2 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ,\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    count_value_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]count_value_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6_53
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6_60
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    E,
    src_in_bin,
    \reg_out_i_reg[3] ,
    ram_empty_i,
    rd_en,
    out,
    \count_value_i_reg[1]_0 ,
    \reg_out_i_reg[4] ,
    \reg_out_i_reg[3]_0 ,
    count_value_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\grdc.rd_data_count_i_reg[4] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\reg_out_i_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]out;
  input \count_value_i_reg[1]_0 ;
  input [3:0]\reg_out_i_reg[4] ;
  input \reg_out_i_reg[3]_0 ;
  input [1:0]count_value_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire [1:0]\grdc.rd_data_count_i_reg[4] ;
  wire [1:0]out;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]\reg_out_i_reg[3] ;
  wire \reg_out_i_reg[3]_0 ;
  wire [3:0]\reg_out_i_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(count_value_i[1]),
        .I2(Q[1]),
        .I3(count_value_i[0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(Q[1]),
        .I3(count_value_i[1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\reg_out_i_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\reg_out_i_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\reg_out_i_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\reg_out_i_reg[4] [2]),
        .I3(Q[3]),
        .I4(\reg_out_i_reg[4] [1]),
        .I5(Q[2]),
        .O(\grdc.rd_data_count_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\count_value_i_reg[1]_0 ),
        .I2(\reg_out_i_reg[4] [1]),
        .I3(Q[2]),
        .I4(\reg_out_i_reg[3]_0 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\grdc.rd_data_count_i_reg[4] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\reg_out_i_reg[4] [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\reg_out_i_reg[4] [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\reg_out_i_reg[4] [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6_63
   (D,
    Q,
    \reg_out_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\reg_out_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\reg_out_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\reg_out_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\reg_out_i_reg[2] [1]),
        .I4(\reg_out_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7_54
   (D,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    E,
    \reg_out_i_reg[3] ,
    wrst_busy,
    wr_clk);
  output [0:0]D;
  output [2:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input [0:0]E;
  input [2:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [2:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire [4:4]wr_pntr_plus1_pf;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(wr_pntr_plus1_pf),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(wr_pntr_plus1_pf),
        .I1(\reg_out_i_reg[3] [2]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1 
       (.I0(E),
        .I1(Q[0]),
        .I2(\reg_out_i_reg[3] [0]),
        .I3(\reg_out_i_reg[3] [1]),
        .I4(Q[1]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7_61
   (Q,
    out,
    rd_en,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]out;
  input rd_en;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7_64
   (D,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    E,
    \reg_out_i_reg[3] ,
    wrst_busy,
    wr_clk);
  output [0:0]D;
  output [2:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input [0:0]E;
  input [2:0]\reg_out_i_reg[3] ;
  input wrst_busy;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire [2:0]\reg_out_i_reg[3] ;
  wire wr_clk;
  wire [4:4]wr_pntr_plus1_pf;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(wr_pntr_plus1_pf),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(wr_pntr_plus1_pf),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(wr_pntr_plus1_pf),
        .I1(\reg_out_i_reg[3] [2]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[2]_i_1 
       (.I0(E),
        .I1(Q[0]),
        .I2(\reg_out_i_reg[3] [0]),
        .I3(\reg_out_i_reg[3] [1]),
        .I4(Q[1]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized8
   (\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    \count_value_i_reg[3]_0 ,
    Q,
    wrst_busy,
    E,
    wr_clk);
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  output [2:0]\count_value_i_reg[3]_0 ;
  input [0:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire [2:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized8_65
   (\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    \count_value_i_reg[3]_0 ,
    Q,
    wrst_busy,
    E,
    wr_clk);
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  output [2:0]\count_value_i_reg[3]_0 ;
  input [0:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire [2:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
endmodule

module v7_bd_axi_chip2chip_0_0_xpm_fifo_async
   (full,
    prog_full,
    wr_rst_busy,
    \m_axi_araddr[31] ,
    E,
    m_axi_arvalid,
    rst,
    clk_ph_out,
    din,
    m_aclk,
    ar_ch_data_valid,
    p_0_in,
    m_axi_arready);
  output full;
  output prog_full;
  output wr_rst_busy;
  output [51:0]\m_axi_araddr[31] ;
  output [0:0]E;
  output m_axi_arvalid;
  input rst;
  input clk_ph_out;
  input [51:0]din;
  input m_aclk;
  input ar_ch_data_valid;
  input p_0_in;
  input m_axi_arready;

  wire [0:0]E;
  wire ar_ch_data_valid;
  wire clk_ph_out;
  wire [51:0]din;
  wire fifo_empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_2__3_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_11 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_13 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_14 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_68 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_69 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_70 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_71 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_72 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_73 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_74 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_75 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_76 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_77 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_78 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_79 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_80 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_81 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_82 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire m_aclk;
  wire [51:0]\m_axi_araddr[31] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire p_0_in;
  wire pack_data_we;
  wire prog_full;
  wire rst;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "256" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "13312" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "251" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "126" *) 
  (* PF_THRESH_MAX = "251" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "128" *) 
  (* RD_DATA_COUNT_WIDTH = "8" *) 
  (* RD_DC_WIDTH_EXT = "9" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "8" *) 
  (* READ_DATA_WIDTH = "52" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "52" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "9" *) 
  (* WR_PNTR_WIDTH = "8" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_79 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_13 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_80 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_82 ),
        .din(din),
        .dout(\m_axi_araddr[31] ),
        .empty(fifo_empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_11 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_68 ),
        .prog_full(prog_full),
        .rd_clk(m_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_69 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_70 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_71 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_72 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_73 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_74 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_75 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_76 }),
        .rd_en(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__3_n_0 ),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_78 ),
        .rst(rst),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_81 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_77 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_14 ),
        .wr_clk(clk_ph_out),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_10 }),
        .wr_en(pack_data_we),
        .wr_rst_busy(wr_rst_busy));
  LUT4 #(
    .INIT(16'h0400)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__0 
       (.I0(full),
        .I1(ar_ch_data_valid),
        .I2(wr_rst_busy),
        .I3(p_0_in),
        .O(pack_data_we));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__3 
       (.I0(m_axi_arready),
        .I1(fifo_empty),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_arvalid_INST_0
       (.I0(fifo_empty),
        .O(m_axi_arvalid));
  LUT3 #(
    .INIT(8'h04)) 
    \mux_by_2.pack_reg0[25]_i_1__0 
       (.I0(wr_rst_busy),
        .I1(ar_ch_data_valid),
        .I2(full),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized0
   (full,
    prog_full,
    wr_rst_busy,
    \m_axi_wdata[31] ,
    E,
    m_axi_wvalid,
    rst,
    clk_ph_out,
    din,
    m_aclk,
    wd_ch_data_valid,
    p_0_in,
    m_axi_wready);
  output full;
  output prog_full;
  output wr_rst_busy;
  output [37:0]\m_axi_wdata[31] ;
  output [0:0]E;
  output m_axi_wvalid;
  input rst;
  input clk_ph_out;
  input [37:0]din;
  input m_aclk;
  input wd_ch_data_valid;
  input p_0_in;
  input m_axi_wready;

  wire [0:0]E;
  wire clk_ph_out;
  wire [37:0]din;
  wire fifo_empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_2__4_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_11 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_12 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_14 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_15 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_55 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_56 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_57 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_58 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_59 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_60 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_61 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_62 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_63 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_64 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_65 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_66 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_67 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_68 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_69 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_70 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire m_aclk;
  wire [37:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire p_0_in;
  wire pack_data_we;
  wire prog_full;
  wire rst;
  wire wd_ch_data_valid;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "512" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "19456" *) 
  (* FIFO_WRITE_DEPTH = "512" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "507" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "382" *) 
  (* PF_THRESH_MAX = "507" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "384" *) 
  (* RD_DATA_COUNT_WIDTH = "9" *) 
  (* RD_DC_WIDTH_EXT = "10" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "9" *) 
  (* READ_DATA_WIDTH = "38" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "38" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* WR_DC_WIDTH_EXT = "10" *) 
  (* WR_PNTR_WIDTH = "9" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized0 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_67 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_14 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_68 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_70 ),
        .din(din),
        .dout(\m_axi_wdata[31] ),
        .empty(fifo_empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_12 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_55 ),
        .prog_full(prog_full),
        .rd_clk(m_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_56 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_57 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_58 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_59 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_60 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_61 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_62 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_63 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_64 }),
        .rd_en(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__4_n_0 ),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_66 ),
        .rst(rst),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_69 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_65 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_15 ),
        .wr_clk(clk_ph_out),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_11 }),
        .wr_en(pack_data_we),
        .wr_rst_busy(wr_rst_busy));
  LUT4 #(
    .INIT(16'h0400)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__1 
       (.I0(full),
        .I1(wd_ch_data_valid),
        .I2(wr_rst_busy),
        .I3(p_0_in),
        .O(pack_data_we));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__4 
       (.I0(m_axi_wready),
        .I1(fifo_empty),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_wvalid_INST_0
       (.I0(fifo_empty),
        .O(m_axi_wvalid));
  LUT3 #(
    .INIT(8'h04)) 
    \mux_by_2.pack_reg0[18]_i_1 
       (.I0(wr_rst_busy),
        .I1(wd_ch_data_valid),
        .I2(full),
        .O(E));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized1
   (dout,
    empty,
    p_12_in,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[18] ,
    \tdm_data_out_reg[19] ,
    \tdm_data_out_reg[20] ,
    \tdm_data_out_reg[21] ,
    \tdm_data_out_reg[22] ,
    \tdm_data_out_reg[23] ,
    \tdm_data_out_reg[24] ,
    \tdm_data_out_reg[25] ,
    m_axi_rready,
    out,
    m_aclk,
    din,
    clk_ph_out,
    int_ch1_ready,
    \mux_by_2.data_count_reg[1] ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    \mux_by_2.data_count_reg[0] ,
    m_axi_rvalid);
  output [23:0]dout;
  output empty;
  output p_12_in;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[18] ;
  output \tdm_data_out_reg[19] ;
  output \tdm_data_out_reg[20] ;
  output \tdm_data_out_reg[21] ;
  output \tdm_data_out_reg[22] ;
  output \tdm_data_out_reg[23] ;
  output \tdm_data_out_reg[24] ;
  output \tdm_data_out_reg[25] ;
  output m_axi_rready;
  input out;
  input m_aclk;
  input [42:0]din;
  input clk_ph_out;
  input int_ch1_ready;
  input \mux_by_2.data_count_reg[1] ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input \mux_by_2.data_count_reg[0] ;
  input m_axi_rvalid;

  wire clk_ph_out;
  wire [0:0]\ctrl_info_reg[0] ;
  wire [42:0]din;
  wire [23:0]dout;
  wire empty;
  wire full_int;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_1__3_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_11 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_12 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_14 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_15 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_61 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_62 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_63 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_64 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_65 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_66 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_67 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_68 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_69 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_70 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_71 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_72 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_73 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_74 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_75 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_76 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire int_ch1_ready;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \mux_by_2.data_count_reg[0] ;
  wire \mux_by_2.data_count_reg[1] ;
  wire out;
  wire p_12_in;
  wire prog_full_int;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[18] ;
  wire \tdm_data_out_reg[19] ;
  wire \tdm_data_out_reg[20] ;
  wire \tdm_data_out_reg[21] ;
  wire \tdm_data_out_reg[22] ;
  wire \tdm_data_out_reg[23] ;
  wire \tdm_data_out_reg[24] ;
  wire \tdm_data_out_reg[25] ;
  wire tx_phy_ready;
  wire [41:10]unpack_data_in;
  wire unpack_data_re;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "512" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "22528" *) 
  (* FIFO_WRITE_DEPTH = "512" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "507" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "382" *) 
  (* PF_THRESH_MAX = "507" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "384" *) 
  (* RD_DATA_COUNT_WIDTH = "9" *) 
  (* RD_DC_WIDTH_EXT = "10" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "9" *) 
  (* READ_DATA_WIDTH = "44" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "44" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* WR_DC_WIDTH_EXT = "10" *) 
  (* WR_PNTR_WIDTH = "9" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized1 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_73 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_14 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_74 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_76 ),
        .din({1'b0,din}),
        .dout({dout[23:22],unpack_data_in[41:32],dout[21:10],unpack_data_in[19:10],dout[9:0]}),
        .empty(empty),
        .full(full_int),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_12 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_61 ),
        .prog_full(prog_full_int),
        .rd_clk(clk_ph_out),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_62 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_63 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_64 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_65 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_66 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_67 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_68 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_69 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_70 }),
        .rd_en(unpack_data_re),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_72 ),
        .rst(out),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_75 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_71 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_15 ),
        .wr_clk(m_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_11 }),
        .wr_en(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__3_n_0 ),
        .wr_rst_busy(wr_rst_busy));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__3 
       (.I0(m_axi_rvalid),
        .I1(wr_rst_busy),
        .I2(full_int),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2 
       (.I0(empty),
        .I1(int_ch1_ready),
        .I2(\mux_by_2.data_count_reg[1] ),
        .O(unpack_data_re));
  LUT3 #(
    .INIT(8'h04)) 
    int_ch1_ready_i_5
       (.I0(empty),
        .I1(tx_phy_ready),
        .I2(\ctrl_info_reg[0] ),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_rready_INST_0
       (.I0(wr_rst_busy),
        .I1(full_int),
        .O(m_axi_rready));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[16]_i_2 
       (.I0(unpack_data_in[32]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[10]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[16] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[17]_i_2 
       (.I0(unpack_data_in[33]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[11]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[17] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[18]_i_2 
       (.I0(unpack_data_in[34]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[12]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[18] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[19]_i_2 
       (.I0(unpack_data_in[35]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[13]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[19] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[20]_i_2 
       (.I0(unpack_data_in[36]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[14]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[20] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[21]_i_2 
       (.I0(unpack_data_in[37]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[15]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[21] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[22]_i_2 
       (.I0(unpack_data_in[38]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[16]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[22] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[23]_i_2 
       (.I0(unpack_data_in[39]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[17]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[23] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[24]_i_2 
       (.I0(unpack_data_in[40]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[18]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[24] ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \tdm_data_out[25]_i_2 
       (.I0(unpack_data_in[41]),
        .I1(\mux_by_2.data_count_reg[1] ),
        .I2(unpack_data_in[19]),
        .I3(\mux_by_2.data_count_reg[0] ),
        .I4(int_ch1_ready),
        .O(\tdm_data_out_reg[25] ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized2
   (dout,
    empty,
    int_ch1_ready5__1,
    m_axi_bready,
    out,
    m_aclk,
    \m_axi_bresp[1] ,
    clk_ph_out,
    rd_en,
    tx_phy_ready,
    Q,
    m_axi_bvalid);
  output [9:0]dout;
  output empty;
  output int_ch1_ready5__1;
  output m_axi_bready;
  input out;
  input m_aclk;
  input [9:0]\m_axi_bresp[1] ;
  input clk_ph_out;
  input rd_en;
  input tx_phy_ready;
  input [0:0]Q;
  input m_axi_bvalid;

  wire [0:0]Q;
  wire clk_ph_out;
  wire [9:0]dout;
  wire empty;
  wire full_int;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_1__4_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_11 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_13 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_14 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_26 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_27 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_28 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_29 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_30 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_31 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_32 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_33 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_34 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_35 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_36 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_37 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_38 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_39 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_40 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire int_ch1_ready5__1;
  wire m_aclk;
  wire m_axi_bready;
  wire [9:0]\m_axi_bresp[1] ;
  wire m_axi_bvalid;
  wire out;
  wire prog_full_int;
  wire rd_en;
  wire tx_phy_ready;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "256" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "2560" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "251" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "126" *) 
  (* PF_THRESH_MAX = "251" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "128" *) 
  (* RD_DATA_COUNT_WIDTH = "8" *) 
  (* RD_DC_WIDTH_EXT = "9" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "8" *) 
  (* READ_DATA_WIDTH = "10" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "10" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "9" *) 
  (* WR_PNTR_WIDTH = "8" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized2 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_37 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_13 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_38 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_40 ),
        .din(\m_axi_bresp[1] ),
        .dout(dout),
        .empty(empty),
        .full(full_int),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_11 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_26 ),
        .prog_full(prog_full_int),
        .rd_clk(clk_ph_out),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_27 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_28 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_29 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_30 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_31 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_32 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_33 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_34 }),
        .rd_en(rd_en),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_36 ),
        .rst(out),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_39 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_35 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_14 ),
        .wr_clk(m_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_10 }),
        .wr_en(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__4_n_0 ),
        .wr_rst_busy(wr_rst_busy));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__4 
       (.I0(m_axi_bvalid),
        .I1(wr_rst_busy),
        .I2(full_int),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    int_ch1_ready_i_3
       (.I0(empty),
        .I1(tx_phy_ready),
        .I2(Q),
        .O(int_ch1_ready5__1));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_bready_INST_0
       (.I0(wr_rst_busy),
        .I1(full_int),
        .O(m_axi_bready));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized3
   (dout,
    empty,
    ch0_valid_out_reg,
    ch1_valid_out_reg,
    ch2_valid_out_reg,
    D,
    rst,
    clk_ph_out,
    Q,
    m_axi_lite_aclk,
    rd_en,
    axi_lite_rx_valid,
    \state_reg[5] ,
    axi_awready_rs,
    axi_arready_rs,
    axi_wready_rs);
  output [19:0]dout;
  output empty;
  output ch0_valid_out_reg;
  output ch1_valid_out_reg;
  output ch2_valid_out_reg;
  output [2:0]D;
  input rst;
  input clk_ph_out;
  input [19:0]Q;
  input m_axi_lite_aclk;
  input rd_en;
  input axi_lite_rx_valid;
  input [3:0]\state_reg[5] ;
  input axi_awready_rs;
  input axi_arready_rs;
  input axi_wready_rs;

  wire [2:0]D;
  wire [19:0]Q;
  wire axi_arready_rs;
  wire axi_awready_rs;
  wire axi_lite_rx_valid;
  wire axi_wready_rs;
  wire ch0_valid_out_reg;
  wire ch1_valid_out_reg;
  wire ch2_valid_out_reg;
  wire clk_ph_out;
  wire [19:0]dout;
  wire empty;
  wire full_int;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_1__5_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_32 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_33 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_34 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_35 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_36 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_37 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_38 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_39 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_40 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_41 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_42 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire m_axi_lite_aclk;
  wire prog_full_int;
  wire rd_en;
  wire rst;
  wire [3:0]\state_reg[5] ;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000010000FF0100)) 
    ch0_valid_out_i_2
       (.I0(empty),
        .I1(dout[18]),
        .I2(dout[19]),
        .I3(\state_reg[5] [0]),
        .I4(\state_reg[5] [1]),
        .I5(axi_awready_rs),
        .O(ch0_valid_out_reg));
  LUT6 #(
    .INIT(64'h0000040000FF0400)) 
    ch1_valid_out_i_2
       (.I0(empty),
        .I1(dout[18]),
        .I2(dout[19]),
        .I3(\state_reg[5] [0]),
        .I4(\state_reg[5] [2]),
        .I5(axi_arready_rs),
        .O(ch1_valid_out_reg));
  LUT6 #(
    .INIT(64'h0000040000FF0400)) 
    ch2_valid_out_i_2
       (.I0(empty),
        .I1(dout[19]),
        .I2(dout[18]),
        .I3(\state_reg[5] [0]),
        .I4(\state_reg[5] [3]),
        .I5(axi_wready_rs),
        .O(ch2_valid_out_reg));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "320" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "20" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "20" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized3 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_39 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_40 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_42 ),
        .din(Q),
        .dout(dout),
        .empty(empty),
        .full(full_int),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_32 ),
        .prog_full(prog_full_int),
        .rd_clk(m_axi_lite_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_33 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_34 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_35 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_36 }),
        .rd_en(rd_en),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_38 ),
        .rst(rst),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_41 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_37 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(clk_ph_out),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__5_n_0 ),
        .wr_rst_busy(wr_rst_busy));
  LUT3 #(
    .INIT(8'h02)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__5 
       (.I0(axi_lite_rx_valid),
        .I1(wr_rst_busy),
        .I2(full_int),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \state[3]_i_1__0 
       (.I0(dout[18]),
        .I1(dout[19]),
        .I2(empty),
        .I3(\state_reg[5] [0]),
        .I4(axi_awready_rs),
        .I5(\state_reg[5] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \state[4]_i_1__0 
       (.I0(empty),
        .I1(dout[18]),
        .I2(dout[19]),
        .I3(\state_reg[5] [0]),
        .I4(axi_arready_rs),
        .I5(\state_reg[5] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \state[5]_i_2 
       (.I0(dout[18]),
        .I1(dout[19]),
        .I2(empty),
        .I3(\state_reg[5] [0]),
        .I4(axi_wready_rs),
        .I5(\state_reg[5] [3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized3__xdcDup__1
   (prog_full,
    wr_rst_busy,
    dout,
    empty,
    \calib_intr_gen.tx_ch0_data_reg[19] ,
    \calib_intr_gen.tx_ch0_data_reg[18] ,
    \calib_intr_gen.tx_ch0_data_reg[17] ,
    \calib_intr_gen.tx_ch0_data_reg[16] ,
    \calib_intr_gen.tx_ch0_data_reg[15] ,
    \calib_intr_gen.tx_ch0_data_reg[14] ,
    \calib_intr_gen.tx_ch0_data_reg[13] ,
    \calib_intr_gen.tx_ch0_data_reg[12] ,
    \calib_intr_gen.tx_ch0_data_reg[11] ,
    \calib_intr_gen.tx_ch0_data_reg[10] ,
    \calib_intr_gen.tx_ch0_data_reg[9] ,
    \calib_intr_gen.tx_ch0_data_reg[8] ,
    \calib_intr_gen.tx_ch0_data_reg[7] ,
    \calib_intr_gen.tx_ch0_data_reg[6] ,
    \calib_intr_gen.tx_ch0_data_reg[5] ,
    \calib_intr_gen.tx_ch0_data_reg[4] ,
    out,
    m_axi_lite_aclk,
    Q,
    clk_ph_out,
    rd_en,
    rx_user_reset,
    tx_fifo_we);
  output prog_full;
  output wr_rst_busy;
  output [3:0]dout;
  output empty;
  output \calib_intr_gen.tx_ch0_data_reg[19] ;
  output \calib_intr_gen.tx_ch0_data_reg[18] ;
  output \calib_intr_gen.tx_ch0_data_reg[17] ;
  output \calib_intr_gen.tx_ch0_data_reg[16] ;
  output \calib_intr_gen.tx_ch0_data_reg[15] ;
  output \calib_intr_gen.tx_ch0_data_reg[14] ;
  output \calib_intr_gen.tx_ch0_data_reg[13] ;
  output \calib_intr_gen.tx_ch0_data_reg[12] ;
  output \calib_intr_gen.tx_ch0_data_reg[11] ;
  output \calib_intr_gen.tx_ch0_data_reg[10] ;
  output \calib_intr_gen.tx_ch0_data_reg[9] ;
  output \calib_intr_gen.tx_ch0_data_reg[8] ;
  output \calib_intr_gen.tx_ch0_data_reg[7] ;
  output \calib_intr_gen.tx_ch0_data_reg[6] ;
  output \calib_intr_gen.tx_ch0_data_reg[5] ;
  output \calib_intr_gen.tx_ch0_data_reg[4] ;
  input out;
  input m_axi_lite_aclk;
  input [18:0]Q;
  input clk_ph_out;
  input rd_en;
  input rx_user_reset;
  input tx_fifo_we;

  wire [18:0]Q;
  wire [19:4]axi_lite_tx_data;
  wire \calib_intr_gen.tx_ch0_data_reg[10] ;
  wire \calib_intr_gen.tx_ch0_data_reg[11] ;
  wire \calib_intr_gen.tx_ch0_data_reg[12] ;
  wire \calib_intr_gen.tx_ch0_data_reg[13] ;
  wire \calib_intr_gen.tx_ch0_data_reg[14] ;
  wire \calib_intr_gen.tx_ch0_data_reg[15] ;
  wire \calib_intr_gen.tx_ch0_data_reg[16] ;
  wire \calib_intr_gen.tx_ch0_data_reg[17] ;
  wire \calib_intr_gen.tx_ch0_data_reg[18] ;
  wire \calib_intr_gen.tx_ch0_data_reg[19] ;
  wire \calib_intr_gen.tx_ch0_data_reg[4] ;
  wire \calib_intr_gen.tx_ch0_data_reg[5] ;
  wire \calib_intr_gen.tx_ch0_data_reg[6] ;
  wire \calib_intr_gen.tx_ch0_data_reg[7] ;
  wire \calib_intr_gen.tx_ch0_data_reg[8] ;
  wire \calib_intr_gen.tx_ch0_data_reg[9] ;
  wire clk_ph_out;
  wire [3:0]dout;
  wire empty;
  wire fifo_we;
  wire full_int;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_32 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_33 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_34 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_35 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_36 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_37 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_38 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_39 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_40 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_41 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_42 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire m_axi_lite_aclk;
  wire out;
  wire prog_full;
  wire rd_en;
  wire rx_user_reset;
  wire tx_fifo_we;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[10]_i_1 
       (.I0(axi_lite_tx_data[10]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[11]_i_1 
       (.I0(axi_lite_tx_data[11]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[12]_i_1 
       (.I0(axi_lite_tx_data[12]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[13]_i_1 
       (.I0(axi_lite_tx_data[13]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[14]_i_1 
       (.I0(axi_lite_tx_data[14]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[15]_i_1 
       (.I0(axi_lite_tx_data[15]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[16]_i_1 
       (.I0(axi_lite_tx_data[16]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[17]_i_1 
       (.I0(axi_lite_tx_data[17]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[18]_i_1 
       (.I0(axi_lite_tx_data[18]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[19]_i_2 
       (.I0(axi_lite_tx_data[19]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[4]_i_1 
       (.I0(axi_lite_tx_data[4]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[5]_i_1 
       (.I0(axi_lite_tx_data[5]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[6]_i_1 
       (.I0(axi_lite_tx_data[6]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[7]_i_1 
       (.I0(axi_lite_tx_data[7]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[8]_i_1 
       (.I0(axi_lite_tx_data[8]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \calib_intr_gen.tx_ch0_data[9]_i_1 
       (.I0(axi_lite_tx_data[9]),
        .I1(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data_reg[9] ));
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "320" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "9" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "11" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "20" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "20" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized3__xdcDup__1 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_39 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_40 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_42 ),
        .din({1'b0,Q}),
        .dout({axi_lite_tx_data,dout}),
        .empty(empty),
        .full(full_int),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_32 ),
        .prog_full(prog_full),
        .rd_clk(clk_ph_out),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_33 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_34 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_35 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_36 }),
        .rd_en(rd_en),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_38 ),
        .rst(out),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_41 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_37 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_10 ),
        .wr_clk(m_axi_lite_aclk),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 }),
        .wr_en(fifo_we),
        .wr_rst_busy(wr_rst_busy));
  LUT3 #(
    .INIT(8'h10)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1__2 
       (.I0(wr_rst_busy),
        .I1(full_int),
        .I2(tx_fifo_we),
        .O(fifo_we));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_async" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_async__xdcDup__1
   (full,
    prog_full,
    wr_rst_busy,
    dout,
    E,
    m_axi_awvalid,
    rst,
    clk_ph_out,
    din,
    m_aclk,
    aw_ch_data_valid,
    p_0_in,
    m_axi_awready);
  output full;
  output prog_full;
  output wr_rst_busy;
  output [51:0]dout;
  output [0:0]E;
  output m_axi_awvalid;
  input rst;
  input clk_ph_out;
  input [51:0]din;
  input m_aclk;
  input aw_ch_data_valid;
  input p_0_in;
  input m_axi_awready;

  wire [0:0]E;
  wire aw_ch_data_valid;
  wire clk_ph_out;
  wire [51:0]din;
  wire [51:0]dout;
  wire fifo_empty;
  wire full;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_i_2__2_n_0 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_10 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_11 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_13 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_14 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_3 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_4 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_5 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_6 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_68 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_69 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_7 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_70 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_71 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_72 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_73 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_74 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_75 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_76 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_77 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_78 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_79 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_8 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_80 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_81 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_82 ;
  wire \gnuram_async_fifo.xpm_fifo_base_inst_n_9 ;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire p_0_in;
  wire pack_data_we;
  wire prog_full;
  wire rst;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;

  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "256" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "13312" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "251" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "126" *) 
  (* PF_THRESH_MAX = "251" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "128" *) 
  (* RD_DATA_COUNT_WIDTH = "8" *) 
  (* RD_DC_WIDTH_EXT = "9" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "8" *) 
  (* READ_DATA_WIDTH = "52" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "52" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "9" *) 
  (* WR_PNTR_WIDTH = "8" *) 
  (* WR_RD_RATIO = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_fifo_base__xdcDup__1 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_79 ),
        .almost_full(\gnuram_async_fifo.xpm_fifo_base_inst_n_13 ),
        .data_valid(\gnuram_async_fifo.xpm_fifo_base_inst_n_80 ),
        .dbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_82 ),
        .din(din),
        .dout(dout),
        .empty(fifo_empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_11 ),
        .prog_empty(\gnuram_async_fifo.xpm_fifo_base_inst_n_68 ),
        .prog_full(prog_full),
        .rd_clk(m_aclk),
        .rd_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_69 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_70 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_71 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_72 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_73 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_74 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_75 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_76 }),
        .rd_en(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__2_n_0 ),
        .rd_rst_busy(\gnuram_async_fifo.xpm_fifo_base_inst_n_78 ),
        .rst(rst),
        .sbiterr(\gnuram_async_fifo.xpm_fifo_base_inst_n_81 ),
        .sleep(1'b0),
        .underflow(\gnuram_async_fifo.xpm_fifo_base_inst_n_77 ),
        .wr_ack(\gnuram_async_fifo.xpm_fifo_base_inst_n_14 ),
        .wr_clk(clk_ph_out),
        .wr_data_count({\gnuram_async_fifo.xpm_fifo_base_inst_n_3 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_4 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_5 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_6 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_7 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_8 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_9 ,\gnuram_async_fifo.xpm_fifo_base_inst_n_10 }),
        .wr_en(pack_data_we),
        .wr_rst_busy(wr_rst_busy));
  LUT4 #(
    .INIT(16'h0400)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_1 
       (.I0(full),
        .I1(aw_ch_data_valid),
        .I2(wr_rst_busy),
        .I3(p_0_in),
        .O(pack_data_we));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__2 
       (.I0(m_axi_awready),
        .I1(fifo_empty),
        .O(\gnuram_async_fifo.xpm_fifo_base_inst_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    m_axi_awvalid_INST_0
       (.I0(fifo_empty),
        .O(m_axi_awvalid));
  LUT3 #(
    .INIT(8'h04)) 
    \mux_by_2.pack_reg0[25]_i_1 
       (.I0(wr_rst_busy),
        .I1(aw_ch_data_valid),
        .I2(full),
        .O(E));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "256" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "13312" *) (* FIFO_WRITE_DEPTH = "256" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "251" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "126" *) (* PF_THRESH_MAX = "251" *) 
(* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "128" *) 
(* RD_DATA_COUNT_WIDTH = "8" *) (* RD_DC_WIDTH_EXT = "9" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "8" *) (* READ_DATA_WIDTH = "52" *) 
(* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "52" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* WR_DC_WIDTH_EXT = "9" *) (* WR_PNTR_WIDTH = "8" *) (* WR_RD_RATIO = "0" *) 
(* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [51:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [51:0]dout;
  output empty;
  output prog_empty;
  output [7:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [7:0]diff_pntr_pe;
  wire [8:2]diff_pntr_pf_q;
  wire [8:2]diff_pntr_pf_q0;
  wire [51:0]din;
  wire [51:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_15 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_16 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_9 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_fwft.rdpp1_inst_n_5 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire [8:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [8:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire leaving_empty;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [7:0]rd_data_count;
  wire rd_en;
  wire [7:0]rd_pntr_ext;
  wire [7:0]rd_pntr_wr;
  wire [7:0]rd_pntr_wr_cdc;
  wire [8:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_29;
  wire rdp_inst_n_30;
  wire rdp_inst_n_31;
  wire rdp_inst_n_32;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [8:0]wr_pntr_ext;
  wire [8:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [7:0]wr_pntr_rd_cdc;
  wire [8:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [51:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__3 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,src_in_bin00_out,rdp_inst_n_32}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__5 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_36 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(rd_pntr_wr),
        .clr_full(clr_full),
        .\count_value_i_reg[1] (wrpp2_inst_n_6),
        .\count_value_i_reg[7] ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5}),
        .\count_value_i_reg[7]_0 (wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_9 ),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_8 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_37 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_38 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .S({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 }),
        .\count_value_i_reg[7] (rd_pntr_ext[7:1]),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_12 ,\gen_cdc_pntr.wpr_gray_reg_n_13 ,\gen_cdc_pntr.wpr_gray_reg_n_14 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_39 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_9,\gen_fwft.rdpp1_inst_n_5 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .S({rdp_inst_n_20,\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .count_value_i(count_value_i[1]),
        .\count_value_i_reg[6] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\count_value_i_reg[6]_0 (rd_pntr_ext[6:1]),
        .\count_value_i_reg[7] (rdp_inst_n_10),
        .\dest_graysync_ff_reg[4][8] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized0__3 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[7:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn_40 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_5 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .count_value_i(count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[1] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .src_in_bin(src_in_bin00_out));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_9 ),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_8 ),
        .Q(full_n),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h88B8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[7]),
        .I1(diff_pntr_pf_q[6]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .I4(diff_pntr_pf_q[5]),
        .I5(diff_pntr_pf_q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "52" *) 
  (* BYTE_WRITE_WIDTH_B = "52" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "51" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "52" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "13312" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "52" *) 
  (* P_MIN_WIDTH_DATA_A = "52" *) 
  (* P_MIN_WIDTH_DATA_B = "52" *) 
  (* P_MIN_WIDTH_DATA_ECC = "52" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "52" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "52" *) 
  (* P_WIDTH_COL_WRITE_B = "52" *) 
  (* READ_DATA_WIDTH_A = "52" *) 
  (* READ_DATA_WIDTH_B = "52" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "52" *) 
  (* WRITE_DATA_WIDTH_B = "52" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[7:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [51:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [6]),
        .Q(wr_data_count[5]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [7]),
        .Q(wr_data_count[6]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [8]),
        .Q(wr_data_count[7]),
        .R(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_41 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_9),
        .Q(rd_pntr_ext),
        .S({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 }),
        .count_value_i(count_value_i),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[3] (rdp_inst_n_20),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\grdc.rd_data_count_i_reg[8] (rdp_inst_n_10),
        .leaving_empty(leaving_empty),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_12 ,\gen_cdc_pntr.wpr_gray_reg_n_13 ,\gen_cdc_pntr.wpr_gray_reg_n_14 }),
        .\reg_out_i_reg[7] ({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 }),
        .src_in_bin({rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32}));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_42 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .leaving_empty(leaving_empty),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_43 rst_d1_inst
       (.Q(diff_pntr_pf_q[8]),
        .clr_full(clr_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_44 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 }),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_45 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .Q(wr_pntr_plus1_pf),
        .\reg_out_i_reg[7] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized2_46 wrpp2_inst
       (.Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5}),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (wrpp2_inst_n_6),
        .\reg_out_i_reg[1] (rd_pntr_wr[1:0]),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__2 xpm_fifo_rst_inst
       (.SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "512" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "19456" *) (* FIFO_WRITE_DEPTH = "512" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "507" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "382" *) 
(* PF_THRESH_MAX = "507" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "384" *) (* RD_DATA_COUNT_WIDTH = "9" *) (* RD_DC_WIDTH_EXT = "10" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "9" *) 
(* READ_DATA_WIDTH = "38" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "38" *) 
(* WR_DATA_COUNT_WIDTH = "9" *) (* WR_DC_WIDTH_EXT = "10" *) (* WR_PNTR_WIDTH = "9" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [37:0]din;
  output full;
  output full_n;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [37:0]dout;
  output empty;
  output prog_empty;
  output [8:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [8:0]diff_pntr_pe;
  wire [9:2]diff_pntr_pf_q;
  wire [9:2]diff_pntr_pf_q0;
  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_15 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_16 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_8 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire going_full0;
  wire [9:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [9:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire leaving_empty;
  wire leaving_full;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire [8:0]rd_data_count;
  wire rd_en;
  wire [8:0]rd_pntr_ext;
  wire [8:0]rd_pntr_wr;
  wire [8:0]rd_pntr_wr_cdc;
  wire [9:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_32;
  wire rdp_inst_n_33;
  wire rdp_inst_n_34;
  wire rdp_inst_n_35;
  wire rdp_inst_n_36;
  wire rdp_inst_n_37;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_2;
  wire sleep;
  wire [9:0]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [8:0]wr_data_count;
  wire wr_en;
  wire [9:0]wr_pntr_ext;
  wire wr_pntr_plus1_pf_carry;
  wire [8:0]wr_pntr_rd_cdc;
  wire [9:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_9;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [37:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6899)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(rd_en),
        .I3(\gen_fwft.curr_fwft_state [1]),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "10" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized3__1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin(src_in_bin00_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__5 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_9 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_1 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1_2 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.CO(\gen_fwft.rdpp1_inst_n_2 ),
        .D(\grdc.diff_wr_rd_pntr_rdc [9:4]),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_7 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .S({rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37}),
        .\count_value_i_reg[7] (rd_pntr_ext[7:2]),
        .\count_value_i_reg[8] ({rdp_inst_n_10,rdp_inst_n_11}),
        .\dest_graysync_ff_reg[4][9] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "10" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized2__1 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[8:0]));
  LUT4 #(
    .INIT(16'hC8AA)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(empty),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .I3(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.CO(\gen_fwft.rdpp1_inst_n_2 ),
        .D(\grdc.diff_wr_rd_pntr_rdc [3:1]),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_7 }),
        .Q(\gen_cdc_pntr.wpr_gray_reg_dc_n_16 ),
        .S({rdp_inst_n_32,rdp_inst_n_33}),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (rd_pntr_ext[1:0]),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_9),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_2),
        .Q(full_n),
        .R(wrst_busy));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5 
       (.I0(ram_empty_i),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .I3(rd_en),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[8]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8] ),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h88B8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[9]),
        .Q(diff_pntr_pf_q[9]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[7]),
        .I1(diff_pntr_pf_q[6]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .I4(diff_pntr_pf_q[5]),
        .I5(diff_pntr_pf_q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "38" *) 
  (* BYTE_WRITE_WIDTH_B = "38" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "37" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "38" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "19456" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "512" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "38" *) 
  (* P_MIN_WIDTH_DATA_A = "38" *) 
  (* P_MIN_WIDTH_DATA_B = "38" *) 
  (* P_MIN_WIDTH_DATA_ECC = "38" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "38" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "9" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "9" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "38" *) 
  (* P_WIDTH_COL_WRITE_B = "38" *) 
  (* READ_DATA_WIDTH_A = "38" *) 
  (* READ_DATA_WIDTH_B = "38" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "38" *) 
  (* WRITE_DATA_WIDTH_B = "38" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[8:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [37:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(rd_data_count[8]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [6]),
        .Q(wr_data_count[5]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [7]),
        .Q(wr_data_count[6]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [8]),
        .Q(wr_data_count[7]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [9]),
        .Q(wr_data_count[8]),
        .R(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3 rdp_inst
       (.CO(leaving_empty),
        .D(diff_pntr_pe),
        .DI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ),
        .E(ram_rd_en_i),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_32,rdp_inst_n_33}),
        .count_value_i(count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37}),
        .\grdc.rd_data_count_i_reg[9] ({rdp_inst_n_10,rdp_inst_n_11}),
        .out(\gen_fwft.curr_fwft_state ),
        .p_1_in(p_1_in),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\reg_out_i_reg[9] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .src_in_bin(src_in_bin00_out));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4 rdpp1_inst
       (.CO(leaving_empty),
        .E(ram_rd_en_i),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .p_1_in(p_1_in),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.CO(going_full0),
        .Q(diff_pntr_pf_q[9:8]),
        .\count_value_i_reg[8] (leaving_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (rst_d1_inst_n_2),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3_3 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .Q(wr_pntr_ext),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\reg_out_i_reg[9] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_9 }),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4_4 wrpp1_inst
       (.CO(going_full0),
        .D(diff_pntr_pf_q0),
        .Q(rd_pntr_wr),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (leaving_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 (wrpp1_inst_n_9),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized5 wrpp2_inst
       (.CO(going_full0),
        .Q(rd_pntr_wr),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__3 xpm_fifo_rst_inst
       (.SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "512" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "22528" *) (* FIFO_WRITE_DEPTH = "512" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "507" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "382" *) 
(* PF_THRESH_MAX = "507" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "384" *) (* RD_DATA_COUNT_WIDTH = "9" *) (* RD_DC_WIDTH_EXT = "10" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "9" *) 
(* READ_DATA_WIDTH = "44" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "44" *) 
(* WR_DATA_COUNT_WIDTH = "9" *) (* WR_DC_WIDTH_EXT = "10" *) (* WR_PNTR_WIDTH = "9" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [43:0]din;
  output full;
  output full_n;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [43:0]dout;
  output empty;
  output prog_empty;
  output [8:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [8:0]diff_pntr_pe;
  wire [9:2]diff_pntr_pf_q;
  wire [9:2]diff_pntr_pf_q0;
  wire [43:0]din;
  wire [43:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_15 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_16 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_8 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire going_full0;
  wire [9:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [9:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire leaving_empty;
  wire leaving_full;
  wire overflow;
  wire overflow_i0;
  wire p_1_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_i;
  wire rd_clk;
  wire [8:0]rd_data_count;
  wire rd_en;
  wire [8:0]rd_pntr_ext;
  wire [8:0]rd_pntr_wr;
  wire [8:0]rd_pntr_wr_cdc;
  wire [9:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_32;
  wire rdp_inst_n_33;
  wire rdp_inst_n_34;
  wire rdp_inst_n_35;
  wire rdp_inst_n_36;
  wire rdp_inst_n_37;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_2;
  wire sleep;
  wire [9:0]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [8:0]wr_data_count;
  wire wr_en;
  wire [9:0]wr_pntr_ext;
  wire wr_pntr_plus1_pf_carry;
  wire [8:0]wr_pntr_rd_cdc;
  wire [9:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_9;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [43:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6899)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(ram_empty_i),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(rd_en),
        .I3(\gen_fwft.curr_fwft_state [1]),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "10" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized3 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin(src_in_bin00_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__7 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_5 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1_6 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_9 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_7 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1_8 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.CO(\gen_fwft.rdpp1_inst_n_2 ),
        .D(\grdc.diff_wr_rd_pntr_rdc [9:4]),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_7 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .S({rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37}),
        .\count_value_i_reg[7] (rd_pntr_ext[7:2]),
        .\count_value_i_reg[8] ({rdp_inst_n_10,rdp_inst_n_11}),
        .\dest_graysync_ff_reg[4][9] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "10" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__6 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[8:0]));
  LUT4 #(
    .INIT(16'hC8AA)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(empty),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .I3(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn_9 \gen_fwft.rdpp1_inst 
       (.CO(\gen_fwft.rdpp1_inst_n_2 ),
        .D(\grdc.diff_wr_rd_pntr_rdc [3:1]),
        .DI({\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_7 }),
        .Q(\gen_cdc_pntr.wpr_gray_reg_dc_n_16 ),
        .S({rdp_inst_n_32,rdp_inst_n_33}),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (rd_pntr_ext[1:0]),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrpp1_inst_n_9),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_2),
        .Q(full_n),
        .R(wrst_busy));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5 
       (.I0(ram_empty_i),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .I3(rd_en),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[8]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8] ),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h88B8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[9]),
        .Q(diff_pntr_pf_q[9]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[7]),
        .I1(diff_pntr_pf_q[6]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .I4(diff_pntr_pf_q[5]),
        .I5(diff_pntr_pf_q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "9" *) 
  (* ADDR_WIDTH_B = "9" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "44" *) 
  (* BYTE_WRITE_WIDTH_B = "44" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "43" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "44" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "22528" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "512" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "44" *) 
  (* P_MIN_WIDTH_DATA_A = "44" *) 
  (* P_MIN_WIDTH_DATA_B = "44" *) 
  (* P_MIN_WIDTH_DATA_ECC = "44" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "44" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "9" *) 
  (* P_WIDTH_ADDR_READ_B = "9" *) 
  (* P_WIDTH_ADDR_WRITE_A = "9" *) 
  (* P_WIDTH_ADDR_WRITE_B = "9" *) 
  (* P_WIDTH_COL_WRITE_A = "44" *) 
  (* P_WIDTH_COL_WRITE_B = "44" *) 
  (* READ_DATA_WIDTH_A = "44" *) 
  (* READ_DATA_WIDTH_B = "44" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "44" *) 
  (* WRITE_DATA_WIDTH_B = "44" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[8:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [43:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(rd_data_count[8]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [6]),
        .Q(wr_data_count[5]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [7]),
        .Q(wr_data_count[6]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [8]),
        .Q(wr_data_count[7]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [9]),
        .Q(wr_data_count[8]),
        .R(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3_10 rdp_inst
       (.CO(leaving_empty),
        .D(diff_pntr_pe),
        .DI(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5_n_0 ),
        .E(ram_rd_en_i),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_32,rdp_inst_n_33}),
        .count_value_i(count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_34,rdp_inst_n_35,rdp_inst_n_36,rdp_inst_n_37}),
        .\grdc.rd_data_count_i_reg[9] ({rdp_inst_n_10,rdp_inst_n_11}),
        .out(\gen_fwft.curr_fwft_state ),
        .p_1_in(p_1_in),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\reg_out_i_reg[9] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .src_in_bin(src_in_bin00_out));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4_11 rdpp1_inst
       (.CO(leaving_empty),
        .E(ram_rd_en_i),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .p_1_in(p_1_in),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_12 rst_d1_inst
       (.CO(going_full0),
        .Q(diff_pntr_pf_q[9:8]),
        .\count_value_i_reg[8] (leaving_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (rst_d1_inst_n_2),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized3_13 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .Q(wr_pntr_ext),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\reg_out_i_reg[9] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_9 }),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized4_14 wrpp1_inst
       (.CO(going_full0),
        .D(diff_pntr_pf_q0),
        .Q(rd_pntr_wr),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (leaving_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 (wrpp1_inst_n_9),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized5_15 wrpp2_inst
       (.CO(going_full0),
        .Q(rd_pntr_wr),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__4 xpm_fifo_rst_inst
       (.SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "256" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "2560" *) (* FIFO_WRITE_DEPTH = "256" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "251" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "126" *) 
(* PF_THRESH_MAX = "251" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "128" *) (* RD_DATA_COUNT_WIDTH = "8" *) (* RD_DC_WIDTH_EXT = "9" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "8" *) 
(* READ_DATA_WIDTH = "10" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "10" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "9" *) (* WR_PNTR_WIDTH = "8" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [9:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [9:0]dout;
  output empty;
  output prog_empty;
  output [7:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [7:0]diff_pntr_pe;
  wire [8:2]diff_pntr_pf_q;
  wire [8:2]diff_pntr_pf_q0;
  wire [9:0]din;
  wire [9:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_15 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_16 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_9 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_fwft.rdpp1_inst_n_5 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire [8:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [8:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire leaving_empty;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [7:0]rd_data_count;
  wire rd_en;
  wire [7:0]rd_pntr_ext;
  wire [7:0]rd_pntr_wr;
  wire [7:0]rd_pntr_wr_cdc;
  wire [8:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_29;
  wire rdp_inst_n_30;
  wire rdp_inst_n_31;
  wire rdp_inst_n_32;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [8:0]wr_pntr_ext;
  wire [8:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [7:0]wr_pntr_rd_cdc;
  wire [8:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [9:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,src_in_bin00_out,rdp_inst_n_32}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(rd_pntr_wr),
        .clr_full(clr_full),
        .\count_value_i_reg[1] (wrpp2_inst_n_6),
        .\count_value_i_reg[7] ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5}),
        .\count_value_i_reg[7]_0 (wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_9 ),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_8 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_17 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_18 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .S({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 }),
        .\count_value_i_reg[7] (rd_pntr_ext[7:1]),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_12 ,\gen_cdc_pntr.wpr_gray_reg_n_13 ,\gen_cdc_pntr.wpr_gray_reg_n_14 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_19 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_9,\gen_fwft.rdpp1_inst_n_5 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .S({rdp_inst_n_20,\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .count_value_i(count_value_i[1]),
        .\count_value_i_reg[6] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\count_value_i_reg[6]_0 (rd_pntr_ext[6:1]),
        .\count_value_i_reg[7] (rdp_inst_n_10),
        .\dest_graysync_ff_reg[4][8] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__6 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[7:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn_20 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_5 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .count_value_i(count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[1] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .src_in_bin(src_in_bin00_out));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_9 ),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_8 ),
        .Q(full_n),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h88B8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[7]),
        .I1(diff_pntr_pf_q[6]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .I4(diff_pntr_pf_q[5]),
        .I5(diff_pntr_pf_q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "10" *) 
  (* BYTE_WRITE_WIDTH_B = "10" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "2560" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "10" *) 
  (* P_MIN_WIDTH_DATA_A = "10" *) 
  (* P_MIN_WIDTH_DATA_B = "10" *) 
  (* P_MIN_WIDTH_DATA_ECC = "10" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "10" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "10" *) 
  (* P_WIDTH_COL_WRITE_B = "10" *) 
  (* READ_DATA_WIDTH_A = "10" *) 
  (* READ_DATA_WIDTH_B = "10" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "10" *) 
  (* WRITE_DATA_WIDTH_B = "10" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[7:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [9:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [6]),
        .Q(wr_data_count[5]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [7]),
        .Q(wr_data_count[6]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [8]),
        .Q(wr_data_count[7]),
        .R(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_9),
        .Q(rd_pntr_ext),
        .S({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 }),
        .count_value_i(count_value_i),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[3] (rdp_inst_n_20),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\grdc.rd_data_count_i_reg[8] (rdp_inst_n_10),
        .leaving_empty(leaving_empty),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_12 ,\gen_cdc_pntr.wpr_gray_reg_n_13 ,\gen_cdc_pntr.wpr_gray_reg_n_14 }),
        .\reg_out_i_reg[7] ({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 }),
        .src_in_bin({rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32}));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .leaving_empty(leaving_empty),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_21 rst_d1_inst
       (.Q(diff_pntr_pf_q[8]),
        .clr_full(clr_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_22 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 }),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_23 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .Q(wr_pntr_plus1_pf),
        .\reg_out_i_reg[7] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized2 wrpp2_inst
       (.Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5}),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (wrpp2_inst_n_6),
        .\reg_out_i_reg[1] (rd_pntr_wr[1:0]),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__5 xpm_fifo_rst_inst
       (.SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "320" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "20" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "20" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [19:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [19:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [19:0]din;
  wire [19:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [3:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [19:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized6 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2_55 \gen_cdc_pntr.rpw_gray_reg 
       (.D(diff_pntr_pf_q0[4:3]),
        .Q({rd_pntr_wr[3],rd_pntr_wr[1:0]}),
        .clr_full(clr_full),
        .\count_value_i_reg[2] (wr_pntr_plus1_pf),
        .\count_value_i_reg[2]_0 ({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[3] (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_0 (wrpp2_inst_n_0),
        .\dest_graysync_ff_reg[2][3] (rd_pntr_wr_cdc),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_6 ),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_5 ),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3_56 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[2][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2_57 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[2][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3_58 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .count_value_i(count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[4][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized5 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn_59 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_1 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_6 ),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_5 ),
        .Q(full_n),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[4]),
        .I1(diff_pntr_pf_q[3]),
        .I2(diff_pntr_pf_q[1]),
        .I3(diff_pntr_pf_q[2]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "20" *) 
  (* BYTE_WRITE_WIDTH_B = "20" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "320" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "20" *) 
  (* P_MIN_WIDTH_DATA_A = "20" *) 
  (* P_MIN_WIDTH_DATA_B = "20" *) 
  (* P_MIN_WIDTH_DATA_ECC = "20" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "20" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "20" *) 
  (* P_WIDTH_COL_WRITE_B = "20" *) 
  (* READ_DATA_WIDTH_A = "20" *) 
  (* READ_DATA_WIDTH_B = "20" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "20" *) 
  (* WRITE_DATA_WIDTH_B = "20" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized3 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [19:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6_60 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_1 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7_61 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_62 rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .Q(rd_pntr_wr[0]),
        .clr_full(clr_full),
        .\count_value_i_reg[0] (wr_pntr_plus1_pf[1]),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6_63 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7_64 wrpp1_inst
       (.D(diff_pntr_pf_q0[2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] ({rd_pntr_wr[3],rd_pntr_wr[1:0]}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized8_65 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr[3]),
        .\count_value_i_reg[3]_0 ({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (wrpp2_inst_n_0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "320" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "9" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "11" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "20" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "20" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_base__parameterized3__xdcDup__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [19:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [19:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [3:0]diff_pntr_pe;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [19:0]din;
  wire [19:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [3:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [19:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized6__2 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4__3 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2 \gen_cdc_pntr.rpw_gray_reg 
       (.D(diff_pntr_pf_q0[4:3]),
        .Q({rd_pntr_wr[3],rd_pntr_wr[1:0]}),
        .clr_full(clr_full),
        .\count_value_i_reg[2] (wr_pntr_plus1_pf),
        .\count_value_i_reg[2]_0 ({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\count_value_i_reg[3] (wrpp1_inst_n_4),
        .\count_value_i_reg[3]_0 (wrpp2_inst_n_0),
        .\dest_graysync_ff_reg[2][3] (rd_pntr_wr_cdc),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_6 ),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 (full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_5 ),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\count_value_i_reg[4] (wr_pntr_ext),
        .\dest_graysync_ff_reg[2][4] (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2_49 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[3] (rd_pntr_ext),
        .\count_value_i_reg[3]_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\dest_graysync_ff_reg[2][3] (wr_pntr_rd_cdc),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3_50 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .count_value_i(count_value_i),
        .\count_value_i_reg[3] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\dest_graysync_ff_reg[4][4] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized5__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized4__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn_51 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2] (rd_pntr_ext[2:0]),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[2] (\gen_fwft.rdpp1_inst_n_1 ),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_6 ),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_5 ),
        .Q(full_n),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8B8B8B8B8B8B8BBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[4]),
        .I1(diff_pntr_pf_q[3]),
        .I2(diff_pntr_pf_q[1]),
        .I3(diff_pntr_pf_q[2]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "20" *) 
  (* BYTE_WRITE_WIDTH_B = "20" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "320" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "20" *) 
  (* P_MIN_WIDTH_DATA_A = "20" *) 
  (* P_MIN_WIDTH_DATA_B = "20" *) 
  (* P_MIN_WIDTH_DATA_ECC = "20" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "20" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "20" *) 
  (* P_WIDTH_COL_WRITE_B = "20" *) 
  (* READ_DATA_WIDTH_A = "20" *) 
  (* READ_DATA_WIDTH_B = "20" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "20" *) 
  (* WRITE_DATA_WIDTH_B = "20" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized3__2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [19:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_1 ),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_52 rst_d1_inst
       (.D(diff_pntr_pf_q0[1]),
        .Q(rd_pntr_wr[0]),
        .clr_full(clr_full),
        .\count_value_i_reg[0] (wr_pntr_plus1_pf[1]),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized6_53 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized7_54 wrpp1_inst
       (.D(diff_pntr_pf_q0[2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (wrpp1_inst_n_4),
        .\reg_out_i_reg[3] ({rd_pntr_wr[3],rd_pntr_wr[1:0]}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized8 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr[3]),
        .\count_value_i_reg[3]_0 ({wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (wrpp2_inst_n_0),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__6 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "256" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "13312" *) (* FIFO_WRITE_DEPTH = "256" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "251" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "126" *) 
(* PF_THRESH_MAX = "251" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "128" *) (* RD_DATA_COUNT_WIDTH = "8" *) (* RD_DC_WIDTH_EXT = "9" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "8" *) 
(* READ_DATA_WIDTH = "52" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "52" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "9" *) (* WR_PNTR_WIDTH = "8" *) 
(* WR_RD_RATIO = "0" *) (* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_base__xdcDup__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [51:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [51:0]dout;
  output empty;
  output prog_empty;
  output [7:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:0]count_value_i;
  wire [7:0]diff_pntr_pe;
  wire [8:2]diff_pntr_pf_q;
  wire [8:2]diff_pntr_pf_q0;
  wire [51:0]din;
  wire [51:0]dout;
  wire empty;
  wire full;
  wire full_n;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_7 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_8 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_15 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_16 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_9 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_0 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_10 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_11 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_12 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_13 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_14 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_7 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_8 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_9 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_fwft.curr_fwft_state ;
  wire \gen_fwft.empty_fwft_i_reg0 ;
  wire [1:0]\gen_fwft.next_fwft_state__0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_fwft.rdpp1_inst_n_4 ;
  wire \gen_fwft.rdpp1_inst_n_5 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ;
  wire [8:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [8:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire leaving_empty;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [7:0]rd_data_count;
  wire rd_en;
  wire [7:0]rd_pntr_ext;
  wire [7:0]rd_pntr_wr;
  wire [7:0]rd_pntr_wr_cdc;
  wire [8:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_29;
  wire rdp_inst_n_30;
  wire rdp_inst_n_31;
  wire rdp_inst_n_32;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [8:0]wr_pntr_ext;
  wire [8:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [7:0]wr_pntr_rd_cdc;
  wire [8:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrpp2_inst_n_4;
  wire wrpp2_inst_n_5;
  wire wrpp2_inst_n_6;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [51:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(rd_en),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.next_fwft_state__0 [0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(\gen_fwft.curr_fwft_state [0]),
        .O(\gen_fwft.next_fwft_state__0 [1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [0]),
        .Q(\gen_fwft.curr_fwft_state [0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.next_fwft_state__0 [1]),
        .Q(\gen_fwft.curr_fwft_state [1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized1__2 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,src_in_bin00_out,rdp_inst_n_32}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__3 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_24 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(rd_pntr_wr),
        .clr_full(clr_full),
        .\count_value_i_reg[1] (wrpp2_inst_n_6),
        .\count_value_i_reg[7] ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5}),
        .\count_value_i_reg[7]_0 (wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_9 ),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (\gen_cdc_pntr.rpw_gray_reg_n_8 ),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_25 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D(rd_pntr_wr_cdc_dc),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_26 \gen_cdc_pntr.wpr_gray_reg 
       (.D(wr_pntr_rd_cdc),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .S({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 }),
        .\count_value_i_reg[7] (rd_pntr_ext[7:1]),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_12 ,\gen_cdc_pntr.wpr_gray_reg_n_13 ,\gen_cdc_pntr.wpr_gray_reg_n_14 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_27 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_9,\gen_fwft.rdpp1_inst_n_5 }),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .S({rdp_inst_n_20,\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .count_value_i(count_value_i[1]),
        .\count_value_i_reg[6] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\count_value_i_reg[6]_0 (rd_pntr_ext[6:1]),
        .\count_value_i_reg[7] (rdp_inst_n_10),
        .\dest_graysync_ff_reg[4][8] (wr_pntr_rd_cdc_dc),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .rd_clk(rd_clk));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__parameterized0__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "8" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_gray__2 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[7:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.curr_fwft_state [0]),
        .I2(\gen_fwft.curr_fwft_state [1]),
        .I3(empty),
        .O(\gen_fwft.empty_fwft_i_reg0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.empty_fwft_i_reg0 ),
        .Q(empty),
        .S(rd_rst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn_28 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_5 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_3 ,\gen_fwft.rdpp1_inst_n_4 }),
        .count_value_i(count_value_i),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[1] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_15 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_16 }),
        .src_in_bin(src_in_bin00_out));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_9 ),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_8 ),
        .Q(full_n),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[7]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .R(rd_rst_busy));
  LUT4 #(
    .INIT(16'h88B8)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5557)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5] ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[8]),
        .Q(diff_pntr_pf_q[8]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[7]),
        .I1(diff_pntr_pf_q[6]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .I4(diff_pntr_pf_q[5]),
        .I5(diff_pntr_pf_q[4]),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "52" *) 
  (* BYTE_WRITE_WIDTH_B = "52" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "51" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "52" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "13312" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "52" *) 
  (* P_MIN_WIDTH_DATA_A = "52" *) 
  (* P_MIN_WIDTH_DATA_B = "52" *) 
  (* P_MIN_WIDTH_DATA_ECC = "52" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "52" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "52" *) 
  (* P_WIDTH_COL_WRITE_B = "52" *) 
  (* READ_DATA_WIDTH_A = "52" *) 
  (* READ_DATA_WIDTH_B = "52" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "52" *) 
  (* WRITE_DATA_WIDTH_B = "52" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_memory_base__2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[7:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [51:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(\gen_fwft.curr_fwft_state [0]),
        .I1(\gen_fwft.curr_fwft_state [1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[6]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(rd_data_count[7]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [5]),
        .Q(wr_data_count[4]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [6]),
        .Q(wr_data_count[5]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [7]),
        .Q(wr_data_count[6]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [8]),
        .Q(wr_data_count[7]),
        .R(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_29 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_9),
        .Q(rd_pntr_ext),
        .S({\gen_cdc_pntr.wpr_gray_reg_n_0 ,\gen_cdc_pntr.wpr_gray_reg_n_1 ,\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 }),
        .count_value_i(count_value_i),
        .enb(rdp_inst_n_8),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[3] (rdp_inst_n_20),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23,rdp_inst_n_24}),
        .\grdc.rd_data_count_i_reg[8] (rdp_inst_n_10),
        .leaving_empty(leaving_empty),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_12 ,\gen_cdc_pntr.wpr_gray_reg_n_13 ,\gen_cdc_pntr.wpr_gray_reg_n_14 }),
        .\reg_out_i_reg[7] ({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_8 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_9 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_10 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_11 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_12 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_13 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_14 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_15 }),
        .src_in_bin({rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,rdp_inst_n_29,rdp_inst_n_30,rdp_inst_n_31,rdp_inst_n_32}));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_30 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 ,\gen_cdc_pntr.wpr_gray_reg_n_6 ,\gen_cdc_pntr.wpr_gray_reg_n_7 ,\gen_cdc_pntr.wpr_gray_reg_n_8 ,\gen_cdc_pntr.wpr_gray_reg_n_9 ,\gen_cdc_pntr.wpr_gray_reg_n_10 ,\gen_cdc_pntr.wpr_gray_reg_n_11 }),
        .\gen_rst_ic.fifo_rd_rst_ic_reg (rd_rst_busy),
        .leaving_empty(leaving_empty),
        .out(\gen_fwft.curr_fwft_state ),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_31 rst_d1_inst
       (.Q(diff_pntr_pf_q[8]),
        .clr_full(clr_full),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] (\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0 ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (rst_d1_inst_n_1),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized0_32 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out ),
        .Q(wr_pntr_ext),
        .\reg_out_i_reg[8] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_0 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_1 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_2 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_6 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_7 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_8 }),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized1_33 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .Q(wr_pntr_plus1_pf),
        .\reg_out_i_reg[7] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_counter_updn__parameterized2_34 wrpp2_inst
       (.Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3,wrpp2_inst_n_4,wrpp2_inst_n_5}),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg (wrpp2_inst_n_6),
        .\reg_out_i_reg[1] (rd_pntr_wr[1:0]),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__1 xpm_fifo_rst_inst
       (.SR(\grdc.rd_data_count_i0 ),
        .\gen_fwft.empty_fwft_i_reg (empty),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (full),
        .out(\gen_fwft.curr_fwft_state ),
        .overflow_i0(overflow_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .\syncstages_ff_reg[0] (rd_rst_busy),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    wrst_busy,
    wr_clk,
    Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    CO,
    wr_pntr_plus1_pf_carry,
    \count_value_i_reg[8] );
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input wrst_busy;
  input wr_clk;
  input [1:0]Q;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input [0:0]CO;
  input wr_pntr_plus1_pf_carry;
  input [0:0]\count_value_i_reg[8] ;

  wire [0:0]CO;
  wire [1:0]Q;
  wire clr_full;
  wire [0:0]\count_value_i_reg[8] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444FFF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(rst),
        .I1(rst_d1),
        .I2(CO),
        .I3(wr_pntr_plus1_pf_carry),
        .I4(\count_value_i_reg[8] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  LUT6 #(
    .INIT(64'h00FF00E0000000E0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ),
        .I2(Q[1]),
        .I3(clr_full),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I5(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_12
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    wrst_busy,
    wr_clk,
    Q,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst,
    CO,
    wr_pntr_plus1_pf_carry,
    \count_value_i_reg[8] );
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  input wrst_busy;
  input wr_clk;
  input [1:0]Q;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;
  input [0:0]CO;
  input wr_pntr_plus1_pf_carry;
  input [0:0]\count_value_i_reg[8] ;

  wire [0:0]CO;
  wire [1:0]Q;
  wire clr_full;
  wire [0:0]\count_value_i_reg[8] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444FFF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(rst),
        .I1(rst_d1),
        .I2(CO),
        .I3(wr_pntr_plus1_pf_carry),
        .I4(\count_value_i_reg[8] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  LUT6 #(
    .INIT(64'h00FF00E0000000E0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ),
        .I2(Q[1]),
        .I3(clr_full),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I5(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_21
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    clr_full,
    wrst_busy,
    wr_clk,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  input [0:0]Q;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
  LUT5 #(
    .INIT(32'h0F0E000E)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ),
        .I1(Q),
        .I2(clr_full),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_31
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    clr_full,
    wrst_busy,
    wr_clk,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  input [0:0]Q;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
  LUT5 #(
    .INIT(32'h0F0E000E)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ),
        .I1(Q),
        .I2(clr_full),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_43
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    clr_full,
    wrst_busy,
    wr_clk,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    prog_full,
    rst);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  input [0:0]Q;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
  LUT5 #(
    .INIT(32'h0F0E000E)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7] ),
        .I1(Q),
        .I2(clr_full),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_52
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    clr_full,
    D,
    wrst_busy,
    wr_clk,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    rst,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    prog_full,
    wr_en,
    Q,
    \count_value_i_reg[0] );
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  output clr_full;
  output [0:0]D;
  input wrst_busy;
  input wr_clk;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input rst;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input wr_en;
  input [0:0]Q;
  input [0:0]\count_value_i_reg[0] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clr_full;
  wire [0:0]\count_value_i_reg[0] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
  LUT5 #(
    .INIT(32'hEF1010EF)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[1]_i_1 
       (.I0(rst_d1),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wr_en),
        .I3(Q),
        .I4(\count_value_i_reg[0] ),
        .O(D));
  LUT5 #(
    .INIT(32'hF3A200A2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ),
        .I1(rst_d1),
        .I2(rst),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_bit_62
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    overflow_i0,
    clr_full,
    D,
    wrst_busy,
    wr_clk,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    rst,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    prog_full,
    wr_en,
    Q,
    \count_value_i_reg[0] );
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  output overflow_i0;
  output clr_full;
  output [0:0]D;
  input wrst_busy;
  input wr_clk;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input rst;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input prog_full;
  input wr_en;
  input [0:0]Q;
  input [0:0]\count_value_i_reg[0] ;

  wire [0:0]D;
  wire [0:0]Q;
  wire clr_full;
  wire [0:0]\count_value_i_reg[0] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
  LUT5 #(
    .INIT(32'hEF1010EF)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[1]_i_1 
       (.I0(rst_d1),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wr_en),
        .I3(Q),
        .I4(\count_value_i_reg[0] ),
        .O(D));
  LUT5 #(
    .INIT(32'hF3A200A2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ),
        .I1(rst_d1),
        .I2(rst),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec
   (Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[7] ,
    \count_value_i_reg[7]_0 ,
    clr_full,
    \count_value_i_reg[1] ,
    wrst_busy,
    D,
    wr_clk);
  output [7:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input [5:0]\count_value_i_reg[7] ;
  input [7:0]\count_value_i_reg[7]_0 ;
  input clr_full;
  input \count_value_i_reg[1] ;
  input wrst_busy;
  input [7:0]D;
  input wr_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clr_full;
  wire \count_value_i_reg[1] ;
  wire [5:0]\count_value_i_reg[7] ;
  wire [7:0]\count_value_i_reg[7]_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire wr_clk;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0000F888)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[1] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I4(clr_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7]_0 [6]),
        .I2(Q[7]),
        .I3(\count_value_i_reg[7]_0 [7]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[7] [0]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[7] [1]),
        .I5(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[7]_0 [1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[7]_0 [2]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[7]_0 [3]),
        .I5(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [2]),
        .I2(Q[5]),
        .I3(\count_value_i_reg[7] [3]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [4]),
        .I2(Q[7]),
        .I3(\count_value_i_reg[7] [5]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\count_value_i_reg[7]_0 [5]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_18
   (S,
    Q,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ,
    \count_value_i_reg[7] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    D,
    rd_clk);
  output [3:0]S;
  output [7:0]Q;
  output [2:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  input [6:0]\count_value_i_reg[7] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [7:0]D;
  input rd_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire [3:0]S;
  wire [6:0]\count_value_i_reg[7] ;
  wire [2:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire rd_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[7] [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[7] [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[7] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5 
       (.I0(Q[7]),
        .I1(\count_value_i_reg[7] [6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[7] [4]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [3]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_24
   (Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[7] ,
    \count_value_i_reg[7]_0 ,
    clr_full,
    \count_value_i_reg[1] ,
    wrst_busy,
    D,
    wr_clk);
  output [7:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input [5:0]\count_value_i_reg[7] ;
  input [7:0]\count_value_i_reg[7]_0 ;
  input clr_full;
  input \count_value_i_reg[1] ;
  input wrst_busy;
  input [7:0]D;
  input wr_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clr_full;
  wire \count_value_i_reg[1] ;
  wire [5:0]\count_value_i_reg[7] ;
  wire [7:0]\count_value_i_reg[7]_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h0000F888)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[1] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I4(clr_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7]_0 [6]),
        .I2(Q[7]),
        .I3(\count_value_i_reg[7]_0 [7]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[7] [0]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[7] [1]),
        .I5(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[7]_0 [1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[7]_0 [2]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[7]_0 [3]),
        .I5(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [2]),
        .I2(Q[5]),
        .I3(\count_value_i_reg[7] [3]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [4]),
        .I2(Q[7]),
        .I3(\count_value_i_reg[7] [5]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\count_value_i_reg[7]_0 [5]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_26
   (S,
    Q,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ,
    \count_value_i_reg[7] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    D,
    rd_clk);
  output [3:0]S;
  output [7:0]Q;
  output [2:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  input [6:0]\count_value_i_reg[7] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [7:0]D;
  input rd_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire [3:0]S;
  wire [6:0]\count_value_i_reg[7] ;
  wire [2:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire rd_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[7] [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[7] [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[7] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5 
       (.I0(Q[7]),
        .I1(\count_value_i_reg[7] [6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[7] [4]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [3]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_36
   (Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[7] ,
    \count_value_i_reg[7]_0 ,
    clr_full,
    \count_value_i_reg[1] ,
    wrst_busy,
    D,
    wr_clk);
  output [7:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input [5:0]\count_value_i_reg[7] ;
  input [7:0]\count_value_i_reg[7]_0 ;
  input clr_full;
  input \count_value_i_reg[1] ;
  input wrst_busy;
  input [7:0]D;
  input wr_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire clr_full;
  wire \count_value_i_reg[1] ;
  wire [5:0]\count_value_i_reg[7] ;
  wire [7:0]\count_value_i_reg[7]_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire wr_clk;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h0000F888)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[1] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I4(clr_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7]_0 [6]),
        .I2(Q[7]),
        .I3(\count_value_i_reg[7]_0 [7]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[7] [0]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[7] [1]),
        .I5(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[7]_0 [1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[7]_0 [2]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[7]_0 [3]),
        .I5(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [2]),
        .I2(Q[5]),
        .I3(\count_value_i_reg[7] [3]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [4]),
        .I2(Q[7]),
        .I3(\count_value_i_reg[7] [5]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\count_value_i_reg[7]_0 [5]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAABFBFBF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\count_value_i_reg[1] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec_38
   (S,
    Q,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ,
    \count_value_i_reg[7] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    D,
    rd_clk);
  output [3:0]S;
  output [7:0]Q;
  output [2:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  input [6:0]\count_value_i_reg[7] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [7:0]D;
  input rd_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire [3:0]S;
  wire [6:0]\count_value_i_reg[7] ;
  wire [2:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire rd_clk;

  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[7] [2]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_7 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[7] [1]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_8 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[7] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5 
       (.I0(Q[7]),
        .I1(\count_value_i_reg[7] [6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_6 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_7 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[7] [4]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_8 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [3]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [8:0]Q;
  input wrst_busy;
  input [8:0]D;
  input wr_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_1
   (Q,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    D,
    rd_clk);
  output [8:0]Q;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [8:0]D;
  input rd_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire rd_clk;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_17
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [8:0]Q;
  input wrst_busy;
  input [8:0]D;
  input wr_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_19
   (D,
    Q,
    DI,
    S,
    \count_value_i_reg[6] ,
    \count_value_i_reg[7] ,
    count_value_i,
    \count_value_i_reg[6]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[4][8] ,
    rd_clk);
  output [7:0]D;
  output [8:0]Q;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\count_value_i_reg[6] ;
  input [0:0]\count_value_i_reg[7] ;
  input [0:0]count_value_i;
  input [5:0]\count_value_i_reg[6]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [8:0]\dest_graysync_ff_reg[4][8] ;
  input rd_clk;

  wire [7:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire [0:0]count_value_i;
  wire [3:0]\count_value_i_reg[6] ;
  wire [5:0]\count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7] ;
  wire [8:0]\dest_graysync_ff_reg[4][8] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[3]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_5_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_3 ;
  wire rd_clk;
  wire [0:0]\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[6]_0 [1]),
        .O(\grdc.rd_data_count_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(count_value_i),
        .I2(\count_value_i_reg[6]_0 [0]),
        .I3(\count_value_i_reg[6]_0 [1]),
        .I4(Q[2]),
        .O(\grdc.rd_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[6]_0 [5]),
        .O(\grdc.rd_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[6]_0 [4]),
        .O(\grdc.rd_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[6]_0 [3]),
        .O(\grdc.rd_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[6]_0 [2]),
        .O(\grdc.rd_data_count_i[7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\grdc.rd_data_count_i_reg[3]_i_1_n_0 ,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[3]_i_2_n_0 ,DI,Q[0]}),
        .O({D[2:0],\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({S[2],\grdc.rd_data_count_i[3]_i_6_n_0 ,S[1:0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[7]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\grdc.rd_data_count_i_reg[7]_i_1_n_0 ,\grdc.rd_data_count_i_reg[7]_i_1_n_1 ,\grdc.rd_data_count_i_reg[7]_i_1_n_2 ,\grdc.rd_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[7]_i_2_n_0 ,\grdc.rd_data_count_i[7]_i_3_n_0 ,\grdc.rd_data_count_i[7]_i_4_n_0 ,\grdc.rd_data_count_i[7]_i_5_n_0 }),
        .O(D[6:3]),
        .S(\count_value_i_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[8]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\count_value_i_reg[7] }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [8]),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_25
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [8:0]Q;
  input wrst_busy;
  input [8:0]D;
  input wr_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_27
   (D,
    Q,
    DI,
    S,
    \count_value_i_reg[6] ,
    \count_value_i_reg[7] ,
    count_value_i,
    \count_value_i_reg[6]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[4][8] ,
    rd_clk);
  output [7:0]D;
  output [8:0]Q;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\count_value_i_reg[6] ;
  input [0:0]\count_value_i_reg[7] ;
  input [0:0]count_value_i;
  input [5:0]\count_value_i_reg[6]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [8:0]\dest_graysync_ff_reg[4][8] ;
  input rd_clk;

  wire [7:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire [0:0]count_value_i;
  wire [3:0]\count_value_i_reg[6] ;
  wire [5:0]\count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7] ;
  wire [8:0]\dest_graysync_ff_reg[4][8] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[3]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_5_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_3 ;
  wire rd_clk;
  wire [0:0]\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[6]_0 [1]),
        .O(\grdc.rd_data_count_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(count_value_i),
        .I2(\count_value_i_reg[6]_0 [0]),
        .I3(\count_value_i_reg[6]_0 [1]),
        .I4(Q[2]),
        .O(\grdc.rd_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[6]_0 [5]),
        .O(\grdc.rd_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[6]_0 [4]),
        .O(\grdc.rd_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[6]_0 [3]),
        .O(\grdc.rd_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[6]_0 [2]),
        .O(\grdc.rd_data_count_i[7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\grdc.rd_data_count_i_reg[3]_i_1_n_0 ,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[3]_i_2_n_0 ,DI,Q[0]}),
        .O({D[2:0],\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({S[2],\grdc.rd_data_count_i[3]_i_6_n_0 ,S[1:0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[7]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\grdc.rd_data_count_i_reg[7]_i_1_n_0 ,\grdc.rd_data_count_i_reg[7]_i_1_n_1 ,\grdc.rd_data_count_i_reg[7]_i_1_n_2 ,\grdc.rd_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[7]_i_2_n_0 ,\grdc.rd_data_count_i[7]_i_3_n_0 ,\grdc.rd_data_count_i[7]_i_4_n_0 ,\grdc.rd_data_count_i[7]_i_5_n_0 }),
        .O(D[6:3]),
        .S(\count_value_i_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[8]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\count_value_i_reg[7] }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [8]),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_37
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [8:0]Q;
  input wrst_busy;
  input [8:0]D;
  input wr_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_39
   (D,
    Q,
    DI,
    S,
    \count_value_i_reg[6] ,
    \count_value_i_reg[7] ,
    count_value_i,
    \count_value_i_reg[6]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[4][8] ,
    rd_clk);
  output [7:0]D;
  output [8:0]Q;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\count_value_i_reg[6] ;
  input [0:0]\count_value_i_reg[7] ;
  input [0:0]count_value_i;
  input [5:0]\count_value_i_reg[6]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [8:0]\dest_graysync_ff_reg[4][8] ;
  input rd_clk;

  wire [7:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire [0:0]count_value_i;
  wire [3:0]\count_value_i_reg[6] ;
  wire [5:0]\count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7] ;
  wire [8:0]\dest_graysync_ff_reg[4][8] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[3]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_5_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_3 ;
  wire rd_clk;
  wire [0:0]\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[6]_0 [1]),
        .O(\grdc.rd_data_count_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(count_value_i),
        .I2(\count_value_i_reg[6]_0 [0]),
        .I3(\count_value_i_reg[6]_0 [1]),
        .I4(Q[2]),
        .O(\grdc.rd_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[6]_0 [5]),
        .O(\grdc.rd_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[6]_0 [4]),
        .O(\grdc.rd_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[6]_0 [3]),
        .O(\grdc.rd_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[6]_0 [2]),
        .O(\grdc.rd_data_count_i[7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\grdc.rd_data_count_i_reg[3]_i_1_n_0 ,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[3]_i_2_n_0 ,DI,Q[0]}),
        .O({D[2:0],\NLW_grdc.rd_data_count_i_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({S[2],\grdc.rd_data_count_i[3]_i_6_n_0 ,S[1:0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[7]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\grdc.rd_data_count_i_reg[7]_i_1_n_0 ,\grdc.rd_data_count_i_reg[7]_i_1_n_1 ,\grdc.rd_data_count_i_reg[7]_i_1_n_2 ,\grdc.rd_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[7]_i_2_n_0 ,\grdc.rd_data_count_i[7]_i_3_n_0 ,\grdc.rd_data_count_i[7]_i_4_n_0 ,\grdc.rd_data_count_i[7]_i_5_n_0 }),
        .O(D[6:3]),
        .S(\count_value_i_reg[6] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[8]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[7]_i_1_n_0 ),
        .CO(\NLW_grdc.rd_data_count_i_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_grdc.rd_data_count_i_reg[8]_i_2_O_UNCONNECTED [3:1],D[7]}),
        .S({1'b0,1'b0,1'b0,\count_value_i_reg[7] }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][8] [8]),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_5
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [8:0]Q;
  input wrst_busy;
  input [8:0]D;
  input wr_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized0_7
   (Q,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    D,
    rd_clk);
  output [8:0]Q;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [8:0]D;
  input rd_clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire rd_clk;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [9:0]Q;
  input wrst_busy;
  input [9:0]D;
  input wr_clk;

  wire [9:0]D;
  wire [9:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1_2
   (D,
    DI,
    Q,
    CO,
    S,
    \count_value_i_reg[8] ,
    \count_value_i_reg[7] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[4][9] ,
    rd_clk);
  output [5:0]D;
  output [1:0]DI;
  output [8:0]Q;
  input [0:0]CO;
  input [3:0]S;
  input [1:0]\count_value_i_reg[8] ;
  input [5:0]\count_value_i_reg[7] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [9:0]\dest_graysync_ff_reg[4][9] ;
  input rd_clk;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [3:0]S;
  wire [5:0]\count_value_i_reg[7] ;
  wire [1:0]\count_value_i_reg[8] ;
  wire [9:0]\dest_graysync_ff_reg[4][9] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[7]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_5_n_0 ;
  wire \grdc.rd_data_count_i[9]_i_3_n_0 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[9]_i_2_n_3 ;
  wire rd_clk;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[7] [0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[7] [4]),
        .O(\grdc.rd_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [3]),
        .O(\grdc.rd_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[7] [2]),
        .O(\grdc.rd_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_5 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[7] [1]),
        .O(\grdc.rd_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[9]_i_3 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [5]),
        .O(\grdc.rd_data_count_i[9]_i_3_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[7]_i_1 
       (.CI(CO),
        .CO({\grdc.rd_data_count_i_reg[7]_i_1_n_0 ,\grdc.rd_data_count_i_reg[7]_i_1_n_1 ,\grdc.rd_data_count_i_reg[7]_i_1_n_2 ,\grdc.rd_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[7]_i_2_n_0 ,\grdc.rd_data_count_i[7]_i_3_n_0 ,\grdc.rd_data_count_i[7]_i_4_n_0 ,\grdc.rd_data_count_i[7]_i_5_n_0 }),
        .O(D[3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[9]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED [3:1],\grdc.rd_data_count_i_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grdc.rd_data_count_i[9]_i_3_n_0 }),
        .O({\NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED [3:2],D[5:4]}),
        .S({1'b0,1'b0,\count_value_i_reg[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [0]),
        .Q(DI[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [1]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [2]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [3]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [4]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [5]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [6]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [7]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [8]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [9]),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1_6
   (Q,
    wrst_busy,
    D,
    wr_clk);
  output [9:0]Q;
  input wrst_busy;
  input [9:0]D;
  input wr_clk;

  wire [9:0]D;
  wire [9:0]Q;
  wire wr_clk;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized1_8
   (D,
    DI,
    Q,
    CO,
    S,
    \count_value_i_reg[8] ,
    \count_value_i_reg[7] ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[4][9] ,
    rd_clk);
  output [5:0]D;
  output [1:0]DI;
  output [8:0]Q;
  input [0:0]CO;
  input [3:0]S;
  input [1:0]\count_value_i_reg[8] ;
  input [5:0]\count_value_i_reg[7] ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [9:0]\dest_graysync_ff_reg[4][9] ;
  input rd_clk;

  wire [0:0]CO;
  wire [5:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [3:0]S;
  wire [5:0]\count_value_i_reg[7] ;
  wire [1:0]\count_value_i_reg[8] ;
  wire [9:0]\dest_graysync_ff_reg[4][9] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i[7]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[7]_i_5_n_0 ;
  wire \grdc.rd_data_count_i[9]_i_3_n_0 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[7]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[9]_i_2_n_3 ;
  wire rd_clk;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[7] [0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\count_value_i_reg[7] [4]),
        .O(\grdc.rd_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\count_value_i_reg[7] [3]),
        .O(\grdc.rd_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[7] [2]),
        .O(\grdc.rd_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[7]_i_5 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[7] [1]),
        .O(\grdc.rd_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[9]_i_3 
       (.I0(Q[6]),
        .I1(\count_value_i_reg[7] [5]),
        .O(\grdc.rd_data_count_i[9]_i_3_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[7]_i_1 
       (.CI(CO),
        .CO({\grdc.rd_data_count_i_reg[7]_i_1_n_0 ,\grdc.rd_data_count_i_reg[7]_i_1_n_1 ,\grdc.rd_data_count_i_reg[7]_i_1_n_2 ,\grdc.rd_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\grdc.rd_data_count_i[7]_i_2_n_0 ,\grdc.rd_data_count_i[7]_i_3_n_0 ,\grdc.rd_data_count_i[7]_i_4_n_0 ,\grdc.rd_data_count_i[7]_i_5_n_0 }),
        .O(D[3:0]),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \grdc.rd_data_count_i_reg[9]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[7]_i_1_n_0 ),
        .CO({\NLW_grdc.rd_data_count_i_reg[9]_i_2_CO_UNCONNECTED [3:1],\grdc.rd_data_count_i_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grdc.rd_data_count_i[9]_i_3_n_0 }),
        .O({\NLW_grdc.rd_data_count_i_reg[9]_i_2_O_UNCONNECTED [3:2],D[5:4]}),
        .S({1'b0,1'b0,\count_value_i_reg[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [0]),
        .Q(DI[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [1]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [2]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [3]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [4]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [5]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [6]),
        .Q(Q[5]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [7]),
        .Q(Q[6]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [8]),
        .Q(Q[7]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][9] [9]),
        .Q(Q[8]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2
   (D,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[2]_0 ,
    clr_full,
    wr_pntr_plus1_pf_carry,
    \count_value_i_reg[3]_0 ,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ,
    wr_en,
    \dest_graysync_ff_reg[2][3] ,
    wr_clk);
  output [1:0]D;
  output [2:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input [2:0]\count_value_i_reg[2] ;
  input \count_value_i_reg[3] ;
  input [2:0]\count_value_i_reg[2]_0 ;
  input clr_full;
  input wr_pntr_plus1_pf_carry;
  input \count_value_i_reg[3]_0 ;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  input wr_en;
  input [3:0]\dest_graysync_ff_reg[2][3] ;
  input wr_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire clr_full;
  wire [2:0]\count_value_i_reg[2] ;
  wire [2:0]\count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[2][3] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire [2:2]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h00000000F8888888)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\count_value_i_reg[3]_0 ),
        .I4(wr_pntr_plus1_pf_carry),
        .I5(clr_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(rd_pntr_wr),
        .I4(\count_value_i_reg[2] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2]_0 [0]),
        .I2(\count_value_i_reg[2]_0 [2]),
        .I3(rd_pntr_wr),
        .I4(\count_value_i_reg[2]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFBFFFBFFF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(wr_pntr_plus1_pf_carry),
        .I2(\count_value_i_reg[3]_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I5(\count_value_i_reg[3] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(rd_pntr_wr),
        .I4(\count_value_i_reg[2] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[2] [2]),
        .I4(rd_pntr_wr),
        .I5(\count_value_i_reg[3] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [2]),
        .Q(rd_pntr_wr),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [3]),
        .Q(Q[2]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2_49
   (D,
    Q,
    ram_empty_i0,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    enb,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[2][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input enb;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[2][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[2][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2_55
   (D,
    Q,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[2] ,
    \count_value_i_reg[3] ,
    \count_value_i_reg[2]_0 ,
    clr_full,
    wr_pntr_plus1_pf_carry,
    \count_value_i_reg[3]_0 ,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ,
    wr_en,
    \dest_graysync_ff_reg[2][3] ,
    wr_clk);
  output [1:0]D;
  output [2:0]Q;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input [2:0]\count_value_i_reg[2] ;
  input \count_value_i_reg[3] ;
  input [2:0]\count_value_i_reg[2]_0 ;
  input clr_full;
  input wr_pntr_plus1_pf_carry;
  input \count_value_i_reg[3]_0 ;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  input wr_en;
  input [3:0]\dest_graysync_ff_reg[2][3] ;
  input wr_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire clr_full;
  wire [2:0]\count_value_i_reg[2] ;
  wire [2:0]\count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[3] ;
  wire \count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[2][3] ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire [2:2]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h00000000F8888888)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\count_value_i_reg[3] ),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\count_value_i_reg[3]_0 ),
        .I4(wr_pntr_plus1_pf_carry),
        .I5(clr_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(\count_value_i_reg[2] [2]),
        .I3(rd_pntr_wr),
        .I4(\count_value_i_reg[2] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2]_0 [0]),
        .I2(\count_value_i_reg[2]_0 [2]),
        .I3(rd_pntr_wr),
        .I4(\count_value_i_reg[2]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFFFBFFFBFFF)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(wr_pntr_plus1_pf_carry),
        .I2(\count_value_i_reg[3]_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I5(\count_value_i_reg[3] ),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[2] [1]),
        .I2(Q[1]),
        .I3(rd_pntr_wr),
        .I4(\count_value_i_reg[2] [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[2] [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\count_value_i_reg[2] [2]),
        .I4(rd_pntr_wr),
        .I5(\count_value_i_reg[3] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[2] [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [2]),
        .Q(rd_pntr_wr),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [3]),
        .Q(Q[2]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized2_57
   (D,
    Q,
    ram_empty_i0,
    \count_value_i_reg[3] ,
    out,
    rd_en,
    ram_empty_i,
    enb,
    \count_value_i_reg[3]_0 ,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[2][3] ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input [3:0]\count_value_i_reg[3] ;
  input [1:0]out;
  input rd_en;
  input ram_empty_i;
  input enb;
  input [3:0]\count_value_i_reg[3]_0 ;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [3:0]\dest_graysync_ff_reg[2][3] ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]\count_value_i_reg[3] ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [3:0]\dest_graysync_ff_reg[2][3] ;
  wire enb;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire [1:0]out;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\count_value_i_reg[3] [0]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\count_value_i_reg[3] [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[3] [0]),
        .I2(\count_value_i_reg[3] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3] [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][3] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[2][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[2][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[2][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3_50
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    count_value_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[4][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]count_value_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[4][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]count_value_i;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[4][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(count_value_i[1]),
        .I4(count_value_i[0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3_56
   (D,
    Q,
    \count_value_i_reg[4] ,
    wrst_busy,
    \dest_graysync_ff_reg[2][4] ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\count_value_i_reg[4] ;
  input wrst_busy;
  input [4:0]\dest_graysync_ff_reg[2][4] ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire [4:0]\count_value_i_reg[4] ;
  wire [4:0]\dest_graysync_ff_reg[2][4] ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\count_value_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\count_value_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\count_value_i_reg[4] [2]),
        .I2(\count_value_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\count_value_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[2][4] [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_reg_vec__parameterized3_58
   (D,
    Q,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[3] ,
    count_value_i,
    \gen_rst_ic.fifo_rd_rst_ic_reg ,
    \dest_graysync_ff_reg[4][4] ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \grdc.rd_data_count_i_reg[4] ;
  input [2:0]\count_value_i_reg[3] ;
  input [1:0]count_value_i;
  input \gen_rst_ic.fifo_rd_rst_ic_reg ;
  input [4:0]\dest_graysync_ff_reg[4][4] ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]count_value_i;
  wire [2:0]\count_value_i_reg[3] ;
  wire [4:0]\dest_graysync_ff_reg[4][4] ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3] [1]),
        .I3(count_value_i[1]),
        .I4(count_value_i[0]),
        .I5(\count_value_i_reg[3] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\count_value_i_reg[3] [2]),
        .O(\grdc.rd_data_count_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [0]),
        .Q(Q[0]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [1]),
        .Q(Q[1]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [2]),
        .Q(Q[2]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [3]),
        .Q(Q[3]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff_reg[4][4] [4]),
        .Q(Q[4]),
        .R(\gen_rst_ic.fifo_rd_rst_ic_reg ));
endmodule

module v7_bd_axi_chip2chip_0_0_xpm_fifo_rst
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__19 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__1
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    overflow_i0,
    wr_pntr_plus1_pf_carry,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    wr_en,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output overflow_i0;
  output wr_pntr_plus1_pf_carry;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;

  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h888F8888)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(p_0_in),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4F4F4F4F4)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(rst),
        .I4(p_0_in),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(rst),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFCFEFFFEFCFEF0)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__8 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__7 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(wr_pntr_plus1_pf_carry));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[8]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__2
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    overflow_i0,
    wr_pntr_plus1_pf_carry,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    wr_en,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output overflow_i0;
  output wr_pntr_plus1_pf_carry;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;

  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h888F8888)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(p_0_in),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4F4F4F4F4)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(rst),
        .I4(p_0_in),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(rst),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFCFEFFFEFCFEF0)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__10 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__9 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(wr_pntr_plus1_pf_carry));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[8]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__3
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    overflow_i0,
    wr_pntr_plus1_pf_carry,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    wr_en,
    out,
    rd_en,
    \gen_fwft.empty_fwft_i_reg );
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output overflow_i0;
  output wr_pntr_plus1_pf_carry;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]out;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;

  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h888F8888)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(p_0_in),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4F4F4F4F4)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(rst),
        .I4(p_0_in),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(rst),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFCFEFFFEFCFEF0)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__12 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__11 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(wr_pntr_plus1_pf_carry));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[9]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\syncstages_ff_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \guf.underflow_i_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(rd_en),
        .I2(\gen_fwft.empty_fwft_i_reg ),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__4
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    overflow_i0,
    wr_pntr_plus1_pf_carry,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    wr_en,
    out,
    rd_en,
    \gen_fwft.empty_fwft_i_reg );
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output overflow_i0;
  output wr_pntr_plus1_pf_carry;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]out;
  input rd_en;
  input \gen_fwft.empty_fwft_i_reg ;

  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h888F8888)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(p_0_in),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4F4F4F4F4)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(rst),
        .I4(p_0_in),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(rst),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFCFEFFFEFCFEF0)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__14 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__13 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(wr_pntr_plus1_pf_carry));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[9]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\syncstages_ff_reg[0] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \guf.underflow_i_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(rd_en),
        .I2(\gen_fwft.empty_fwft_i_reg ),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__5
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    overflow_i0,
    wr_pntr_plus1_pf_carry,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    wr_en,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output overflow_i0;
  output wr_pntr_plus1_pf_carry;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input wr_en;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;

  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire overflow_i0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_pntr_plus1_pf_carry;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h888F8888)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(p_0_in),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF4F4F4F4F4)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(rst),
        .I4(p_0_in),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(rst),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEFCFEFFFEFCFEF0)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\gen_rst_ic.rst_seq_reentered ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__16 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__15 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(wr_pntr_plus1_pf_carry));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I1(wrst_busy),
        .I2(rst_d1),
        .I3(wr_en),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[8]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module v7_bd_axi_chip2chip_0_0_xpm_fifo_rst__xdcDup__6
   (\syncstages_ff_reg[0] ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    rst_d1,
    out,
    \gen_fwft.empty_fwft_i_reg ,
    rd_en);
  output \syncstages_ff_reg[0] ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  input rst_d1;
  input [1:0]out;
  input \gen_fwft.empty_fwft_i_reg ;
  input rd_en;

  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  wire [0:0]SR;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  (* RTL_KEEP = "yes" *) wire \gen_rst_ic.rst_seq_reentered ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire [1:0]out;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire \syncstages_ff_reg[0] ;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0F40044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(p_0_in),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEAEEEAFFFFEEEA)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I2(rst),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__2/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.rst_seq_reentered ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__18 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\syncstages_ff_reg[0] ));
  LUT4 #(
    .INIT(16'h000E)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I1(\gen_rst_ic.rst_seq_reentered ),
        .I2(rst),
        .I3(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFEFC)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst_i),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  v7_bd_axi_chip2chip_0_0_xpm_cdc_sync_rst__17 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\syncstages_ff_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg ),
        .I1(\syncstages_ff_reg[0] ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "52" *) (* BYTE_WRITE_WIDTH_B = "52" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "13312" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) 
(* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) (* P_MEMORY_OPT = "yes" *) 
(* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "52" *) (* P_MIN_WIDTH_DATA_A = "52" *) 
(* P_MIN_WIDTH_DATA_B = "52" *) (* P_MIN_WIDTH_DATA_ECC = "52" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) 
(* P_MIN_WIDTH_DATA_SHFT = "52" *) (* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) 
(* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) 
(* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
(* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
(* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) (* P_WIDTH_ADDR_WRITE_A = "8" *) 
(* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "52" *) (* P_WIDTH_COL_WRITE_B = "52" *) 
(* READ_DATA_WIDTH_A = "52" *) (* READ_DATA_WIDTH_B = "52" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "52" *) (* WRITE_DATA_WIDTH_B = "52" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [51:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [51:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [51:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [51:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire clkb;
  wire [51:0]dina;
  wire [51:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:20]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d52" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "51" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d52" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "51" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "13312" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "51" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[51:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(doutb[31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:20],doutb[51:32]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "52" *) (* BYTE_WRITE_WIDTH_B = "52" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "13312" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "52" *) 
(* P_MIN_WIDTH_DATA_A = "52" *) (* P_MIN_WIDTH_DATA_B = "52" *) (* P_MIN_WIDTH_DATA_ECC = "52" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "52" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "52" *) 
(* P_WIDTH_COL_WRITE_B = "52" *) (* READ_DATA_WIDTH_A = "52" *) (* READ_DATA_WIDTH_B = "52" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "52" *) 
(* WRITE_DATA_WIDTH_B = "52" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_memory_base__2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [51:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [51:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [51:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [51:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire clkb;
  wire [51:0]dina;
  wire [51:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:20]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d52" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "51" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d52" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "51" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "13312" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "51" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[51:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(doutb[31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:20],doutb[51:32]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "38" *) (* BYTE_WRITE_WIDTH_B = "38" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "19456" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "512" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "38" *) 
(* P_MIN_WIDTH_DATA_A = "38" *) (* P_MIN_WIDTH_DATA_B = "38" *) (* P_MIN_WIDTH_DATA_ECC = "38" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "38" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "9" *) (* P_WIDTH_ADDR_READ_B = "9" *) 
(* P_WIDTH_ADDR_WRITE_A = "9" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) (* P_WIDTH_COL_WRITE_A = "38" *) 
(* P_WIDTH_COL_WRITE_B = "38" *) (* READ_DATA_WIDTH_A = "38" *) (* READ_DATA_WIDTH_B = "38" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "38" *) 
(* WRITE_DATA_WIDTH_B = "38" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [37:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [37:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [37:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [37:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [37:0]dina;
  wire [37:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:6]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d38" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "37" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d38" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "37" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "19456" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "37" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[37:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(doutb[31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:6],doutb[37:32]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "9" *) (* ADDR_WIDTH_B = "9" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "44" *) (* BYTE_WRITE_WIDTH_B = "44" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "2" *) 
(* MEMORY_SIZE = "22528" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "512" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "44" *) 
(* P_MIN_WIDTH_DATA_A = "44" *) (* P_MIN_WIDTH_DATA_B = "44" *) (* P_MIN_WIDTH_DATA_ECC = "44" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "44" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "9" *) (* P_WIDTH_ADDR_READ_B = "9" *) 
(* P_WIDTH_ADDR_WRITE_A = "9" *) (* P_WIDTH_ADDR_WRITE_B = "9" *) (* P_WIDTH_COL_WRITE_A = "44" *) 
(* P_WIDTH_COL_WRITE_B = "44" *) (* READ_DATA_WIDTH_A = "44" *) (* READ_DATA_WIDTH_B = "44" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "44" *) 
(* WRITE_DATA_WIDTH_B = "44" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [8:0]addra;
  input [43:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [43:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [8:0]addrb;
  input [43:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [43:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [8:0]addra;
  wire [8:0]addrb;
  wire clka;
  wire clkb;
  wire [43:0]dina;
  wire [43:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:12]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d44" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "43" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d44" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "43" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "22528" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "43" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[43:32]}),
        .DIPADIP({1'b1,1'b1,1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(doutb[31:0]),
        .DOBDO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOBDO_UNCONNECTED [31:12],doutb[43:32]}),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "10" *) (* BYTE_WRITE_WIDTH_B = "10" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "2560" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "256" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "10" *) 
(* P_MIN_WIDTH_DATA_A = "10" *) (* P_MIN_WIDTH_DATA_B = "10" *) (* P_MIN_WIDTH_DATA_ECC = "10" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "10" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) (* P_WIDTH_ADDR_READ_B = "8" *) 
(* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) (* P_WIDTH_COL_WRITE_A = "10" *) 
(* P_WIDTH_COL_WRITE_B = "10" *) (* READ_DATA_WIDTH_A = "10" *) (* READ_DATA_WIDTH_B = "10" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "10" *) 
(* WRITE_DATA_WIDTH_B = "10" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [9:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [9:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire clkb;
  wire [9:0]dina;
  wire [9:0]doutb;
  wire ena;
  wire enb;
  wire [9:0]\gen_rd_b.doutb_reg ;
  wire \gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0 ;
  wire \gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_9_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_9_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_9_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_9_n_0 ;
  wire regceb;
  wire rstb;
  wire select_piped_1_reg_pipe_5_reg_n_0;
  wire select_piped_3_reg_pipe_6_reg_n_0;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_9_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_9_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_9_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_9_SPO_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_10_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_11_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_12_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_13_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_14_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_15_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_16_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_17_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_18_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_19_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_1_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_9_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_20_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_21_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_22_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_23_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_24_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_25_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_26_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_27_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_28_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_29_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_2_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_9_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_30_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_31_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_32_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_33_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_34_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_35_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_36_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_37_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_38_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_39_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_3_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_9_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_40_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_41_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_42_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_4_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_9_n_0 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_7_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_8_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_rd_b.doutb_reg_reg_pipe_9_reg 
       (.C(clkb),
        .CE(enb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2 ),
        .Q(\gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][0]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_42_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_41_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_40_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_39_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][1]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_38_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_37_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_36_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_35_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][2]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_34_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_33_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_32_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_31_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][3]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_30_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_29_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_28_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_27_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][4]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_26_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_25_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_24_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_23_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][5]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_22_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_21_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_20_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_19_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][6]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_18_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_17_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_16_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_15_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][7]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_14_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_13_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_12_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_11_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][8]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_10_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_9_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_8_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_7_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe[0][9]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg_pipe_4_reg_n_0 ),
        .I1(\gen_rd_b.doutb_reg_reg_pipe_3_reg_n_0 ),
        .I2(select_piped_3_reg_pipe_6_reg_n_0),
        .I3(\gen_rd_b.doutb_reg_reg_pipe_2_reg_n_0 ),
        .I4(select_piped_1_reg_pipe_5_reg_n_0),
        .I5(\gen_rd_b.doutb_reg_reg_pipe_1_reg_n_0 ),
        .O(\gen_rd_b.doutb_reg [9]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1 
       (.I0(ena),
        .I1(addra[6]),
        .I2(addra[7]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* dram_emb_xdc = "yes" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_9 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[9]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_9_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_9_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1 
       (.I0(addra[6]),
        .I1(addra[7]),
        .I2(ena),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* dram_emb_xdc = "yes" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_9 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[9]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_9_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_9_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1 
       (.I0(ena),
        .I1(addra[6]),
        .I2(addra[7]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* dram_emb_xdc = "yes" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_9 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[9]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_9_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_9_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1 
       (.I0(addra[7]),
        .I1(addra[6]),
        .I2(ena),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[3]),
        .DIB(dina[4]),
        .DIC(dina[5]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM64M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addra[5:0]),
        .DIA(dina[6]),
        .DIB(dina[7]),
        .DIC(dina[8]),
        .DID(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2 ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  (* dram_emb_xdc = "yes" *) 
  RAM64X1D #(
    .INIT(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_9 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(addra[4]),
        .A5(addra[5]),
        .D(dina[9]),
        .DPO(\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_9_n_0 ),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(addrb[4]),
        .DPRA5(addrb[5]),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_9_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0 ));
  FDRE select_piped_1_reg_pipe_5_reg
       (.C(clkb),
        .CE(enb),
        .D(addrb[6]),
        .Q(select_piped_1_reg_pipe_5_reg_n_0),
        .R(1'b0));
  FDRE select_piped_3_reg_pipe_6_reg
       (.C(clkb),
        .CE(enb),
        .D(addrb[7]),
        .Q(select_piped_3_reg_pipe_6_reg_n_0),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "20" *) (* BYTE_WRITE_WIDTH_B = "20" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "320" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "20" *) 
(* P_MIN_WIDTH_DATA_A = "20" *) (* P_MIN_WIDTH_DATA_B = "20" *) (* P_MIN_WIDTH_DATA_ECC = "20" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "20" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "20" *) 
(* P_WIDTH_COL_WRITE_B = "20" *) (* READ_DATA_WIDTH_A = "20" *) (* READ_DATA_WIDTH_B = "20" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "20" *) 
(* WRITE_DATA_WIDTH_B = "20" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized3
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [19:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [19:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [19:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [19:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [19:0]dina;
  wire [19:0]doutb;
  wire ena;
  wire enb;
  wire [19:0]\gen_rd_b.doutb_reg ;
  wire [19:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC(dina[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [13:12]),
        .DOB(\gen_rd_b.doutb_reg0 [15:14]),
        .DOC(\gen_rd_b.doutb_reg0 [17:16]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[19:18]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [19:18]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "20" *) (* BYTE_WRITE_WIDTH_B = "20" *) (* CLOCKING_MODE = "1" *) 
(* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "1" *) 
(* MEMORY_SIZE = "320" *) (* MEMORY_TYPE = "1" *) (* MESSAGE_CONTROL = "0" *) 
(* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "20" *) 
(* P_MIN_WIDTH_DATA_A = "20" *) (* P_MIN_WIDTH_DATA_B = "20" *) (* P_MIN_WIDTH_DATA_ECC = "20" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "20" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "20" *) 
(* P_WIDTH_COL_WRITE_B = "20" *) (* READ_DATA_WIDTH_A = "20" *) (* READ_DATA_WIDTH_B = "20" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "1" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "20" *) 
(* WRITE_DATA_WIDTH_B = "20" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) 
(* XPM_MODULE = "TRUE" *) 
module v7_bd_axi_chip2chip_0_0_xpm_memory_base__parameterized3__2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [19:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [19:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [19:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [19:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [19:0]dina;
  wire [19:0]doutb;
  wire ena;
  wire enb;
  wire [19:0]\gen_rd_b.doutb_reg ;
  wire [19:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC(dina[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [13:12]),
        .DOB(\gen_rd_b.doutb_reg0 [15:14]),
        .DOC(\gen_rd_b.doutb_reg0 [17:16]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[19:18]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [19:18]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* dram_emb_xdc = "yes" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB(\gen_rd_b.doutb_reg0 [9:8]),
        .DOC(\gen_rd_b.doutb_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_MUX_RATIO = "2" *) (* ADDR_MUX_RATIO_ID_WID_0_TO_12 = "2" *) (* AFIFO_DATA_SIZE = "52" *) 
(* AFIFO_DATA_SIZE_M2 = "0" *) (* AFIFO_DATA_SIZE_M3 = "1" *) (* AFIFO_DATA_SIZE_M4 = "0" *) 
(* AFIFO_TIE_WIDTH = "1" *) (* AFIFO_WIDTH = "52" *) (* AR_CH_FC = "128" *) 
(* AR_CH_FIFO_DEPTH = "256" *) (* AR_CH_PTR_WIDTH = "8" *) (* AWB_FC_WIDTH = "2" *) 
(* AW_CH_FC = "128" *) (* AW_CH_FIFO_DEPTH = "256" *) (* AW_CH_PTR_WIDTH = "8" *) 
(* AXILITE_WIDTH = "20" *) (* BFIFO_DATA_SIZE = "10" *) (* BFIFO_WIDTH = "10" *) 
(* BR_CH_FC = "128" *) (* BR_CH_FIFO_DEPTH = "256" *) (* BR_CH_PTR_WIDTH = "8" *) 
(* C_AURORA_WIDTH = "4096" *) (* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_BRST_WIDTH = "2" *) 
(* C_AXI_BUS_TYPE = "0" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "8" *) 
(* C_AXI_LEN_WIDTH = "8" *) (* C_AXI_LITE_ADDR_WIDTH = "32" *) (* C_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_AXI_LITE_PROT_WIDTH = "2" *) (* C_AXI_LITE_RESP_WIDTH = "2" *) (* C_AXI_LITE_STB_WIDTH = "4" *) 
(* C_AXI_RESP_WIDTH = "2" *) (* C_AXI_SIZE_WIDTH = "3" *) (* C_AXI_SIZE_WIDTH_INTERNAL = "2" *) 
(* C_AXI_STB_WIDTH = "4" *) (* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLK = "0" *) 
(* C_DISABLE_CLK_SHIFT = "0" *) (* C_DISABLE_DESKEW = "0" *) (* C_ECC_ENABLE = "1" *) 
(* C_EN_AXI_LINK_HNDLR = "0" *) (* C_EN_LEGACY_MODE = "0" *) (* C_FAMILY = "virtex7" *) 
(* C_FIFO_DEPTH_LH = "256" *) (* C_INCLUDE_AXILITE = "2" *) (* C_INSTANCE = "axi_c2c" *) 
(* C_INTERFACE_MODE = "1" *) (* C_INTERFACE_TYPE = "1" *) (* C_INTERRUPT_WIDTH = "4" *) 
(* C_MASTER_FPGA = "0" *) (* C_NUM_OF_IO = "36" *) (* C_PHY_SELECT = "0" *) 
(* C_RD_CNTR_WIDTH = "8" *) (* C_SELECTIO_DDR = "1" *) (* C_SELECTIO_PHY_CLK = "300" *) 
(* C_SELECTIO_WIDTH = "17" *) (* C_SIMULATION = "0" *) (* C_SYNC_STAGE = "3" *) 
(* C_USE_DIFF_CLK = "0" *) (* C_USE_DIFF_IO = "0" *) (* C_WIDTH_CONVERSION = "2" *) 
(* C_WR_CNTR_WIDTH = "8" *) (* DATA_MUX_RATIO = "2" *) (* DATA_MUX_RATIO_ID_WID_0_TO_12 = "2" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* EN_ECC = "1" *) (* PHY_CTRL_WIDTH = "3" *) 
(* PHY_DATA_WIDTH = "34" *) (* RB_FC_WIDTH = "3" *) (* RFIFO_DATA_SIZE = "43" *) 
(* RFIFO_DATA_SIZE_M2 = "1" *) (* RFIFO_DATA_SIZE_M3 = "1" *) (* RFIFO_DATA_SIZE_M4 = "3" *) 
(* RFIFO_TIE_WIDTH = "2" *) (* RFIFO_WIDTH = "44" *) (* TDM_ID_WIDTH = "2" *) 
(* TDM_VAL_BITS = "1" *) (* WFIFO_DATA_SIZE = "38" *) (* WFIFO_DATA_SIZE_M2 = "0" *) 
(* WFIFO_DATA_SIZE_M3 = "2" *) (* WFIFO_DATA_SIZE_M4 = "2" *) (* WFIFO_TIE_WIDTH = "1" *) 
(* WFIFO_WIDTH = "38" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3
   (s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wuser,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    axi_c2c_lnk_hndlr_in_progress,
    axi_c2c_m2s_intr_in,
    axi_c2c_s2m_intr_out,
    m_aclk,
    m_aresetn,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wuser,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready,
    axi_c2c_s2m_intr_in,
    axi_c2c_m2s_intr_out,
    idelay_ref_clk,
    axi_c2c_phy_clk,
    axi_c2c_selio_tx_clk_out,
    axi_c2c_selio_tx_data_out,
    axi_c2c_selio_rx_clk_in,
    axi_c2c_selio_rx_data_in,
    axi_c2c_selio_tx_diff_clk_out_p,
    axi_c2c_selio_tx_diff_clk_out_n,
    axi_c2c_selio_tx_diff_data_out_p,
    axi_c2c_selio_tx_diff_data_out_n,
    axi_c2c_selio_rx_diff_clk_in_p,
    axi_c2c_selio_rx_diff_clk_in_n,
    axi_c2c_selio_rx_diff_data_in_p,
    axi_c2c_selio_rx_diff_data_in_n,
    axi_c2c_aurora_channel_up,
    axi_c2c_aurora_tx_tready,
    axi_c2c_aurora_tx_tdata,
    axi_c2c_aurora_tx_tvalid,
    axi_c2c_aurora_rx_tdata,
    axi_c2c_aurora_rx_tvalid,
    aurora_do_cc,
    aurora_pma_init_in,
    aurora_init_clk,
    aurora_pma_init_out,
    aurora_mmcm_not_locked,
    aurora_reset_pb,
    axi_c2c_config_error_out,
    axi_c2c_link_status_out,
    axi_c2c_multi_bit_error_out,
    axi_c2c_link_error_out,
    m_aclk_out,
    s_axi_lite_aclk,
    s_axi_lite_awaddr,
    s_axi_lite_awprot,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_wdata,
    s_axi_lite_wstrb,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_araddr,
    s_axi_lite_arprot,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    m_axi_lite_aclk,
    m_axi_lite_awaddr,
    m_axi_lite_awprot,
    m_axi_lite_awvalid,
    m_axi_lite_awready,
    m_axi_lite_wdata,
    m_axi_lite_wstrb,
    m_axi_lite_wvalid,
    m_axi_lite_wready,
    m_axi_lite_bresp,
    m_axi_lite_bvalid,
    m_axi_lite_bready,
    m_axi_lite_araddr,
    m_axi_lite_arprot,
    m_axi_lite_arvalid,
    m_axi_lite_arready,
    m_axi_lite_rdata,
    m_axi_lite_rresp,
    m_axi_lite_rvalid,
    m_axi_lite_rready);
  input s_aclk;
  input s_aresetn;
  input [7:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wuser;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [7:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [7:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [7:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  output axi_c2c_lnk_hndlr_in_progress;
  input [3:0]axi_c2c_m2s_intr_in;
  output [3:0]axi_c2c_s2m_intr_out;
  input m_aclk;
  input m_aresetn;
  output [7:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wuser;
  output [31:0]m_axi_wdata;
  output [3:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_wvalid;
  input m_axi_wready;
  input [7:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input m_axi_bvalid;
  output m_axi_bready;
  output [7:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output m_axi_arvalid;
  input m_axi_arready;
  input [7:0]m_axi_rid;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_rvalid;
  output m_axi_rready;
  input [3:0]axi_c2c_s2m_intr_in;
  output [3:0]axi_c2c_m2s_intr_out;
  input idelay_ref_clk;
  input axi_c2c_phy_clk;
  output axi_c2c_selio_tx_clk_out;
  output [16:0]axi_c2c_selio_tx_data_out;
  input axi_c2c_selio_rx_clk_in;
  input [16:0]axi_c2c_selio_rx_data_in;
  output axi_c2c_selio_tx_diff_clk_out_p;
  output axi_c2c_selio_tx_diff_clk_out_n;
  output [16:0]axi_c2c_selio_tx_diff_data_out_p;
  output [16:0]axi_c2c_selio_tx_diff_data_out_n;
  input axi_c2c_selio_rx_diff_clk_in_p;
  input axi_c2c_selio_rx_diff_clk_in_n;
  input [16:0]axi_c2c_selio_rx_diff_data_in_p;
  input [16:0]axi_c2c_selio_rx_diff_data_in_n;
  input axi_c2c_aurora_channel_up;
  input axi_c2c_aurora_tx_tready;
  output [4095:0]axi_c2c_aurora_tx_tdata;
  output axi_c2c_aurora_tx_tvalid;
  input [4095:0]axi_c2c_aurora_rx_tdata;
  input axi_c2c_aurora_rx_tvalid;
  output aurora_do_cc;
  input aurora_pma_init_in;
  input aurora_init_clk;
  output aurora_pma_init_out;
  input aurora_mmcm_not_locked;
  output aurora_reset_pb;
  output axi_c2c_config_error_out;
  output axi_c2c_link_status_out;
  output axi_c2c_multi_bit_error_out;
  output axi_c2c_link_error_out;
  output m_aclk_out;
  input s_axi_lite_aclk;
  input [31:0]s_axi_lite_awaddr;
  input [1:0]s_axi_lite_awprot;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [31:0]s_axi_lite_wdata;
  input [3:0]s_axi_lite_wstrb;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input [31:0]s_axi_lite_araddr;
  input [1:0]s_axi_lite_arprot;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  input m_axi_lite_aclk;
  output [31:0]m_axi_lite_awaddr;
  output [1:0]m_axi_lite_awprot;
  output m_axi_lite_awvalid;
  input m_axi_lite_awready;
  output [31:0]m_axi_lite_wdata;
  output [3:0]m_axi_lite_wstrb;
  output m_axi_lite_wvalid;
  input m_axi_lite_wready;
  input [1:0]m_axi_lite_bresp;
  input m_axi_lite_bvalid;
  output m_axi_lite_bready;
  output [31:0]m_axi_lite_araddr;
  output [1:0]m_axi_lite_arprot;
  output m_axi_lite_arvalid;
  input m_axi_lite_arready;
  input [31:0]m_axi_lite_rdata;
  input [1:0]m_axi_lite_rresp;
  input m_axi_lite_rvalid;
  output m_axi_lite_rready;

  wire \<const0> ;
  wire axi_c2c_link_status_out;
  wire [3:0]axi_c2c_m2s_intr_out;
  wire axi_c2c_multi_bit_error_out;
  wire [3:0]axi_c2c_s2m_intr_in;
  wire axi_c2c_selio_rx_clk_in;
  wire [16:0]axi_c2c_selio_rx_data_in;
  wire axi_c2c_selio_tx_clk_out;
  wire [16:0]axi_c2c_selio_tx_data_out;
  wire \axi_chip2chip_ch0_ctrl_inst/sync_intr_sent ;
  wire \axi_chip2chip_lite_slave_tx_fifo/fifo_empty ;
  wire \axi_chip2chip_lite_slave_tx_fifo/fifo_re ;
  wire [19:0]axi_lite_rx_data;
  wire axi_lite_rx_valid;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_10 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_11 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_12 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_13 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_14 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_15 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_16 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_17 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_18 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_19 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_20 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_21 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_22 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_7 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_8 ;
  wire \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_9 ;
  wire [3:0]axi_lite_tx_data;
  wire idelay_ref_clk;
  wire lite_sync_reset;
  wire m_aclk;
  wire m_aresetn;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [7:0]m_axi_arid;
  wire [7:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]\^m_axi_arsize ;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [7:0]m_axi_awid;
  wire [7:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire [7:0]m_axi_bid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire m_axi_lite_aclk;
  wire [31:0]m_axi_lite_araddr;
  wire [1:0]m_axi_lite_arprot;
  wire m_axi_lite_arready;
  wire m_axi_lite_arvalid;
  wire [31:0]m_axi_lite_awaddr;
  wire [1:0]m_axi_lite_awprot;
  wire m_axi_lite_awready;
  wire m_axi_lite_awvalid;
  wire m_axi_lite_bready;
  wire [1:0]m_axi_lite_bresp;
  wire m_axi_lite_bvalid;
  wire [31:0]m_axi_lite_rdata;
  wire m_axi_lite_rready;
  wire [1:0]m_axi_lite_rresp;
  wire m_axi_lite_rvalid;
  wire [31:0]m_axi_lite_wdata;
  wire m_axi_lite_wready;
  wire [3:0]m_axi_lite_wstrb;
  wire m_axi_lite_wvalid;
  wire [31:0]m_axi_rdata;
  wire [7:0]m_axi_rid;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [3:0]m_axi_wstrb;
  wire [0:0]m_axi_wuser;
  wire m_axi_wvalid;
  wire p_1_in0;
  wire rx_phy_ready;
  wire rx_user_clk;
  wire [33:0]rx_user_data;
  wire rx_user_reset;
  wire \slave_fpga_gen.axi_chip2chip_slave_inst_n_144 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_inst_n_146 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_27 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_28 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_29 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_30 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_32 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_33 ;
  wire \slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_34 ;
  wire \slave_sio_phy.mmcm_idelay_reset ;
  wire tx_ch0_valid;
  wire [2:1]tx_phy_ctrl;
  wire tx_phy_ready;
  wire [33:0]tx_user_data;

  assign aurora_do_cc = \<const0> ;
  assign aurora_pma_init_out = \<const0> ;
  assign aurora_reset_pb = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4095] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4094] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4093] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4092] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4091] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4090] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4089] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4088] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4087] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4086] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4085] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4084] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4083] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4082] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4081] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4080] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4079] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4078] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4077] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4076] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4075] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4074] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4073] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4072] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4071] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4070] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4069] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4068] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4067] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4066] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4065] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4064] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4063] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4062] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4061] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4060] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4059] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4058] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4057] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4056] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4055] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4054] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4053] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4052] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4051] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4050] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4049] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4048] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4047] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4046] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4045] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4044] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4043] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4042] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4041] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4040] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4039] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4038] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4037] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4036] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4035] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4034] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4033] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4032] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4031] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4030] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4029] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4028] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4027] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4026] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4025] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4024] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4023] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4022] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4021] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4020] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4019] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4018] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4017] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4016] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4015] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4014] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4013] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4012] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4011] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4010] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4009] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4008] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4007] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4006] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4005] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4004] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4003] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4002] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4001] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4000] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3999] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3998] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3997] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3996] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3995] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3994] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3993] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3992] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3991] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3990] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3989] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3988] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3987] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3986] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3985] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3984] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3983] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3982] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3981] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3980] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3979] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3978] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3977] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3976] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3975] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3974] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3973] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3972] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3971] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3970] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3969] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3968] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3967] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3966] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3965] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3964] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3963] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3962] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3961] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3960] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3959] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3958] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3957] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3956] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3955] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3954] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3953] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3952] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3951] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3950] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3949] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3948] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3947] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3946] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3945] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3944] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3943] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3942] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3941] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3940] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3939] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3938] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3937] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3936] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3935] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3934] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3933] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3932] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3931] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3930] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3929] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3928] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3927] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3926] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3925] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3924] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3923] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3922] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3921] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3920] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3919] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3918] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3917] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3916] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3915] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3914] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3913] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3912] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3911] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3910] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3909] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3908] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3907] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3906] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3905] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3904] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3903] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3902] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3901] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3900] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3899] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3898] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3897] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3896] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3895] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3894] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3893] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3892] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3891] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3890] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3889] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3888] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3887] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3886] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3885] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3884] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3883] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3882] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3881] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3880] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3879] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3878] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3877] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3876] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3875] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3874] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3873] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3872] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3871] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3870] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3869] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3868] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3867] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3866] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3865] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3864] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3863] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3862] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3861] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3860] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3859] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3858] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3857] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3856] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3855] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3854] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3853] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3852] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3851] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3850] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3849] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3848] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3847] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3846] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3845] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3844] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3843] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3842] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3841] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3840] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3839] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3838] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3837] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3836] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3835] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3834] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3833] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3832] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3831] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3830] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3829] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3828] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3827] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3826] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3825] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3824] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3823] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3822] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3821] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3820] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3819] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3818] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3817] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3816] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3815] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3814] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3813] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3812] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3811] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3810] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3809] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3808] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3807] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3806] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3805] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3804] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3803] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3802] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3801] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3800] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3799] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3798] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3797] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3796] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3795] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3794] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3793] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3792] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3791] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3790] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3789] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3788] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3787] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3786] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3785] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3784] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3783] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3782] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3781] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3780] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3779] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3778] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3777] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3776] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3775] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3774] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3773] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3772] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3771] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3770] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3769] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3768] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3767] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3766] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3765] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3764] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3763] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3762] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3761] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3760] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3759] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3758] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3757] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3756] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3755] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3754] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3753] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3752] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3751] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3750] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3749] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3748] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3747] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3746] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3745] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3744] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3743] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3742] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3741] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3740] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3739] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3738] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3737] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3736] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3735] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3734] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3733] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3732] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3731] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3730] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3729] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3728] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3727] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3726] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3725] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3724] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3723] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3722] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3721] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3720] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3719] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3718] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3717] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3716] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3715] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3714] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3713] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3712] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3711] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3710] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3709] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3708] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3707] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3706] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3705] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3704] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3703] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3702] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3701] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3700] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3699] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3698] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3697] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3696] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3695] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3694] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3693] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3692] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3691] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3690] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3689] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3688] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3687] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3686] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3685] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3684] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3683] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3682] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3681] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3680] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3679] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3678] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3677] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3676] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3675] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3674] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3673] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3672] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3671] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3670] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3669] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3668] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3667] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3666] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3665] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3664] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3663] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3662] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3661] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3660] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3659] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3658] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3657] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3656] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3655] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3654] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3653] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3652] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3651] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3650] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3649] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3648] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3647] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3646] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3645] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3644] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3643] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3642] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3641] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3640] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3639] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3638] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3637] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3636] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3635] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3634] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3633] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3632] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3631] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3630] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3629] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3628] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3627] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3626] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3625] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3624] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3623] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3622] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3621] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3620] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3619] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3618] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3617] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3616] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3615] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3614] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3613] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3612] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3611] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3610] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3609] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3608] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3607] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3606] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3605] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3604] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3603] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3602] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3601] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3600] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3599] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3598] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3597] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3596] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3595] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3594] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3593] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3592] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3591] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3590] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3589] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3588] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3587] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3586] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3585] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3584] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3583] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3582] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3581] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3580] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3579] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3578] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3577] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3576] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3575] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3574] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3573] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3572] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3571] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3570] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3569] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3568] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3567] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3566] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3565] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3564] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3563] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3562] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3561] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3560] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3559] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3558] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3557] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3556] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3555] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3554] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3553] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3552] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3551] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3550] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3549] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3548] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3547] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3546] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3545] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3544] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3543] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3542] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3541] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3540] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3539] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3538] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3537] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3536] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3535] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3534] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3533] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3532] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3531] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3530] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3529] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3528] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3527] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3526] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3525] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3524] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3523] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3522] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3521] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3520] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3519] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3518] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3517] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3516] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3515] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3514] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3513] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3512] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3511] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3510] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3509] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3508] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3507] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3506] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3505] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3504] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3503] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3502] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3501] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3500] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3499] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3498] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3497] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3496] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3495] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3494] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3493] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3492] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3491] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3490] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3489] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3488] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3487] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3486] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3485] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3484] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3483] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3482] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3481] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3480] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3479] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3478] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3477] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3476] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3475] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3474] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3473] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3472] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3471] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3470] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3469] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3468] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3467] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3466] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3465] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3464] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3463] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3462] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3461] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3460] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3459] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3458] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3457] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3456] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3455] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3454] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3453] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3452] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3451] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3450] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3449] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3448] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3447] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3446] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3445] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3444] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3443] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3442] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3441] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3440] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3439] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3438] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3437] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3436] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3435] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3434] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3433] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3432] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3431] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3430] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3429] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3428] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3427] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3426] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3425] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3424] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3423] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3422] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3421] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3420] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3419] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3418] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3417] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3416] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3415] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3414] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3413] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3412] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3411] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3410] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3409] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3408] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3407] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3406] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3405] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3404] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3403] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3402] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3401] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3400] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3399] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3398] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3397] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3396] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3395] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3394] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3393] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3392] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3391] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3390] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3389] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3388] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3387] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3386] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3385] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3384] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3383] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3382] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3381] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3380] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3379] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3378] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3377] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3376] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3375] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3374] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3373] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3372] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3371] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3370] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3369] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3368] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3367] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3366] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3365] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3364] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3363] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3362] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3361] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3360] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3359] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3358] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3357] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3356] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3355] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3354] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3353] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3352] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3351] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3350] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3349] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3348] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3347] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3346] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3345] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3344] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3343] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3342] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3341] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3340] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3339] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3338] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3337] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3336] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3335] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3334] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3333] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3332] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3331] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3330] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3329] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3328] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3327] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3326] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3325] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3324] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3323] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3322] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3321] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3320] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3319] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3318] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3317] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3316] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3315] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3314] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3313] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3312] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3311] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3310] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3309] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3308] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3307] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3306] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3305] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3304] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3303] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3302] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3301] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3300] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3299] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3298] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3297] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3296] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3295] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3294] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3293] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3292] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3291] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3290] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3289] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3288] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3287] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3286] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3285] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3284] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3283] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3282] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3281] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3280] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3279] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3278] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3277] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3276] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3275] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3274] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3273] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3272] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3271] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3270] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3269] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3268] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3267] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3266] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3265] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3264] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3263] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3262] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3261] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3260] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3259] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3258] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3257] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3256] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3255] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3254] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3253] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3252] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3251] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3250] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3249] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3248] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3247] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3246] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3245] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3244] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3243] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3242] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3241] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3240] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3239] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3238] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3237] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3236] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3235] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3234] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3233] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3232] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3231] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3230] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3229] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3228] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3227] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3226] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3225] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3224] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3223] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3222] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3221] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3220] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3219] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3218] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3217] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3216] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3215] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3214] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3213] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3212] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3211] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3210] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3209] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3208] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3207] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3206] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3205] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3204] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3203] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3202] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3201] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3200] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3199] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3198] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3197] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3196] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3195] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3194] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3193] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3192] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3191] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3190] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3189] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3188] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3187] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3186] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3185] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3184] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3183] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3182] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3181] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3180] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3179] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3178] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3177] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3176] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3175] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3174] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3173] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3172] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3171] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3170] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3169] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3168] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3167] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3166] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3165] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3164] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3163] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3162] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3161] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3160] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3159] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3158] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3157] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3156] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3155] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3154] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3153] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3152] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3151] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3150] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3149] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3148] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3147] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3146] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3145] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3144] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3143] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3142] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3141] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3140] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3139] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3138] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3137] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3136] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3135] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3134] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3133] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3132] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3131] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3130] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3129] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3128] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3127] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3126] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3125] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3124] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3123] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3122] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3121] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3120] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3119] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3118] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3117] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3116] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3115] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3114] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3113] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3112] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3111] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3110] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3109] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3108] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3107] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3106] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3105] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3104] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3103] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3102] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3101] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3100] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3099] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3098] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3097] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3096] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3095] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3094] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3093] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3092] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3091] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3090] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3089] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3088] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3087] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3086] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3085] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3084] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3083] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3082] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3081] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3080] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3079] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3078] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3077] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3076] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3075] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3074] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3073] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3072] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3071] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3070] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3069] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3068] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3067] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3066] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3065] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3064] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3063] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3062] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3061] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3060] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3059] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3058] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3057] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3056] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3055] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3054] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3053] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3052] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3051] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3050] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3049] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3048] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3047] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3046] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3045] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3044] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3043] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3042] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3041] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3040] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3039] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3038] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3037] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3036] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3035] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3034] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3033] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3032] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3031] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3030] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3029] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3028] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3027] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3026] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3025] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3024] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3023] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3022] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3021] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3020] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3019] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3018] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3017] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3016] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3015] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3014] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3013] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3012] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3011] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3010] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3009] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3008] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3007] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3006] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3005] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3004] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3003] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3002] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3001] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3000] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2999] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2998] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2997] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2996] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2995] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2994] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2993] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2992] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2991] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2990] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2989] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2988] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2987] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2986] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2985] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2984] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2983] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2982] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2981] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2980] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2979] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2978] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2977] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2976] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2975] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2974] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2973] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2972] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2971] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2970] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2969] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2968] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2967] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2966] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2965] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2964] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2963] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2962] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2961] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2960] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2959] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2958] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2957] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2956] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2955] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2954] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2953] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2952] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2951] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2950] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2949] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2948] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2947] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2946] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2945] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2944] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2943] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2942] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2941] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2940] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2939] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2938] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2937] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2936] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2935] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2934] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2933] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2932] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2931] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2930] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2929] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2928] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2927] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2926] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2925] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2924] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2923] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2922] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2921] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2920] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2919] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2918] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2917] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2916] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2915] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2914] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2913] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2912] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2911] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2910] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2909] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2908] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2907] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2906] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2905] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2904] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2903] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2902] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2901] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2900] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2899] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2898] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2897] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2896] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2895] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2894] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2893] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2892] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2891] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2890] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2889] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2888] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2887] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2886] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2885] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2884] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2883] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2882] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2881] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2880] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2879] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2878] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2877] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2876] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2875] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2874] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2873] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2872] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2871] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2870] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2869] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2868] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2867] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2866] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2865] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2864] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2863] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2862] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2861] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2860] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2859] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2858] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2857] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2856] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2855] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2854] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2853] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2852] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2851] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2850] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2849] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2848] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2847] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2846] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2845] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2844] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2843] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2842] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2841] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2840] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2839] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2838] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2837] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2836] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2835] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2834] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2833] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2832] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2831] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2830] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2829] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2828] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2827] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2826] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2825] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2824] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2823] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2822] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2821] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2820] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2819] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2818] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2817] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2816] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2815] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2814] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2813] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2812] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2811] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2810] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2809] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2808] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2807] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2806] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2805] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2804] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2803] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2802] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2801] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2800] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2799] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2798] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2797] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2796] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2795] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2794] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2793] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2792] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2791] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2790] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2789] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2788] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2787] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2786] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2785] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2784] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2783] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2782] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2781] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2780] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2779] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2778] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2777] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2776] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2775] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2774] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2773] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2772] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2771] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2770] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2769] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2768] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2767] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2766] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2765] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2764] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2763] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2762] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2761] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2760] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2759] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2758] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2757] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2756] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2755] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2754] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2753] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2752] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2751] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2750] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2749] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2748] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2747] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2746] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2745] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2744] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2743] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2742] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2741] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2740] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2739] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2738] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2737] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2736] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2735] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2734] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2733] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2732] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2731] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2730] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2729] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2728] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2727] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2726] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2725] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2724] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2723] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2722] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2721] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2720] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2719] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2718] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2717] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2716] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2715] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2714] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2713] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2712] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2711] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2710] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2709] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2708] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2707] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2706] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2705] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2704] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2703] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2702] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2701] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2700] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2699] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2698] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2697] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2696] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2695] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2694] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2693] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2692] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2691] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2690] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2689] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2688] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2687] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2686] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2685] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2684] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2683] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2682] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2681] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2680] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2679] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2678] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2677] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2676] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2675] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2674] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2673] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2672] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2671] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2670] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2669] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2668] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2667] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2666] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2665] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2664] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2663] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2662] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2661] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2660] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2659] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2658] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2657] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2656] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2655] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2654] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2653] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2652] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2651] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2650] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2649] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2648] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2647] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2646] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2645] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2644] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2643] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2642] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2641] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2640] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2639] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2638] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2637] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2636] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2635] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2634] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2633] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2632] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2631] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2630] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2629] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2628] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2627] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2626] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2625] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2624] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2623] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2622] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2621] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2620] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2619] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2618] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2617] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2616] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2615] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2614] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2613] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2612] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2611] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2610] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2609] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2608] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2607] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2606] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2605] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2604] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2603] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2602] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2601] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2600] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2599] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2598] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2597] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2596] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2595] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2594] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2593] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2592] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2591] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2590] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2589] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2588] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2587] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2586] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2585] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2584] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2583] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2582] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2581] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2580] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2579] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2578] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2577] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2576] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2575] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2574] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2573] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2572] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2571] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2570] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2569] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2568] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2567] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2566] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2565] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2564] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2563] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2562] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2561] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2560] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2559] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2558] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2557] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2556] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2555] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2554] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2553] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2552] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2551] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2550] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2549] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2548] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2547] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2546] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2545] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2544] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2543] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2542] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2541] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2540] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2539] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2538] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2537] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2536] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2535] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2534] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2533] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2532] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2531] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2530] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2529] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2528] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2527] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2526] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2525] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2524] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2523] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2522] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2521] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2520] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2519] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2518] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2517] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2516] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2515] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2514] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2513] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2512] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2511] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2510] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2509] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2508] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2507] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2506] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2505] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2504] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2503] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2502] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2501] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2500] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2499] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2498] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2497] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2496] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2495] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2494] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2493] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2492] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2491] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2490] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2489] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2488] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2487] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2486] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2485] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2484] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2483] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2482] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2481] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2480] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2479] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2478] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2477] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2476] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2475] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2474] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2473] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2472] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2471] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2470] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2469] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2468] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2467] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2466] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2465] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2464] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2463] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2462] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2461] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2460] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2459] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2458] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2457] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2456] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2455] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2454] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2453] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2452] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2451] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2450] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2449] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2448] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2447] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2446] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2445] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2444] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2443] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2442] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2441] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2440] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2439] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2438] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2437] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2436] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2435] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2434] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2433] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2432] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2431] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2430] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2429] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2428] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2427] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2426] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2425] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2424] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2423] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2422] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2421] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2420] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2419] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2418] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2417] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2416] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2415] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2414] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2413] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2412] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2411] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2410] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2409] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2408] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2407] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2406] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2405] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2404] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2403] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2402] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2401] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2400] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2399] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2398] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2397] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2396] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2395] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2394] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2393] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2392] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2391] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2390] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2389] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2388] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2387] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2386] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2385] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2384] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2383] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2382] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2381] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2380] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2379] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2378] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2377] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2376] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2375] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2374] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2373] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2372] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2371] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2370] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2369] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2368] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2367] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2366] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2365] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2364] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2363] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2362] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2361] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2360] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2359] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2358] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2357] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2356] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2355] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2354] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2353] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2352] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2351] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2350] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2349] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2348] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2347] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2346] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2345] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2344] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2343] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2342] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2341] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2340] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2339] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2338] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2337] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2336] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2335] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2334] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2333] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2332] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2331] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2330] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2329] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2328] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2327] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2326] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2325] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2324] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2323] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2322] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2321] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2320] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2319] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2318] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2317] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2316] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2315] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2314] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2313] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2312] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2311] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2310] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2309] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2308] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2307] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2306] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2305] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2304] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2303] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2302] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2301] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2300] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2299] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2298] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2297] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2296] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2295] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2294] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2293] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2292] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2291] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2290] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2289] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2288] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2287] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2286] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2285] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2284] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2283] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2282] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2281] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2280] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2279] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2278] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2277] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2276] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2275] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2274] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2273] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2272] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2271] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2270] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2269] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2268] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2267] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2266] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2265] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2264] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2263] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2262] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2261] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2260] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2259] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2258] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2257] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2256] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2255] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2254] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2253] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2252] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2251] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2250] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2249] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2248] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2247] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2246] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2245] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2244] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2243] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2242] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2241] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2240] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2239] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2238] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2237] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2236] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2235] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2234] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2233] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2232] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2231] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2230] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2229] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2228] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2227] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2226] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2225] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2224] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2223] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2222] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2221] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2220] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2219] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2218] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2217] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2216] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2215] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2214] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2213] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2212] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2211] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2210] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2209] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2208] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2207] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2206] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2205] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2204] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2203] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2202] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2201] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2200] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2199] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2198] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2197] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2196] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2195] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2194] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2193] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2192] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2191] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2190] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2189] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2188] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2187] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2186] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2185] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2184] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2183] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2182] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2181] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2180] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2179] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2178] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2177] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2176] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2175] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2174] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2173] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2172] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2171] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2170] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2169] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2168] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2167] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2166] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2165] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2164] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2163] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2162] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2161] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2160] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2159] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2158] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2157] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2156] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2155] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2154] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2153] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2152] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2151] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2150] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2149] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2148] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2147] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2146] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2145] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2144] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2143] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2142] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2141] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2140] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2139] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2138] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2137] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2136] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2135] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2134] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2133] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2132] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2131] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2130] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2129] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2128] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2127] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2126] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2125] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2124] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2123] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2122] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2121] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2120] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2119] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2118] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2117] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2116] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2115] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2114] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2113] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2112] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2111] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2110] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2109] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2108] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2107] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2106] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2105] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2104] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2103] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2102] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2101] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2100] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2099] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2098] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2097] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2096] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2095] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2094] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2093] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2092] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2091] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2090] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2089] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2088] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2087] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2086] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2085] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2084] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2083] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2082] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2081] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2080] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2079] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2078] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2077] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2076] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2075] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2074] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2073] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2072] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2071] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2070] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2069] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2068] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2067] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2066] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2065] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2064] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2063] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2062] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2061] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2060] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2059] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2058] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2057] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2056] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2055] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2054] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2053] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2052] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2051] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2050] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2049] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2048] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2047] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2046] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2045] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2044] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2043] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2042] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2041] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2040] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2039] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2038] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2037] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2036] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2035] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2034] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2033] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2032] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2031] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2030] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2029] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2028] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2027] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2026] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2025] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2024] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2023] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2022] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2021] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2020] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2019] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2018] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2017] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2016] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2015] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2014] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2013] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2012] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2011] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2010] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2009] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2008] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2007] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2006] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2005] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2004] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2003] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2002] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2001] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2000] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1999] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1998] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1997] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1996] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1995] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1994] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1993] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1992] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1991] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1990] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1989] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1988] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1987] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1986] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1985] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1984] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1983] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1982] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1981] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1980] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1979] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1978] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1977] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1976] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1975] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1974] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1973] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1972] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1971] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1970] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1969] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1968] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1967] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1966] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1965] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1964] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1963] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1962] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1961] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1960] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1959] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1958] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1957] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1956] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1955] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1954] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1953] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1952] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1951] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1950] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1949] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1948] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1947] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1946] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1945] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1944] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1943] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1942] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1941] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1940] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1939] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1938] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1937] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1936] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1935] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1934] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1933] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1932] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1931] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1930] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1929] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1928] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1927] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1926] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1925] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1924] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1923] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1922] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1921] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1920] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1919] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1918] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1917] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1916] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1915] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1914] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1913] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1912] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1911] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1910] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1909] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1908] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1907] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1906] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1905] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1904] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1903] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1902] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1901] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1900] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1899] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1898] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1897] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1896] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1895] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1894] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1893] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1892] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1891] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1890] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1889] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1888] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1887] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1886] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1885] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1884] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1883] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1882] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1881] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1880] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1879] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1878] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1877] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1876] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1875] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1874] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1873] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1872] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1871] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1870] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1869] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1868] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1867] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1866] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1865] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1864] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1863] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1862] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1861] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1860] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1859] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1858] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1857] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1856] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1855] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1854] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1853] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1852] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1851] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1850] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1849] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1848] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1847] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1846] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1845] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1844] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1843] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1842] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1841] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1840] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1839] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1838] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1837] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1836] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1835] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1834] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1833] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1832] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1831] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1830] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1829] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1828] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1827] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1826] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1825] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1824] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1823] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1822] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1821] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1820] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1819] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1818] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1817] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1816] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1815] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1814] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1813] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1812] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1811] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1810] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1809] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1808] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1807] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1806] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1805] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1804] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1803] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1802] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1801] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1800] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1799] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1798] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1797] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1796] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1795] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1794] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1793] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1792] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1791] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1790] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1789] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1788] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1787] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1786] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1785] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1784] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1783] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1782] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1781] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1780] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1779] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1778] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1777] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1776] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1775] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1774] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1773] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1772] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1771] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1770] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1769] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1768] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1767] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1766] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1765] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1764] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1763] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1762] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1761] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1760] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1759] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1758] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1757] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1756] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1755] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1754] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1753] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1752] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1751] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1750] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1749] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1748] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1747] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1746] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1745] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1744] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1743] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1742] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1741] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1740] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1739] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1738] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1737] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1736] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1735] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1734] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1733] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1732] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1731] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1730] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1729] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1728] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1727] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1726] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1725] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1724] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1723] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1722] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1721] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1720] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1719] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1718] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1717] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1716] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1715] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1714] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1713] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1712] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1711] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1710] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1709] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1708] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1707] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1706] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1705] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1704] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1703] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1702] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1701] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1700] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1699] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1698] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1697] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1696] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1695] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1694] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1693] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1692] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1691] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1690] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1689] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1688] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1687] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1686] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1685] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1684] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1683] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1682] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1681] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1680] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1679] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1678] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1677] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1676] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1675] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1674] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1673] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1672] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1671] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1670] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1669] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1668] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1667] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1666] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1665] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1664] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1663] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1662] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1661] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1660] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1659] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1658] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1657] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1656] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1655] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1654] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1653] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1652] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1651] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1650] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1649] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1648] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1647] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1646] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1645] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1644] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1643] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1642] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1641] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1640] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1639] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1638] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1637] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1636] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1635] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1634] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1633] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1632] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1631] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1630] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1629] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1628] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1627] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1626] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1625] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1624] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1623] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1622] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1621] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1620] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1619] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1618] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1617] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1616] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1615] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1614] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1613] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1612] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1611] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1610] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1609] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1608] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1607] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1606] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1605] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1604] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1603] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1602] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1601] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1600] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1599] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1598] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1597] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1596] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1595] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1594] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1593] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1592] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1591] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1590] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1589] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1588] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1587] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1586] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1585] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1584] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1583] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1582] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1581] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1580] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1579] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1578] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1577] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1576] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1575] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1574] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1573] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1572] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1571] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1570] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1569] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1568] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1567] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1566] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1565] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1564] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1563] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1562] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1561] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1560] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1559] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1558] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1557] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1556] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1555] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1554] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1553] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1552] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1551] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1550] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1549] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1548] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1547] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1546] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1545] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1544] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1543] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1542] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1541] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1540] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1539] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1538] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1537] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1536] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1535] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1534] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1533] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1532] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1531] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1530] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1529] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1528] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1527] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1526] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1525] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1524] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1523] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1522] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1521] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1520] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1519] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1518] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1517] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1516] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1515] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1514] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1513] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1512] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1511] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1510] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1509] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1508] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1507] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1506] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1505] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1504] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1503] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1502] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1501] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1500] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1499] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1498] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1497] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1496] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1495] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1494] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1493] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1492] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1491] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1490] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1489] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1488] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1487] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1486] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1485] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1484] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1483] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1482] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1481] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1480] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1479] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1478] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1477] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1476] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1475] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1474] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1473] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1472] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1471] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1470] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1469] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1468] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1467] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1466] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1465] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1464] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1463] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1462] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1461] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1460] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1459] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1458] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1457] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1456] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1455] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1454] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1453] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1452] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1451] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1450] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1449] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1448] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1447] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1446] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1445] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1444] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1443] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1442] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1441] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1440] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1439] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1438] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1437] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1436] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1435] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1434] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1433] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1432] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1431] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1430] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1429] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1428] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1427] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1426] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1425] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1424] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1423] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1422] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1421] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1420] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1419] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1418] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1417] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1416] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1415] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1414] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1413] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1412] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1411] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1410] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1409] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1408] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1407] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1406] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1405] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1404] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1403] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1402] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1401] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1400] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1399] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1398] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1397] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1396] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1395] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1394] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1393] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1392] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1391] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1390] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1389] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1388] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1387] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1386] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1385] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1384] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1383] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1382] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1381] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1380] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1379] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1378] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1377] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1376] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1375] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1374] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1373] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1372] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1371] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1370] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1369] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1368] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1367] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1366] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1365] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1364] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1363] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1362] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1361] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1360] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1359] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1358] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1357] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1356] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1355] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1354] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1353] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1352] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1351] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1350] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1349] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1348] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1347] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1346] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1345] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1344] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1343] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1342] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1341] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1340] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1339] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1338] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1337] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1336] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1335] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1334] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1333] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1332] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1331] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1330] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1329] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1328] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1327] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1326] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1325] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1324] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1323] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1322] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1321] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1320] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1319] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1318] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1317] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1316] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1315] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1314] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1313] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1312] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1311] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1310] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1309] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1308] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1307] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1306] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1305] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1304] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1303] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1302] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1301] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1300] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1299] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1298] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1297] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1296] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1295] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1294] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1293] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1292] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1291] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1290] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1289] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1288] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1287] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1286] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1285] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1284] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1283] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1282] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1281] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1280] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1279] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1278] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1277] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1276] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1275] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1274] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1273] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1272] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1271] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1270] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1269] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1268] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1267] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1266] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1265] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1264] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1263] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1262] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1261] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1260] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1259] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1258] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1257] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1256] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1255] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1254] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1253] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1252] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1251] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1250] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1249] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1248] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1247] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1246] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1245] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1244] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1243] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1242] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1241] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1240] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1239] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1238] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1237] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1236] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1235] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1234] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1233] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1232] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1231] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1230] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1229] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1228] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1227] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1226] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1225] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1224] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1223] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1222] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1221] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1220] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1219] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1218] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1217] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1216] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1215] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1214] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1213] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1212] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1211] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1210] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1209] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1208] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1207] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1206] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1205] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1204] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1203] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1202] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1201] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1200] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1199] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1198] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1197] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1196] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1195] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1194] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1193] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1192] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1191] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1190] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1189] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1188] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1187] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1186] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1185] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1184] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1183] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1182] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1181] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1180] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1179] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1178] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1177] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1176] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1175] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1174] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1173] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1172] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1171] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1170] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1169] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1168] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1167] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1166] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1165] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1164] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1163] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1162] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1161] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1160] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1159] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1158] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1157] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1156] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1155] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1154] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1153] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1152] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1151] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1150] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1149] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1148] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1147] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1146] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1145] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1144] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1143] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1142] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1141] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1140] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1139] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1138] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1137] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1136] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1135] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1134] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1133] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1132] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1131] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1130] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1129] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1128] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1127] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1126] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1125] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1124] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1123] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1122] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1121] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1120] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1119] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1118] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1117] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1116] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1115] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1114] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1113] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1112] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1111] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1110] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1109] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1108] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1107] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1106] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1105] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1104] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1103] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1102] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1101] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1100] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1099] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1098] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1097] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1096] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1095] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1094] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1093] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1092] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1091] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1090] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1089] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1088] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1087] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1086] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1085] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1084] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1083] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1082] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1081] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1080] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1079] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1078] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1077] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1076] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1075] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1074] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1073] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1072] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1071] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1070] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1069] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1068] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1067] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1066] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1065] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1064] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1063] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1062] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1061] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1060] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1059] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1058] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1057] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1056] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1055] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1054] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1053] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1052] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1051] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1050] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1049] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1048] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1047] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1046] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1045] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1044] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1043] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1042] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1041] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1040] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1039] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1038] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1037] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1036] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1035] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1034] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1033] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1032] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1031] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1030] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1029] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1028] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1027] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1026] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1025] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1024] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1023] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1022] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1021] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1020] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1019] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1018] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1017] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1016] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1015] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1014] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1013] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1012] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1011] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1010] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1009] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1008] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1007] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1006] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1005] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1004] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1003] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1002] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1001] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1000] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[999] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[998] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[997] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[996] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[995] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[994] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[993] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[992] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[991] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[990] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[989] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[988] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[987] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[986] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[985] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[984] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[983] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[982] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[981] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[980] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[979] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[978] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[977] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[976] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[975] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[974] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[973] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[972] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[971] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[970] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[969] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[968] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[967] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[966] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[965] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[964] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[963] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[962] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[961] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[960] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[959] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[958] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[957] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[956] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[955] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[954] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[953] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[952] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[951] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[950] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[949] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[948] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[947] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[946] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[945] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[944] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[943] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[942] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[941] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[940] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[939] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[938] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[937] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[936] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[935] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[934] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[933] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[932] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[931] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[930] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[929] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[928] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[927] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[926] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[925] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[924] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[923] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[922] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[921] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[920] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[919] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[918] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[917] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[916] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[915] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[914] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[913] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[912] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[911] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[910] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[909] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[908] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[907] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[906] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[905] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[904] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[903] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[902] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[901] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[900] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[899] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[898] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[897] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[896] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[895] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[894] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[893] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[892] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[891] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[890] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[889] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[888] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[887] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[886] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[885] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[884] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[883] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[882] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[881] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[880] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[879] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[878] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[877] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[876] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[875] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[874] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[873] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[872] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[871] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[870] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[869] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[868] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[867] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[866] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[865] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[864] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[863] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[862] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[861] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[860] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[859] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[858] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[857] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[856] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[855] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[854] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[853] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[852] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[851] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[850] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[849] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[848] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[847] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[846] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[845] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[844] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[843] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[842] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[841] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[840] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[839] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[838] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[837] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[836] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[835] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[834] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[833] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[832] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[831] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[830] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[829] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[828] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[827] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[826] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[825] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[824] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[823] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[822] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[821] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[820] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[819] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[818] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[817] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[816] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[815] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[814] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[813] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[812] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[811] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[810] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[809] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[808] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[807] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[806] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[805] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[804] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[803] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[802] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[801] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[800] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[799] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[798] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[797] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[796] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[795] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[794] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[793] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[792] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[791] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[790] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[789] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[788] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[787] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[786] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[785] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[784] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[783] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[782] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[781] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[780] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[779] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[778] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[777] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[776] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[775] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[774] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[773] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[772] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[771] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[770] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[769] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[768] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[767] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[766] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[765] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[764] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[763] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[762] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[761] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[760] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[759] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[758] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[757] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[756] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[755] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[754] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[753] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[752] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[751] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[750] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[749] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[748] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[747] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[746] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[745] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[744] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[743] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[742] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[741] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[740] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[739] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[738] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[737] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[736] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[735] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[734] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[733] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[732] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[731] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[730] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[729] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[728] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[727] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[726] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[725] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[724] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[723] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[722] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[721] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[720] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[719] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[718] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[717] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[716] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[715] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[714] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[713] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[712] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[711] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[710] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[709] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[708] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[707] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[706] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[705] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[704] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[703] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[702] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[701] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[700] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[699] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[698] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[697] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[696] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[695] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[694] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[693] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[692] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[691] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[690] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[689] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[688] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[687] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[686] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[685] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[684] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[683] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[682] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[681] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[680] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[679] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[678] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[677] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[676] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[675] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[674] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[673] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[672] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[671] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[670] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[669] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[668] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[667] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[666] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[665] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[664] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[663] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[662] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[661] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[660] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[659] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[658] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[657] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[656] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[655] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[654] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[653] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[652] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[651] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[650] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[649] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[648] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[647] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[646] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[645] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[644] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[643] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[642] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[641] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[640] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[639] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[638] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[637] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[636] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[635] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[634] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[633] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[632] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[631] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[630] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[629] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[628] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[627] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[626] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[625] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[624] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[623] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[622] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[621] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[620] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[619] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[618] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[617] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[616] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[615] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[614] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[613] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[612] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[611] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[610] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[609] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[608] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[607] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[606] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[605] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[604] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[603] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[602] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[601] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[600] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[599] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[598] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[597] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[596] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[595] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[594] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[593] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[592] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[591] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[590] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[589] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[588] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[587] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[586] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[585] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[584] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[583] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[582] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[581] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[580] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[579] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[578] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[577] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[576] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[575] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[574] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[573] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[572] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[571] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[570] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[569] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[568] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[567] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[566] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[565] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[564] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[563] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[562] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[561] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[560] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[559] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[558] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[557] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[556] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[555] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[554] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[553] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[552] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[551] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[550] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[549] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[548] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[547] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[546] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[545] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[544] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[543] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[542] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[541] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[540] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[539] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[538] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[537] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[536] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[535] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[534] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[533] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[532] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[531] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[530] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[529] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[528] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[527] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[526] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[525] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[524] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[523] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[522] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[521] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[520] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[519] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[518] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[517] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[516] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[515] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[514] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[513] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[512] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[511] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[510] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[509] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[508] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[507] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[506] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[505] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[504] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[503] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[502] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[501] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[500] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[499] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[498] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[497] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[496] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[495] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[494] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[493] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[492] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[491] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[490] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[489] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[488] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[487] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[486] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[485] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[484] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[483] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[482] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[481] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[480] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[479] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[478] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[477] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[476] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[475] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[474] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[473] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[472] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[471] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[470] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[469] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[468] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[467] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[466] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[465] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[464] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[463] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[462] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[461] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[460] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[459] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[458] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[457] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[456] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[455] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[454] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[453] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[452] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[451] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[450] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[449] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[448] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[447] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[446] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[445] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[444] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[443] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[442] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[441] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[440] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[439] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[438] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[437] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[436] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[435] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[434] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[433] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[432] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[431] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[430] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[429] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[428] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[427] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[426] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[425] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[424] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[423] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[422] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[421] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[420] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[419] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[418] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[417] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[416] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[415] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[414] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[413] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[412] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[411] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[410] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[409] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[408] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[407] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[406] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[405] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[404] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[403] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[402] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[401] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[400] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[399] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[398] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[397] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[396] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[395] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[394] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[393] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[392] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[391] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[390] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[389] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[388] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[387] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[386] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[385] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[384] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[383] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[382] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[381] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[380] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[379] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[378] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[377] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[376] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[375] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[374] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[373] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[372] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[371] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[370] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[369] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[368] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[367] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[366] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[365] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[364] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[363] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[362] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[361] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[360] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[359] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[358] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[357] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[356] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[355] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[354] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[353] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[352] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[351] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[350] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[349] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[348] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[347] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[346] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[345] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[344] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[343] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[342] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[341] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[340] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[339] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[338] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[337] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[336] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[335] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[334] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[333] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[332] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[331] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[330] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[329] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[328] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[327] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[326] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[325] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[324] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[323] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[322] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[321] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[320] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[319] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[318] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[317] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[316] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[315] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[314] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[313] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[312] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[311] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[310] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[309] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[308] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[307] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[306] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[305] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[304] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[303] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[302] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[301] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[300] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[299] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[298] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[297] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[296] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[295] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[294] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[293] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[292] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[291] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[290] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[289] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[288] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[287] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[286] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[285] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[284] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[283] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[282] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[281] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[280] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[279] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[278] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[277] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[276] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[275] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[274] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[273] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[272] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[271] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[270] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[269] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[268] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[267] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[266] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[265] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[264] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[263] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[262] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[261] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[260] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[259] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[258] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[257] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[256] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[255] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[254] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[253] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[252] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[251] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[250] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[249] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[248] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[247] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[246] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[245] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[244] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[243] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[242] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[241] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[240] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[239] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[238] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[237] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[236] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[235] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[234] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[233] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[232] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[231] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[230] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[229] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[228] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[227] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[226] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[225] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[224] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[223] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[222] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[221] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[220] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[219] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[218] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[217] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[216] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[215] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[214] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[213] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[212] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[211] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[210] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[209] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[208] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[207] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[206] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[205] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[204] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[203] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[202] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[201] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[200] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[199] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[198] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[197] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[196] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[195] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[194] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[193] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[192] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[191] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[190] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[189] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[188] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[187] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[186] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[185] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[184] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[183] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[182] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[181] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[180] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[179] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[178] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[177] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[176] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[175] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[174] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[173] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[172] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[171] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[170] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[169] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[168] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[167] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[166] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[165] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[164] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[163] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[162] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[161] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[160] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[159] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[158] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[157] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[156] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[155] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[154] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[153] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[152] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[151] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[150] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[149] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[148] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[147] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[146] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[145] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[144] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[143] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[142] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[141] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[140] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[139] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[138] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[137] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[136] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[135] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[134] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[133] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[132] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[131] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[130] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[129] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[128] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[127] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[126] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[125] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[124] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[123] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[122] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[121] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[120] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[119] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[118] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[117] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[116] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[115] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[114] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[113] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[112] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[111] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[110] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[109] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[108] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[107] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[106] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[105] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[104] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[103] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[102] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[101] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[100] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[99] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[98] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[97] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[96] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[95] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[94] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[93] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[92] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[91] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[90] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[89] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[88] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[87] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[86] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[85] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[84] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[83] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[82] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[81] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[80] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[79] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[78] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[77] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[76] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[75] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[74] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[73] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[72] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[71] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[70] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[69] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[68] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[67] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[66] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[65] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[64] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[63] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[62] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[61] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[60] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[59] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[58] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[57] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[56] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[55] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[54] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[53] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[52] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[51] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[50] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[49] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[48] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[47] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[46] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[45] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[44] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[43] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[42] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[41] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[40] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[39] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[38] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[37] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[36] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[35] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[34] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[33] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[32] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[31] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[30] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[29] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[28] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[27] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[26] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[25] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[24] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[23] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[22] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[21] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[20] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[19] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[18] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[17] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[16] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[15] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[14] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[13] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[12] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[11] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[10] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[9] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[8] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[7] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[6] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[5] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[4] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[3] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[2] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[1] = \<const0> ;
  assign axi_c2c_aurora_tx_tdata[0] = \<const0> ;
  assign axi_c2c_aurora_tx_tvalid = \<const0> ;
  assign axi_c2c_config_error_out = \<const0> ;
  assign axi_c2c_link_error_out = \<const0> ;
  assign axi_c2c_lnk_hndlr_in_progress = \<const0> ;
  assign axi_c2c_s2m_intr_out[3] = \<const0> ;
  assign axi_c2c_s2m_intr_out[2] = \<const0> ;
  assign axi_c2c_s2m_intr_out[1] = \<const0> ;
  assign axi_c2c_s2m_intr_out[0] = \<const0> ;
  assign axi_c2c_selio_tx_diff_clk_out_n = \<const0> ;
  assign axi_c2c_selio_tx_diff_clk_out_p = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[16] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[15] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[14] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[13] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[12] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[11] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[10] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[9] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[8] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[7] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[6] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[5] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[4] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[3] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[2] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[1] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_n[0] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[16] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[15] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[14] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[13] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[12] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[11] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[10] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[9] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[8] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[7] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[6] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[5] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[4] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[3] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[2] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[1] = \<const0> ;
  assign axi_c2c_selio_tx_diff_data_out_p[0] = \<const0> ;
  assign m_aclk_out = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1:0] = \^m_axi_arsize [1:0];
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1:0] = \^m_axi_awsize [1:0];
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[7] = \<const0> ;
  assign s_axi_bid[6] = \<const0> ;
  assign s_axi_bid[5] = \<const0> ;
  assign s_axi_bid[4] = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_lite_arready = \<const0> ;
  assign s_axi_lite_awready = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_bvalid = \<const0> ;
  assign s_axi_lite_rdata[31] = \<const0> ;
  assign s_axi_lite_rdata[30] = \<const0> ;
  assign s_axi_lite_rdata[29] = \<const0> ;
  assign s_axi_lite_rdata[28] = \<const0> ;
  assign s_axi_lite_rdata[27] = \<const0> ;
  assign s_axi_lite_rdata[26] = \<const0> ;
  assign s_axi_lite_rdata[25] = \<const0> ;
  assign s_axi_lite_rdata[24] = \<const0> ;
  assign s_axi_lite_rdata[23] = \<const0> ;
  assign s_axi_lite_rdata[22] = \<const0> ;
  assign s_axi_lite_rdata[21] = \<const0> ;
  assign s_axi_lite_rdata[20] = \<const0> ;
  assign s_axi_lite_rdata[19] = \<const0> ;
  assign s_axi_lite_rdata[18] = \<const0> ;
  assign s_axi_lite_rdata[17] = \<const0> ;
  assign s_axi_lite_rdata[16] = \<const0> ;
  assign s_axi_lite_rdata[15] = \<const0> ;
  assign s_axi_lite_rdata[14] = \<const0> ;
  assign s_axi_lite_rdata[13] = \<const0> ;
  assign s_axi_lite_rdata[12] = \<const0> ;
  assign s_axi_lite_rdata[11] = \<const0> ;
  assign s_axi_lite_rdata[10] = \<const0> ;
  assign s_axi_lite_rdata[9] = \<const0> ;
  assign s_axi_lite_rdata[8] = \<const0> ;
  assign s_axi_lite_rdata[7] = \<const0> ;
  assign s_axi_lite_rdata[6] = \<const0> ;
  assign s_axi_lite_rdata[5] = \<const0> ;
  assign s_axi_lite_rdata[4] = \<const0> ;
  assign s_axi_lite_rdata[3] = \<const0> ;
  assign s_axi_lite_rdata[2] = \<const0> ;
  assign s_axi_lite_rdata[1] = \<const0> ;
  assign s_axi_lite_rdata[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axi_lite_rvalid = \<const0> ;
  assign s_axi_lite_wready = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[7] = \<const0> ;
  assign s_axi_rid[6] = \<const0> ;
  assign s_axi_rid[5] = \<const0> ;
  assign s_axi_rid[4] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_lite_slave \axi_lite_slave_gen.axi_chip2chip_lite_slave_inst 
       (.Q(axi_lite_rx_data),
        .axi_lite_rx_valid(axi_lite_rx_valid),
        .\calib_intr_gen.tx_ch0_data_reg[10] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_16 ),
        .\calib_intr_gen.tx_ch0_data_reg[11] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_15 ),
        .\calib_intr_gen.tx_ch0_data_reg[12] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_14 ),
        .\calib_intr_gen.tx_ch0_data_reg[13] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_13 ),
        .\calib_intr_gen.tx_ch0_data_reg[14] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_12 ),
        .\calib_intr_gen.tx_ch0_data_reg[15] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_11 ),
        .\calib_intr_gen.tx_ch0_data_reg[16] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_10 ),
        .\calib_intr_gen.tx_ch0_data_reg[17] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_9 ),
        .\calib_intr_gen.tx_ch0_data_reg[18] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_8 ),
        .\calib_intr_gen.tx_ch0_data_reg[19] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_7 ),
        .\calib_intr_gen.tx_ch0_data_reg[4] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_22 ),
        .\calib_intr_gen.tx_ch0_data_reg[5] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_21 ),
        .\calib_intr_gen.tx_ch0_data_reg[6] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_20 ),
        .\calib_intr_gen.tx_ch0_data_reg[7] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_19 ),
        .\calib_intr_gen.tx_ch0_data_reg[8] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_18 ),
        .\calib_intr_gen.tx_ch0_data_reg[9] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_17 ),
        .clk_ph_out(rx_user_clk),
        .dout(axi_lite_tx_data),
        .empty(\axi_chip2chip_lite_slave_tx_fifo/fifo_empty ),
        .lite_sync_reset(lite_sync_reset),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .\m_axi_lite_arprot[1] ({m_axi_lite_arprot,m_axi_lite_araddr}),
        .m_axi_lite_arready(m_axi_lite_arready),
        .m_axi_lite_arvalid(m_axi_lite_arvalid),
        .\m_axi_lite_awprot[1] ({m_axi_lite_awprot,m_axi_lite_awaddr}),
        .m_axi_lite_awready(m_axi_lite_awready),
        .m_axi_lite_awvalid(m_axi_lite_awvalid),
        .m_axi_lite_bready(m_axi_lite_bready),
        .m_axi_lite_bresp(m_axi_lite_bresp),
        .m_axi_lite_bvalid(m_axi_lite_bvalid),
        .m_axi_lite_rdata(m_axi_lite_rdata),
        .m_axi_lite_rready(m_axi_lite_rready),
        .m_axi_lite_rresp(m_axi_lite_rresp),
        .m_axi_lite_rvalid(m_axi_lite_rvalid),
        .m_axi_lite_wready(m_axi_lite_wready),
        .\m_axi_lite_wstrb[3] ({m_axi_lite_wstrb,m_axi_lite_wdata}),
        .m_axi_lite_wvalid(m_axi_lite_wvalid),
        .rd_en(\axi_chip2chip_lite_slave_tx_fifo/fifo_re ),
        .rx_phy_ready_reg(\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_32 ),
        .rx_user_reset(rx_user_reset));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_reset_sync \axi_lite_slave_gen.reset_sync_lite_slv 
       (.lite_sync_reset(lite_sync_reset),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .\sync_flop_2_reg[1] (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_33 ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_slave \slave_fpga_gen.axi_chip2chip_slave_inst 
       (.AR(\slave_sio_phy.mmcm_idelay_reset ),
        .D(p_1_in0),
        .E(\axi_chip2chip_ch0_ctrl_inst/sync_intr_sent ),
        .Q(axi_lite_rx_data),
        .SR(\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_28 ),
        .axi_c2c_m2s_intr_out(axi_c2c_m2s_intr_out),
        .axi_c2c_s2m_intr_in(axi_c2c_s2m_intr_in),
        .\axi_c2c_selio_tx_data_out[16] ({tx_user_data[33:30],tx_user_data[27:0]}),
        .axi_lite_rx_valid(axi_lite_rx_valid),
        .\calib_intr_gen.tx_ch0_data_reg[3] (\slave_fpga_gen.axi_chip2chip_slave_inst_n_144 ),
        .\calib_intr_gen.tx_ch0_valid_reg (\slave_fpga_gen.axi_chip2chip_slave_inst_n_146 ),
        .\calib_intr_gen.tx_ch0_valid_reg_0 (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_34 ),
        .clk_ph_out(rx_user_clk),
        .data_out(rx_user_data),
        .din({m_axi_rdata,m_axi_rresp,m_axi_rlast,m_axi_rid}),
        .dout({m_axi_awaddr,m_axi_awburst,\^m_axi_awsize ,m_axi_awlen,m_axi_awid}),
        .empty(\axi_chip2chip_lite_slave_tx_fifo/fifo_empty ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_16 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_15 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_14 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_13 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_12 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_11 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_10 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_8 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_7 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] (axi_lite_tx_data),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_22 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_21 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_20 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_19 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_18 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] (\axi_lite_slave_gen.axi_chip2chip_lite_slave_inst_n_17 ),
        .m_aclk(m_aclk),
        .m_aresetn(m_aresetn),
        .\m_axi_araddr[31] ({m_axi_araddr,m_axi_arburst,\^m_axi_arsize ,m_axi_arlen,m_axi_arid}),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .\m_axi_bresp[1] ({m_axi_bresp,m_axi_bid}),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\m_axi_wdata[31] ({m_axi_wdata,m_axi_wstrb,m_axi_wlast,m_axi_wuser}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .rd_en(\axi_chip2chip_lite_slave_tx_fifo/fifo_re ),
        .rx_phy_ready(rx_phy_ready),
        .rx_phy_ready_reg(\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_32 ),
        .rx_user_reset(rx_user_reset),
        .tx_ch0_valid(tx_ch0_valid),
        .tx_phy_ctrl(tx_phy_ctrl),
        .\tx_phy_ctrl_reg[0] (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_30 ),
        .\tx_phy_ctrl_reg[0]_0 (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_27 ),
        .\tx_phy_ctrl_reg[1] (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_29 ),
        .tx_phy_ready(tx_phy_ready));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_phy_if \slave_fpga_gen.axi_chip2chip_slave_phy_inst 
       (.D({axi_c2c_link_status_out,axi_c2c_multi_bit_error_out}),
        .E(\axi_chip2chip_ch0_ctrl_inst/sync_intr_sent ),
        .Q(rx_user_data),
        .SR(\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_28 ),
        .axi_c2c_selio_rx_clk_in(axi_c2c_selio_rx_clk_in),
        .axi_c2c_selio_rx_data_in(axi_c2c_selio_rx_data_in),
        .axi_c2c_selio_tx_clk_out(axi_c2c_selio_tx_clk_out),
        .axi_c2c_selio_tx_data_out(axi_c2c_selio_tx_data_out),
        .\calib_intr_gen.intr_flop_reg (\slave_fpga_gen.axi_chip2chip_slave_inst_n_144 ),
        .\calib_intr_gen.intr_flop_reg_0 (\slave_fpga_gen.axi_chip2chip_slave_inst_n_146 ),
        .\calib_intr_gen.send_calib_reg (tx_phy_ctrl),
        .\calib_intr_gen.send_calib_reg_0 (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_30 ),
        .\calib_intr_gen.send_ch0_reg (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_29 ),
        .\calib_intr_gen.send_intr_reg (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_34 ),
        .\calib_intr_gen.tx_ch0_data_reg[26] (p_1_in0),
        .\calib_intr_gen.tx_ch0_data_reg[4] (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_27 ),
        .clk_ph_out(rx_user_clk),
        .idelay_ref_clk(idelay_ref_clk),
        .m_aclk(m_aclk),
        .m_aresetn(m_aresetn),
        .reset(\slave_sio_phy.mmcm_idelay_reset ),
        .\rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg (\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_32 ),
        .rx_phy_ready(rx_phy_ready),
        .rx_user_reset(rx_user_reset),
        .\sio_io_stage.tdm_user_data_flop_reg[33] ({tx_user_data[33:30],tx_user_data[27:0]}),
        .sync_reset_out_reg(\slave_fpga_gen.axi_chip2chip_slave_phy_inst_n_33 ),
        .tx_ch0_valid(tx_ch0_valid),
        .tx_phy_ready(tx_phy_ready));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_asitv10_axisc_register_slice
   (m_axi_lite_arvalid,
    axi_arready_rs,
    \m_axi_lite_arprot[1] ,
    lite_sync_reset,
    m_axi_lite_arready,
    axi_arvalid_rs,
    Q,
    m_axi_lite_aclk,
    s_ready_i04_out,
    E);
  output m_axi_lite_arvalid;
  output axi_arready_rs;
  output [33:0]\m_axi_lite_arprot[1] ;
  input lite_sync_reset;
  input m_axi_lite_arready;
  input axi_arvalid_rs;
  input [33:0]Q;
  input m_axi_lite_aclk;
  input s_ready_i04_out;
  input [0:0]E;

  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[1]_i_1__1_n_0 ;
  wire \FSM_onehot_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [33:0]Q;
  wire [1:0]areset_d;
  wire axi_arready_rs;
  wire axi_arvalid_rs;
  wire lite_sync_reset;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire m_axi_lite_aclk;
  wire [33:0]\m_axi_lite_arprot[1] ;
  wire m_axi_lite_arready;
  wire m_axi_lite_arvalid;
  wire s_ready_i04_out;
  wire s_ready_i15_out;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_i_2__1_n_0;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[0]_i_3__0_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state_reg_n_0_[1] ;
  wire storage_data1;
  wire \storage_data1[0]_i_1__0_n_0 ;
  wire \storage_data1[10]_i_1__0_n_0 ;
  wire \storage_data1[11]_i_1__0_n_0 ;
  wire \storage_data1[12]_i_1__0_n_0 ;
  wire \storage_data1[13]_i_1__0_n_0 ;
  wire \storage_data1[14]_i_1__0_n_0 ;
  wire \storage_data1[15]_i_1__0_n_0 ;
  wire \storage_data1[16]_i_1__0_n_0 ;
  wire \storage_data1[17]_i_1__0_n_0 ;
  wire \storage_data1[18]_i_1__0_n_0 ;
  wire \storage_data1[19]_i_1__0_n_0 ;
  wire \storage_data1[1]_i_1__0_n_0 ;
  wire \storage_data1[20]_i_1__0_n_0 ;
  wire \storage_data1[21]_i_1__0_n_0 ;
  wire \storage_data1[22]_i_1__0_n_0 ;
  wire \storage_data1[23]_i_1__0_n_0 ;
  wire \storage_data1[24]_i_1__0_n_0 ;
  wire \storage_data1[25]_i_1__0_n_0 ;
  wire \storage_data1[26]_i_1__0_n_0 ;
  wire \storage_data1[27]_i_1__0_n_0 ;
  wire \storage_data1[28]_i_1__0_n_0 ;
  wire \storage_data1[29]_i_1__0_n_0 ;
  wire \storage_data1[2]_i_1__0_n_0 ;
  wire \storage_data1[30]_i_1__0_n_0 ;
  wire \storage_data1[31]_i_2__0_n_0 ;
  wire \storage_data1[32]_i_1__0_n_0 ;
  wire \storage_data1[33]_i_1__0_n_0 ;
  wire \storage_data1[3]_i_1__0_n_0 ;
  wire \storage_data1[4]_i_1__0_n_0 ;
  wire \storage_data1[5]_i_1__0_n_0 ;
  wire \storage_data1[6]_i_1__0_n_0 ;
  wire \storage_data1[7]_i_1__0_n_0 ;
  wire \storage_data1[8]_i_1__0_n_0 ;
  wire \storage_data1[9]_i_1__0_n_0 ;
  wire \storage_data2_reg_n_0_[0] ;
  wire \storage_data2_reg_n_0_[10] ;
  wire \storage_data2_reg_n_0_[11] ;
  wire \storage_data2_reg_n_0_[12] ;
  wire \storage_data2_reg_n_0_[13] ;
  wire \storage_data2_reg_n_0_[14] ;
  wire \storage_data2_reg_n_0_[15] ;
  wire \storage_data2_reg_n_0_[16] ;
  wire \storage_data2_reg_n_0_[17] ;
  wire \storage_data2_reg_n_0_[18] ;
  wire \storage_data2_reg_n_0_[19] ;
  wire \storage_data2_reg_n_0_[1] ;
  wire \storage_data2_reg_n_0_[20] ;
  wire \storage_data2_reg_n_0_[21] ;
  wire \storage_data2_reg_n_0_[22] ;
  wire \storage_data2_reg_n_0_[23] ;
  wire \storage_data2_reg_n_0_[24] ;
  wire \storage_data2_reg_n_0_[25] ;
  wire \storage_data2_reg_n_0_[26] ;
  wire \storage_data2_reg_n_0_[27] ;
  wire \storage_data2_reg_n_0_[28] ;
  wire \storage_data2_reg_n_0_[29] ;
  wire \storage_data2_reg_n_0_[2] ;
  wire \storage_data2_reg_n_0_[30] ;
  wire \storage_data2_reg_n_0_[31] ;
  wire \storage_data2_reg_n_0_[32] ;
  wire \storage_data2_reg_n_0_[33] ;
  wire \storage_data2_reg_n_0_[3] ;
  wire \storage_data2_reg_n_0_[4] ;
  wire \storage_data2_reg_n_0_[5] ;
  wire \storage_data2_reg_n_0_[6] ;
  wire \storage_data2_reg_n_0_[7] ;
  wire \storage_data2_reg_n_0_[8] ;
  wire \storage_data2_reg_n_0_[9] ;

  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axi_lite_arready),
        .I2(axi_arvalid_rs),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(m_axi_lite_arready),
        .I1(load_s1_from_s2),
        .I2(axi_arvalid_rs),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(m_axi_lite_arready),
        .I1(load_s1_from_s2),
        .I2(axi_arvalid_rs),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axi_lite_arready),
        .I2(axi_arvalid_rs),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(load_s1_from_s2),
        .R(\state[0]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[1]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(\state[0]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(\state[0]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .S(\state[0]_i_1__1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_sync_reset),
        .Q(areset_d[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00FF00AA)) 
    s_ready_i_i_1
       (.I0(s_ready_i_i_2__1_n_0),
        .I1(s_ready_i04_out),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(areset_d[0]),
        .I4(areset_d[1]),
        .I5(axi_arready_rs),
        .O(s_ready_i_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    s_ready_i_i_2__1
       (.I0(load_s1_from_s2),
        .I1(m_axi_lite_arready),
        .O(s_ready_i_i_2__1_n_0));
  FDRE s_ready_i_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(axi_arready_rs),
        .R(lite_sync_reset));
  LUT3 #(
    .INIT(8'hBA)) 
    \state[0]_i_1__1 
       (.I0(lite_sync_reset),
        .I1(areset_d[0]),
        .I2(areset_d[1]),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA88A288AA808080)) 
    \state[0]_i_2__0 
       (.I0(s_ready_i15_out),
        .I1(axi_arvalid_rs),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(m_axi_lite_arready),
        .I4(load_s1_from_s2),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\state[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6F40)) 
    \state[0]_i_3__0 
       (.I0(\state_reg_n_0_[1] ),
        .I1(m_axi_lite_arready),
        .I2(m_axi_lite_arvalid),
        .I3(axi_arvalid_rs),
        .O(\state[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_4__0 
       (.I0(areset_d[0]),
        .I1(areset_d[1]),
        .O(s_ready_i15_out));
  LUT4 #(
    .INIT(16'hCFE0)) 
    \state[1]_i_1__1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(m_axi_lite_arready),
        .I2(m_axi_lite_arvalid),
        .I3(axi_arvalid_rs),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__0_n_0 ),
        .D(\state[0]_i_3__0_n_0 ),
        .Q(m_axi_lite_arvalid),
        .R(\state[0]_i_1__1_n_0 ));
  FDSE \state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__0_n_0 ),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(\state[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[0]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[10]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[11]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[11]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[12]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[13]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[14]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[15]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[16]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[17]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[18]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[19]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[1]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[20]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[21]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[22]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[23]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[24]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[25]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[26]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[27]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[28]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[29]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[29]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[2]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[30]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFA0E0A0)) 
    \storage_data1[31]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(axi_arvalid_rs),
        .I3(m_axi_lite_arready),
        .I4(load_s1_from_s2),
        .O(storage_data1));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[31]_i_2__0 
       (.I0(\storage_data2_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[31]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[32]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[32] ),
        .I1(Q[32]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[32]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[33]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[33] ),
        .I1(Q[33]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[33]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[3]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[3]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[4]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[5]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[6]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[7]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[8]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[9]_i_1__0 
       (.I0(\storage_data2_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[9]_i_1__0_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[0]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [0]),
        .R(1'b0));
  FDRE \storage_data1_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[10]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [10]),
        .R(1'b0));
  FDRE \storage_data1_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[11]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [11]),
        .R(1'b0));
  FDRE \storage_data1_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[12]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [12]),
        .R(1'b0));
  FDRE \storage_data1_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[13]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [13]),
        .R(1'b0));
  FDRE \storage_data1_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[14]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [14]),
        .R(1'b0));
  FDRE \storage_data1_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[15]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [15]),
        .R(1'b0));
  FDRE \storage_data1_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[16]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [16]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[17]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [17]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[18]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [18]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[19]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [19]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[1]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [1]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[20]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [20]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[21]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [21]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[22]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [22]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[23]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [23]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[24]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [24]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[25]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [25]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[26]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [26]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[27]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [27]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[28]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [28]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[29]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [29]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[2]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [2]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[30]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [30]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[31]_i_2__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [31]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[32]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [32]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[33]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [33]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[3]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [3]),
        .R(1'b0));
  FDRE \storage_data1_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[4]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [4]),
        .R(1'b0));
  FDRE \storage_data1_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[5]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [5]),
        .R(1'b0));
  FDRE \storage_data1_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[6]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [6]),
        .R(1'b0));
  FDRE \storage_data1_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[7]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [7]),
        .R(1'b0));
  FDRE \storage_data1_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[8]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [8]),
        .R(1'b0));
  FDRE \storage_data1_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[9]_i_1__0_n_0 ),
        .Q(\m_axi_lite_arprot[1] [9]),
        .R(1'b0));
  FDRE \storage_data2_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\storage_data2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \storage_data2_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(\storage_data2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \storage_data2_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(\storage_data2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \storage_data2_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(\storage_data2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \storage_data2_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(\storage_data2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \storage_data2_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(\storage_data2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \storage_data2_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(\storage_data2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \storage_data2_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(\storage_data2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \storage_data2_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(\storage_data2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \storage_data2_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(\storage_data2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \storage_data2_reg[19] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(\storage_data2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \storage_data2_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\storage_data2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \storage_data2_reg[20] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(\storage_data2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \storage_data2_reg[21] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(\storage_data2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \storage_data2_reg[22] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(\storage_data2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \storage_data2_reg[23] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(\storage_data2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \storage_data2_reg[24] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(\storage_data2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \storage_data2_reg[25] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(\storage_data2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \storage_data2_reg[26] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[26]),
        .Q(\storage_data2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \storage_data2_reg[27] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[27]),
        .Q(\storage_data2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \storage_data2_reg[28] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[28]),
        .Q(\storage_data2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \storage_data2_reg[29] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[29]),
        .Q(\storage_data2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \storage_data2_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\storage_data2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \storage_data2_reg[30] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[30]),
        .Q(\storage_data2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \storage_data2_reg[31] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[31]),
        .Q(\storage_data2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \storage_data2_reg[32] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[32]),
        .Q(\storage_data2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \storage_data2_reg[33] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[33]),
        .Q(\storage_data2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \storage_data2_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\storage_data2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \storage_data2_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\storage_data2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \storage_data2_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\storage_data2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \storage_data2_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\storage_data2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \storage_data2_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\storage_data2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \storage_data2_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(\storage_data2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \storage_data2_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(\storage_data2_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_asitv10_axisc_register_slice" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_asitv10_axisc_register_slice_47
   (m_axi_lite_awvalid,
    axi_awready_rs,
    \m_axi_lite_awprot[1] ,
    lite_sync_reset,
    m_axi_lite_awready,
    axi_awvalid_rs,
    Q,
    m_axi_lite_aclk,
    s_ready_i04_out,
    E);
  output m_axi_lite_awvalid;
  output axi_awready_rs;
  output [33:0]\m_axi_lite_awprot[1] ;
  input lite_sync_reset;
  input m_axi_lite_awready;
  input axi_awvalid_rs;
  input [33:0]Q;
  input m_axi_lite_aclk;
  input s_ready_i04_out;
  input [0:0]E;

  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [33:0]Q;
  wire [1:0]areset_d;
  wire axi_awready_rs;
  wire axi_awvalid_rs;
  wire lite_sync_reset;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire m_axi_lite_aclk;
  wire [33:0]\m_axi_lite_awprot[1] ;
  wire m_axi_lite_awready;
  wire m_axi_lite_awvalid;
  wire s_ready_i04_out;
  wire s_ready_i15_out;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_i_2_n_0;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state_reg_n_0_[1] ;
  wire storage_data1;
  wire \storage_data1[0]_i_1_n_0 ;
  wire \storage_data1[10]_i_1_n_0 ;
  wire \storage_data1[11]_i_1_n_0 ;
  wire \storage_data1[12]_i_1_n_0 ;
  wire \storage_data1[13]_i_1_n_0 ;
  wire \storage_data1[14]_i_1_n_0 ;
  wire \storage_data1[15]_i_1_n_0 ;
  wire \storage_data1[16]_i_1_n_0 ;
  wire \storage_data1[17]_i_1_n_0 ;
  wire \storage_data1[18]_i_1_n_0 ;
  wire \storage_data1[19]_i_1_n_0 ;
  wire \storage_data1[1]_i_1_n_0 ;
  wire \storage_data1[20]_i_1_n_0 ;
  wire \storage_data1[21]_i_1_n_0 ;
  wire \storage_data1[22]_i_1_n_0 ;
  wire \storage_data1[23]_i_1_n_0 ;
  wire \storage_data1[24]_i_1_n_0 ;
  wire \storage_data1[25]_i_1_n_0 ;
  wire \storage_data1[26]_i_1_n_0 ;
  wire \storage_data1[27]_i_1_n_0 ;
  wire \storage_data1[28]_i_1_n_0 ;
  wire \storage_data1[29]_i_1_n_0 ;
  wire \storage_data1[2]_i_1_n_0 ;
  wire \storage_data1[30]_i_1_n_0 ;
  wire \storage_data1[31]_i_2_n_0 ;
  wire \storage_data1[32]_i_1_n_0 ;
  wire \storage_data1[33]_i_1_n_0 ;
  wire \storage_data1[3]_i_1_n_0 ;
  wire \storage_data1[4]_i_1_n_0 ;
  wire \storage_data1[5]_i_1_n_0 ;
  wire \storage_data1[6]_i_1_n_0 ;
  wire \storage_data1[7]_i_1_n_0 ;
  wire \storage_data1[8]_i_1_n_0 ;
  wire \storage_data1[9]_i_1_n_0 ;
  wire [33:0]storage_data2;

  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axi_lite_awready),
        .I2(axi_awvalid_rs),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(m_axi_lite_awready),
        .I1(load_s1_from_s2),
        .I2(axi_awvalid_rs),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(m_axi_lite_awready),
        .I1(load_s1_from_s2),
        .I2(axi_awvalid_rs),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axi_lite_awready),
        .I2(axi_awvalid_rs),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(load_s1_from_s2),
        .R(\state[0]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(\state[0]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(\state[0]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .S(\state[0]_i_1__0_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_sync_reset),
        .Q(areset_d[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00FF00AA)) 
    s_ready_i_i_1
       (.I0(s_ready_i_i_2_n_0),
        .I1(s_ready_i04_out),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(areset_d[0]),
        .I4(areset_d[1]),
        .I5(axi_awready_rs),
        .O(s_ready_i_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    s_ready_i_i_2
       (.I0(load_s1_from_s2),
        .I1(m_axi_lite_awready),
        .O(s_ready_i_i_2_n_0));
  FDRE s_ready_i_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(axi_awready_rs),
        .R(lite_sync_reset));
  LUT3 #(
    .INIT(8'hBA)) 
    \state[0]_i_1__0 
       (.I0(lite_sync_reset),
        .I1(areset_d[0]),
        .I2(areset_d[1]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA88A288AA808080)) 
    \state[0]_i_2 
       (.I0(s_ready_i15_out),
        .I1(axi_awvalid_rs),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(m_axi_lite_awready),
        .I4(load_s1_from_s2),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F40)) 
    \state[0]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(m_axi_lite_awready),
        .I2(m_axi_lite_awvalid),
        .I3(axi_awvalid_rs),
        .O(\state[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_4 
       (.I0(areset_d[0]),
        .I1(areset_d[1]),
        .O(s_ready_i15_out));
  LUT4 #(
    .INIT(16'hCFE0)) 
    \state[1]_i_1__0 
       (.I0(\state_reg_n_0_[1] ),
        .I1(m_axi_lite_awready),
        .I2(m_axi_lite_awvalid),
        .I3(axi_awvalid_rs),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\state[0]_i_3_n_0 ),
        .Q(m_axi_lite_awvalid),
        .R(\state[0]_i_1__0_n_0 ));
  FDSE \state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2_n_0 ),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(\state[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[0]_i_1 
       (.I0(storage_data2[0]),
        .I1(Q[0]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[10]_i_1 
       (.I0(storage_data2[10]),
        .I1(Q[10]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[11]_i_1 
       (.I0(storage_data2[11]),
        .I1(Q[11]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[12]_i_1 
       (.I0(storage_data2[12]),
        .I1(Q[12]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[13]_i_1 
       (.I0(storage_data2[13]),
        .I1(Q[13]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[14]_i_1 
       (.I0(storage_data2[14]),
        .I1(Q[14]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[15]_i_1 
       (.I0(storage_data2[15]),
        .I1(Q[15]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[16]_i_1 
       (.I0(storage_data2[16]),
        .I1(Q[16]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[17]_i_1 
       (.I0(storage_data2[17]),
        .I1(Q[17]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[18]_i_1 
       (.I0(storage_data2[18]),
        .I1(Q[18]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[19]_i_1 
       (.I0(storage_data2[19]),
        .I1(Q[19]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[1]_i_1 
       (.I0(storage_data2[1]),
        .I1(Q[1]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[20]_i_1 
       (.I0(storage_data2[20]),
        .I1(Q[20]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[21]_i_1 
       (.I0(storage_data2[21]),
        .I1(Q[21]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[22]_i_1 
       (.I0(storage_data2[22]),
        .I1(Q[22]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[23]_i_1 
       (.I0(storage_data2[23]),
        .I1(Q[23]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[24]_i_1 
       (.I0(storage_data2[24]),
        .I1(Q[24]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[25]_i_1 
       (.I0(storage_data2[25]),
        .I1(Q[25]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[26]_i_1 
       (.I0(storage_data2[26]),
        .I1(Q[26]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[27]_i_1 
       (.I0(storage_data2[27]),
        .I1(Q[27]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[28]_i_1 
       (.I0(storage_data2[28]),
        .I1(Q[28]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[29]_i_1 
       (.I0(storage_data2[29]),
        .I1(Q[29]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[2]_i_1 
       (.I0(storage_data2[2]),
        .I1(Q[2]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[30]_i_1 
       (.I0(storage_data2[30]),
        .I1(Q[30]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA0E0A0)) 
    \storage_data1[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(axi_awvalid_rs),
        .I3(m_axi_lite_awready),
        .I4(load_s1_from_s2),
        .O(storage_data1));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[31]_i_2 
       (.I0(storage_data2[31]),
        .I1(Q[31]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[32]_i_1 
       (.I0(storage_data2[32]),
        .I1(Q[32]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[33]_i_1 
       (.I0(storage_data2[33]),
        .I1(Q[33]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[3]_i_1 
       (.I0(storage_data2[3]),
        .I1(Q[3]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[4]_i_1 
       (.I0(storage_data2[4]),
        .I1(Q[4]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[5]_i_1 
       (.I0(storage_data2[5]),
        .I1(Q[5]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[6]_i_1 
       (.I0(storage_data2[6]),
        .I1(Q[6]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[7]_i_1 
       (.I0(storage_data2[7]),
        .I1(Q[7]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[8]_i_1 
       (.I0(storage_data2[8]),
        .I1(Q[8]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[9]_i_1 
       (.I0(storage_data2[9]),
        .I1(Q[9]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[9]_i_1_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[0]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [0]),
        .R(1'b0));
  FDRE \storage_data1_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[10]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [10]),
        .R(1'b0));
  FDRE \storage_data1_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[11]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [11]),
        .R(1'b0));
  FDRE \storage_data1_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[12]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [12]),
        .R(1'b0));
  FDRE \storage_data1_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[13]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [13]),
        .R(1'b0));
  FDRE \storage_data1_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[14]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [14]),
        .R(1'b0));
  FDRE \storage_data1_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[15]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [15]),
        .R(1'b0));
  FDRE \storage_data1_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[16]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [16]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[17]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [17]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[18]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [18]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[19]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [19]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[1]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [1]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[20]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [20]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[21]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [21]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[22]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [22]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[23]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [23]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[24]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [24]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[25]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [25]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[26]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [26]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[27]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [27]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[28]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [28]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[29]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [29]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[2]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [2]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[30]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [30]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[31]_i_2_n_0 ),
        .Q(\m_axi_lite_awprot[1] [31]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[32]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [32]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[33]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [33]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[3]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [3]),
        .R(1'b0));
  FDRE \storage_data1_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[4]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [4]),
        .R(1'b0));
  FDRE \storage_data1_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[5]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [5]),
        .R(1'b0));
  FDRE \storage_data1_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[6]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [6]),
        .R(1'b0));
  FDRE \storage_data1_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[7]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [7]),
        .R(1'b0));
  FDRE \storage_data1_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[8]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [8]),
        .R(1'b0));
  FDRE \storage_data1_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[9]_i_1_n_0 ),
        .Q(\m_axi_lite_awprot[1] [9]),
        .R(1'b0));
  FDRE \storage_data2_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(storage_data2[0]),
        .R(1'b0));
  FDRE \storage_data2_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(storage_data2[10]),
        .R(1'b0));
  FDRE \storage_data2_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(storage_data2[11]),
        .R(1'b0));
  FDRE \storage_data2_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(storage_data2[12]),
        .R(1'b0));
  FDRE \storage_data2_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(storage_data2[13]),
        .R(1'b0));
  FDRE \storage_data2_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(storage_data2[14]),
        .R(1'b0));
  FDRE \storage_data2_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(storage_data2[15]),
        .R(1'b0));
  FDRE \storage_data2_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(storage_data2[16]),
        .R(1'b0));
  FDRE \storage_data2_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(storage_data2[17]),
        .R(1'b0));
  FDRE \storage_data2_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(storage_data2[18]),
        .R(1'b0));
  FDRE \storage_data2_reg[19] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(storage_data2[19]),
        .R(1'b0));
  FDRE \storage_data2_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(storage_data2[1]),
        .R(1'b0));
  FDRE \storage_data2_reg[20] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(storage_data2[20]),
        .R(1'b0));
  FDRE \storage_data2_reg[21] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(storage_data2[21]),
        .R(1'b0));
  FDRE \storage_data2_reg[22] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(storage_data2[22]),
        .R(1'b0));
  FDRE \storage_data2_reg[23] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(storage_data2[23]),
        .R(1'b0));
  FDRE \storage_data2_reg[24] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(storage_data2[24]),
        .R(1'b0));
  FDRE \storage_data2_reg[25] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(storage_data2[25]),
        .R(1'b0));
  FDRE \storage_data2_reg[26] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[26]),
        .Q(storage_data2[26]),
        .R(1'b0));
  FDRE \storage_data2_reg[27] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[27]),
        .Q(storage_data2[27]),
        .R(1'b0));
  FDRE \storage_data2_reg[28] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[28]),
        .Q(storage_data2[28]),
        .R(1'b0));
  FDRE \storage_data2_reg[29] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[29]),
        .Q(storage_data2[29]),
        .R(1'b0));
  FDRE \storage_data2_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(storage_data2[2]),
        .R(1'b0));
  FDRE \storage_data2_reg[30] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[30]),
        .Q(storage_data2[30]),
        .R(1'b0));
  FDRE \storage_data2_reg[31] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[31]),
        .Q(storage_data2[31]),
        .R(1'b0));
  FDRE \storage_data2_reg[32] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[32]),
        .Q(storage_data2[32]),
        .R(1'b0));
  FDRE \storage_data2_reg[33] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[33]),
        .Q(storage_data2[33]),
        .R(1'b0));
  FDRE \storage_data2_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(storage_data2[3]),
        .R(1'b0));
  FDRE \storage_data2_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(storage_data2[4]),
        .R(1'b0));
  FDRE \storage_data2_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(storage_data2[5]),
        .R(1'b0));
  FDRE \storage_data2_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(storage_data2[6]),
        .R(1'b0));
  FDRE \storage_data2_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(storage_data2[7]),
        .R(1'b0));
  FDRE \storage_data2_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(storage_data2[8]),
        .R(1'b0));
  FDRE \storage_data2_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(storage_data2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_asitv10_axisc_register_slice" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_asitv10_axisc_register_slice__parameterized0
   (m_axi_lite_wvalid,
    axi_wready_rs,
    \m_axi_lite_wstrb[3] ,
    lite_sync_reset,
    m_axi_lite_wready,
    axi_wvalid_rs,
    \ch0_data_out_reg[35] ,
    m_axi_lite_aclk,
    s_ready_i04_out,
    E);
  output m_axi_lite_wvalid;
  output axi_wready_rs;
  output [35:0]\m_axi_lite_wstrb[3] ;
  input lite_sync_reset;
  input m_axi_lite_wready;
  input axi_wvalid_rs;
  input [35:0]\ch0_data_out_reg[35] ;
  input m_axi_lite_aclk;
  input s_ready_i04_out;
  input [0:0]E;

  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_1__1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [1:0]areset_d;
  wire axi_wready_rs;
  wire axi_wvalid_rs;
  wire [35:0]\ch0_data_out_reg[35] ;
  wire lite_sync_reset;
  (* RTL_KEEP = "yes" *) wire load_s1_from_s2;
  wire m_axi_lite_aclk;
  wire m_axi_lite_wready;
  wire [35:0]\m_axi_lite_wstrb[3] ;
  wire m_axi_lite_wvalid;
  wire s_ready_i04_out;
  wire s_ready_i15_out;
  wire s_ready_i_i_1_n_0;
  wire s_ready_i_i_2__0_n_0;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[0]_i_2__1_n_0 ;
  wire \state[0]_i_3__1_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire \state_reg_n_0_[1] ;
  wire storage_data1;
  wire \storage_data1[0]_i_1__1_n_0 ;
  wire \storage_data1[10]_i_1__1_n_0 ;
  wire \storage_data1[11]_i_1__1_n_0 ;
  wire \storage_data1[12]_i_1__1_n_0 ;
  wire \storage_data1[13]_i_1__1_n_0 ;
  wire \storage_data1[14]_i_1__1_n_0 ;
  wire \storage_data1[15]_i_1__1_n_0 ;
  wire \storage_data1[16]_i_1__1_n_0 ;
  wire \storage_data1[17]_i_1__1_n_0 ;
  wire \storage_data1[18]_i_1__1_n_0 ;
  wire \storage_data1[19]_i_1__1_n_0 ;
  wire \storage_data1[1]_i_1__1_n_0 ;
  wire \storage_data1[20]_i_1__1_n_0 ;
  wire \storage_data1[21]_i_1__1_n_0 ;
  wire \storage_data1[22]_i_1__1_n_0 ;
  wire \storage_data1[23]_i_1__1_n_0 ;
  wire \storage_data1[24]_i_1__1_n_0 ;
  wire \storage_data1[25]_i_1__1_n_0 ;
  wire \storage_data1[26]_i_1__1_n_0 ;
  wire \storage_data1[27]_i_1__1_n_0 ;
  wire \storage_data1[28]_i_1__1_n_0 ;
  wire \storage_data1[29]_i_1__1_n_0 ;
  wire \storage_data1[2]_i_1__1_n_0 ;
  wire \storage_data1[30]_i_1__1_n_0 ;
  wire \storage_data1[31]_i_2__1_n_0 ;
  wire \storage_data1[32]_i_1__1_n_0 ;
  wire \storage_data1[33]_i_1__1_n_0 ;
  wire \storage_data1[34]_i_1_n_0 ;
  wire \storage_data1[35]_i_1_n_0 ;
  wire \storage_data1[3]_i_1__1_n_0 ;
  wire \storage_data1[4]_i_1__1_n_0 ;
  wire \storage_data1[5]_i_1__1_n_0 ;
  wire \storage_data1[6]_i_1__1_n_0 ;
  wire \storage_data1[7]_i_1__1_n_0 ;
  wire \storage_data1[8]_i_1__1_n_0 ;
  wire \storage_data1[9]_i_1__1_n_0 ;
  wire \storage_data2_reg_n_0_[0] ;
  wire \storage_data2_reg_n_0_[10] ;
  wire \storage_data2_reg_n_0_[11] ;
  wire \storage_data2_reg_n_0_[12] ;
  wire \storage_data2_reg_n_0_[13] ;
  wire \storage_data2_reg_n_0_[14] ;
  wire \storage_data2_reg_n_0_[15] ;
  wire \storage_data2_reg_n_0_[16] ;
  wire \storage_data2_reg_n_0_[17] ;
  wire \storage_data2_reg_n_0_[18] ;
  wire \storage_data2_reg_n_0_[19] ;
  wire \storage_data2_reg_n_0_[1] ;
  wire \storage_data2_reg_n_0_[20] ;
  wire \storage_data2_reg_n_0_[21] ;
  wire \storage_data2_reg_n_0_[22] ;
  wire \storage_data2_reg_n_0_[23] ;
  wire \storage_data2_reg_n_0_[24] ;
  wire \storage_data2_reg_n_0_[25] ;
  wire \storage_data2_reg_n_0_[26] ;
  wire \storage_data2_reg_n_0_[27] ;
  wire \storage_data2_reg_n_0_[28] ;
  wire \storage_data2_reg_n_0_[29] ;
  wire \storage_data2_reg_n_0_[2] ;
  wire \storage_data2_reg_n_0_[30] ;
  wire \storage_data2_reg_n_0_[31] ;
  wire \storage_data2_reg_n_0_[32] ;
  wire \storage_data2_reg_n_0_[33] ;
  wire \storage_data2_reg_n_0_[34] ;
  wire \storage_data2_reg_n_0_[35] ;
  wire \storage_data2_reg_n_0_[3] ;
  wire \storage_data2_reg_n_0_[4] ;
  wire \storage_data2_reg_n_0_[5] ;
  wire \storage_data2_reg_n_0_[6] ;
  wire \storage_data2_reg_n_0_[7] ;
  wire \storage_data2_reg_n_0_[8] ;
  wire \storage_data2_reg_n_0_[9] ;

  LUT3 #(
    .INIT(8'h20)) 
    \FSM_onehot_state[0]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axi_lite_wready),
        .I2(axi_wvalid_rs),
        .O(\FSM_onehot_state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(m_axi_lite_wready),
        .I1(load_s1_from_s2),
        .I2(axi_wvalid_rs),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_state[2]_i_1__1 
       (.I0(m_axi_lite_wready),
        .I1(load_s1_from_s2),
        .I2(axi_wvalid_rs),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_state[3]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axi_lite_wready),
        .I2(axi_wvalid_rs),
        .O(\FSM_onehot_state[3]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__1_n_0 ),
        .Q(load_s1_from_s2),
        .R(\state[0]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__1_n_0 ),
        .D(\FSM_onehot_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(\state[0]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__1_n_0 ),
        .D(\FSM_onehot_state[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(\state[0]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:1000,TWO:0001,iSTATE:0100,ONE:0010" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .S(\state[0]_i_1__2_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_sync_reset),
        .Q(areset_d[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \areset_d_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(areset_d[0]),
        .Q(areset_d[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00FF00AA)) 
    s_ready_i_i_1
       (.I0(s_ready_i_i_2__0_n_0),
        .I1(s_ready_i04_out),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(areset_d[0]),
        .I4(areset_d[1]),
        .I5(axi_wready_rs),
        .O(s_ready_i_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    s_ready_i_i_2__0
       (.I0(load_s1_from_s2),
        .I1(m_axi_lite_wready),
        .O(s_ready_i_i_2__0_n_0));
  FDRE s_ready_i_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1_n_0),
        .Q(axi_wready_rs),
        .R(lite_sync_reset));
  LUT3 #(
    .INIT(8'hBA)) 
    \state[0]_i_1__2 
       (.I0(lite_sync_reset),
        .I1(areset_d[0]),
        .I2(areset_d[1]),
        .O(\state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA88A288AA808080)) 
    \state[0]_i_2__1 
       (.I0(s_ready_i15_out),
        .I1(axi_wvalid_rs),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(m_axi_lite_wready),
        .I4(load_s1_from_s2),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\state[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h6F40)) 
    \state[0]_i_3__1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(m_axi_lite_wready),
        .I2(m_axi_lite_wvalid),
        .I3(axi_wvalid_rs),
        .O(\state[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \state[0]_i_4__1 
       (.I0(areset_d[0]),
        .I1(areset_d[1]),
        .O(s_ready_i15_out));
  LUT4 #(
    .INIT(16'hCFE0)) 
    \state[1]_i_1__2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(m_axi_lite_wready),
        .I2(m_axi_lite_wvalid),
        .I3(axi_wvalid_rs),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__1_n_0 ),
        .D(\state[0]_i_3__1_n_0 ),
        .Q(m_axi_lite_wvalid),
        .R(\state[0]_i_1__2_n_0 ));
  FDSE \state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[0]_i_2__1_n_0 ),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(\state[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[0]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[0] ),
        .I1(\ch0_data_out_reg[35] [0]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[10]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[10] ),
        .I1(\ch0_data_out_reg[35] [10]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[10]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[11]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[11] ),
        .I1(\ch0_data_out_reg[35] [11]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[11]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[12]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[12] ),
        .I1(\ch0_data_out_reg[35] [12]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[12]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[13]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[13] ),
        .I1(\ch0_data_out_reg[35] [13]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[13]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[14]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[14] ),
        .I1(\ch0_data_out_reg[35] [14]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[14]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[15]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[15] ),
        .I1(\ch0_data_out_reg[35] [15]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[15]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[16]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[16] ),
        .I1(\ch0_data_out_reg[35] [16]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[16]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[17]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[17] ),
        .I1(\ch0_data_out_reg[35] [17]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[17]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[18]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[18] ),
        .I1(\ch0_data_out_reg[35] [18]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[18]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[19]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[19] ),
        .I1(\ch0_data_out_reg[35] [19]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[1]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[1] ),
        .I1(\ch0_data_out_reg[35] [1]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[20]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[20] ),
        .I1(\ch0_data_out_reg[35] [20]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[20]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[21]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[21] ),
        .I1(\ch0_data_out_reg[35] [21]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[21]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[22]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[22] ),
        .I1(\ch0_data_out_reg[35] [22]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[22]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[23]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[23] ),
        .I1(\ch0_data_out_reg[35] [23]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[23]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[24]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[24] ),
        .I1(\ch0_data_out_reg[35] [24]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[24]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[25]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[25] ),
        .I1(\ch0_data_out_reg[35] [25]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[25]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[26]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[26] ),
        .I1(\ch0_data_out_reg[35] [26]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[26]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[27]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[27] ),
        .I1(\ch0_data_out_reg[35] [27]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[27]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[28]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[28] ),
        .I1(\ch0_data_out_reg[35] [28]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[28]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[29]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[29] ),
        .I1(\ch0_data_out_reg[35] [29]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[29]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[2]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[2] ),
        .I1(\ch0_data_out_reg[35] [2]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[30]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[30] ),
        .I1(\ch0_data_out_reg[35] [30]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[30]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFA0E0A0)) 
    \storage_data1[31]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(axi_wvalid_rs),
        .I3(m_axi_lite_wready),
        .I4(load_s1_from_s2),
        .O(storage_data1));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[31]_i_2__1 
       (.I0(\storage_data2_reg_n_0_[31] ),
        .I1(\ch0_data_out_reg[35] [31]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[31]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[32]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[32] ),
        .I1(\ch0_data_out_reg[35] [32]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[32]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[33]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[33] ),
        .I1(\ch0_data_out_reg[35] [33]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[33]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[34]_i_1 
       (.I0(\storage_data2_reg_n_0_[34] ),
        .I1(\ch0_data_out_reg[35] [34]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[35]_i_1 
       (.I0(\storage_data2_reg_n_0_[35] ),
        .I1(\ch0_data_out_reg[35] [35]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[35]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[3]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[3] ),
        .I1(\ch0_data_out_reg[35] [3]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[3]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[4]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[4] ),
        .I1(\ch0_data_out_reg[35] [4]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[5]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[5] ),
        .I1(\ch0_data_out_reg[35] [5]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[5]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[6]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[6] ),
        .I1(\ch0_data_out_reg[35] [6]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[6]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[7]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[7] ),
        .I1(\ch0_data_out_reg[35] [7]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[8]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[8] ),
        .I1(\ch0_data_out_reg[35] [8]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \storage_data1[9]_i_1__1 
       (.I0(\storage_data2_reg_n_0_[9] ),
        .I1(\ch0_data_out_reg[35] [9]),
        .I2(load_s1_from_s2),
        .O(\storage_data1[9]_i_1__1_n_0 ));
  FDRE \storage_data1_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[0]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [0]),
        .R(1'b0));
  FDRE \storage_data1_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[10]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [10]),
        .R(1'b0));
  FDRE \storage_data1_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[11]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [11]),
        .R(1'b0));
  FDRE \storage_data1_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[12]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [12]),
        .R(1'b0));
  FDRE \storage_data1_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[13]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [13]),
        .R(1'b0));
  FDRE \storage_data1_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[14]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [14]),
        .R(1'b0));
  FDRE \storage_data1_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[15]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [15]),
        .R(1'b0));
  FDRE \storage_data1_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[16]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [16]),
        .R(1'b0));
  FDRE \storage_data1_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[17]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [17]),
        .R(1'b0));
  FDRE \storage_data1_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[18]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [18]),
        .R(1'b0));
  FDRE \storage_data1_reg[19] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[19]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [19]),
        .R(1'b0));
  FDRE \storage_data1_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[1]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [1]),
        .R(1'b0));
  FDRE \storage_data1_reg[20] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[20]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [20]),
        .R(1'b0));
  FDRE \storage_data1_reg[21] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[21]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [21]),
        .R(1'b0));
  FDRE \storage_data1_reg[22] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[22]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [22]),
        .R(1'b0));
  FDRE \storage_data1_reg[23] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[23]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [23]),
        .R(1'b0));
  FDRE \storage_data1_reg[24] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[24]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [24]),
        .R(1'b0));
  FDRE \storage_data1_reg[25] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[25]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [25]),
        .R(1'b0));
  FDRE \storage_data1_reg[26] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[26]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [26]),
        .R(1'b0));
  FDRE \storage_data1_reg[27] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[27]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [27]),
        .R(1'b0));
  FDRE \storage_data1_reg[28] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[28]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [28]),
        .R(1'b0));
  FDRE \storage_data1_reg[29] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[29]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [29]),
        .R(1'b0));
  FDRE \storage_data1_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[2]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [2]),
        .R(1'b0));
  FDRE \storage_data1_reg[30] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[30]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [30]),
        .R(1'b0));
  FDRE \storage_data1_reg[31] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[31]_i_2__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [31]),
        .R(1'b0));
  FDRE \storage_data1_reg[32] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[32]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [32]),
        .R(1'b0));
  FDRE \storage_data1_reg[33] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[33]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [33]),
        .R(1'b0));
  FDRE \storage_data1_reg[34] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[34]_i_1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [34]),
        .R(1'b0));
  FDRE \storage_data1_reg[35] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[35]_i_1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [35]),
        .R(1'b0));
  FDRE \storage_data1_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[3]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [3]),
        .R(1'b0));
  FDRE \storage_data1_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[4]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [4]),
        .R(1'b0));
  FDRE \storage_data1_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[5]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [5]),
        .R(1'b0));
  FDRE \storage_data1_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[6]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [6]),
        .R(1'b0));
  FDRE \storage_data1_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[7]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [7]),
        .R(1'b0));
  FDRE \storage_data1_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[8]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [8]),
        .R(1'b0));
  FDRE \storage_data1_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(storage_data1),
        .D(\storage_data1[9]_i_1__1_n_0 ),
        .Q(\m_axi_lite_wstrb[3] [9]),
        .R(1'b0));
  FDRE \storage_data2_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [0]),
        .Q(\storage_data2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \storage_data2_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [10]),
        .Q(\storage_data2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \storage_data2_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [11]),
        .Q(\storage_data2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \storage_data2_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [12]),
        .Q(\storage_data2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \storage_data2_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [13]),
        .Q(\storage_data2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \storage_data2_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [14]),
        .Q(\storage_data2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \storage_data2_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [15]),
        .Q(\storage_data2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \storage_data2_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [16]),
        .Q(\storage_data2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \storage_data2_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [17]),
        .Q(\storage_data2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \storage_data2_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [18]),
        .Q(\storage_data2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \storage_data2_reg[19] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [19]),
        .Q(\storage_data2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \storage_data2_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [1]),
        .Q(\storage_data2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \storage_data2_reg[20] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [20]),
        .Q(\storage_data2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \storage_data2_reg[21] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [21]),
        .Q(\storage_data2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \storage_data2_reg[22] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [22]),
        .Q(\storage_data2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \storage_data2_reg[23] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [23]),
        .Q(\storage_data2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \storage_data2_reg[24] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [24]),
        .Q(\storage_data2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \storage_data2_reg[25] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [25]),
        .Q(\storage_data2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \storage_data2_reg[26] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [26]),
        .Q(\storage_data2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \storage_data2_reg[27] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [27]),
        .Q(\storage_data2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \storage_data2_reg[28] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [28]),
        .Q(\storage_data2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \storage_data2_reg[29] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [29]),
        .Q(\storage_data2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \storage_data2_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [2]),
        .Q(\storage_data2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \storage_data2_reg[30] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [30]),
        .Q(\storage_data2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \storage_data2_reg[31] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [31]),
        .Q(\storage_data2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \storage_data2_reg[32] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [32]),
        .Q(\storage_data2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \storage_data2_reg[33] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [33]),
        .Q(\storage_data2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \storage_data2_reg[34] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [34]),
        .Q(\storage_data2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \storage_data2_reg[35] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [35]),
        .Q(\storage_data2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \storage_data2_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [3]),
        .Q(\storage_data2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \storage_data2_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [4]),
        .Q(\storage_data2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \storage_data2_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [5]),
        .Q(\storage_data2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \storage_data2_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [6]),
        .Q(\storage_data2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \storage_data2_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [7]),
        .Q(\storage_data2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \storage_data2_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [8]),
        .Q(\storage_data2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \storage_data2_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(E),
        .D(\ch0_data_out_reg[35] [9]),
        .Q(\storage_data2_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo
   (full,
    prog_full,
    wr_rst_busy,
    \m_axi_araddr[31] ,
    E,
    m_axi_arvalid,
    rst,
    clk_ph_out,
    din,
    m_aclk,
    ar_ch_data_valid,
    p_0_in,
    m_axi_arready);
  output full;
  output prog_full;
  output wr_rst_busy;
  output [51:0]\m_axi_araddr[31] ;
  output [0:0]E;
  output m_axi_arvalid;
  input rst;
  input clk_ph_out;
  input [51:0]din;
  input m_aclk;
  input ar_ch_data_valid;
  input p_0_in;
  input m_axi_arready;

  wire [0:0]E;
  wire ar_ch_data_valid;
  wire clk_ph_out;
  wire [51:0]din;
  wire full;
  wire m_aclk;
  wire [51:0]\m_axi_araddr[31] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire p_0_in;
  wire prog_full;
  wire rst;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_xpm_fifo_async xpm_fifo_async_inst
       (.E(E),
        .ar_ch_data_valid(ar_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .din(din),
        .full(full),
        .m_aclk(m_aclk),
        .\m_axi_araddr[31] (\m_axi_araddr[31] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_async_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized0
   (full,
    prog_full,
    wr_rst_busy,
    \m_axi_wdata[31] ,
    E,
    m_axi_wvalid,
    rst,
    clk_ph_out,
    din,
    m_aclk,
    wd_ch_data_valid,
    p_0_in,
    m_axi_wready);
  output full;
  output prog_full;
  output wr_rst_busy;
  output [37:0]\m_axi_wdata[31] ;
  output [0:0]E;
  output m_axi_wvalid;
  input rst;
  input clk_ph_out;
  input [37:0]din;
  input m_aclk;
  input wd_ch_data_valid;
  input p_0_in;
  input m_axi_wready;

  wire [0:0]E;
  wire clk_ph_out;
  wire [37:0]din;
  wire full;
  wire m_aclk;
  wire [37:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire p_0_in;
  wire prog_full;
  wire rst;
  wire wd_ch_data_valid;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized0 xpm_fifo_async_inst
       (.E(E),
        .clk_ph_out(clk_ph_out),
        .din(din),
        .full(full),
        .m_aclk(m_aclk),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .wd_ch_data_valid(wd_ch_data_valid),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_async_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized1
   (dout,
    empty,
    p_12_in,
    \tdm_data_out_reg[16] ,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[18] ,
    \tdm_data_out_reg[19] ,
    \tdm_data_out_reg[20] ,
    \tdm_data_out_reg[21] ,
    \tdm_data_out_reg[22] ,
    \tdm_data_out_reg[23] ,
    \tdm_data_out_reg[24] ,
    \tdm_data_out_reg[25] ,
    m_axi_rready,
    out,
    m_aclk,
    din,
    clk_ph_out,
    int_ch1_ready,
    \mux_by_2.data_count_reg[1] ,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    \mux_by_2.data_count_reg[0] ,
    m_axi_rvalid);
  output [23:0]dout;
  output empty;
  output p_12_in;
  output \tdm_data_out_reg[16] ;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[18] ;
  output \tdm_data_out_reg[19] ;
  output \tdm_data_out_reg[20] ;
  output \tdm_data_out_reg[21] ;
  output \tdm_data_out_reg[22] ;
  output \tdm_data_out_reg[23] ;
  output \tdm_data_out_reg[24] ;
  output \tdm_data_out_reg[25] ;
  output m_axi_rready;
  input out;
  input m_aclk;
  input [42:0]din;
  input clk_ph_out;
  input int_ch1_ready;
  input \mux_by_2.data_count_reg[1] ;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input \mux_by_2.data_count_reg[0] ;
  input m_axi_rvalid;

  wire clk_ph_out;
  wire [0:0]\ctrl_info_reg[0] ;
  wire [42:0]din;
  wire [23:0]dout;
  wire empty;
  wire int_ch1_ready;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \mux_by_2.data_count_reg[0] ;
  wire \mux_by_2.data_count_reg[1] ;
  wire out;
  wire p_12_in;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[18] ;
  wire \tdm_data_out_reg[19] ;
  wire \tdm_data_out_reg[20] ;
  wire \tdm_data_out_reg[21] ;
  wire \tdm_data_out_reg[22] ;
  wire \tdm_data_out_reg[23] ;
  wire \tdm_data_out_reg[24] ;
  wire \tdm_data_out_reg[25] ;
  wire tx_phy_ready;

  v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized1 xpm_fifo_async_inst
       (.clk_ph_out(clk_ph_out),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .int_ch1_ready(int_ch1_ready),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\mux_by_2.data_count_reg[0] (\mux_by_2.data_count_reg[0] ),
        .\mux_by_2.data_count_reg[1] (\mux_by_2.data_count_reg[1] ),
        .out(out),
        .p_12_in(p_12_in),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[18] (\tdm_data_out_reg[18] ),
        .\tdm_data_out_reg[19] (\tdm_data_out_reg[19] ),
        .\tdm_data_out_reg[20] (\tdm_data_out_reg[20] ),
        .\tdm_data_out_reg[21] (\tdm_data_out_reg[21] ),
        .\tdm_data_out_reg[22] (\tdm_data_out_reg[22] ),
        .\tdm_data_out_reg[23] (\tdm_data_out_reg[23] ),
        .\tdm_data_out_reg[24] (\tdm_data_out_reg[24] ),
        .\tdm_data_out_reg[25] (\tdm_data_out_reg[25] ),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_async_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized2
   (dout,
    empty,
    int_ch1_ready5__1,
    m_axi_bready,
    out,
    m_aclk,
    \m_axi_bresp[1] ,
    clk_ph_out,
    rd_en,
    tx_phy_ready,
    Q,
    m_axi_bvalid);
  output [9:0]dout;
  output empty;
  output int_ch1_ready5__1;
  output m_axi_bready;
  input out;
  input m_aclk;
  input [9:0]\m_axi_bresp[1] ;
  input clk_ph_out;
  input rd_en;
  input tx_phy_ready;
  input [0:0]Q;
  input m_axi_bvalid;

  wire [0:0]Q;
  wire clk_ph_out;
  wire [9:0]dout;
  wire empty;
  wire int_ch1_ready5__1;
  wire m_aclk;
  wire m_axi_bready;
  wire [9:0]\m_axi_bresp[1] ;
  wire m_axi_bvalid;
  wire out;
  wire rd_en;
  wire tx_phy_ready;

  v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized2 xpm_fifo_async_inst
       (.Q(Q),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .empty(empty),
        .int_ch1_ready5__1(int_ch1_ready5__1),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .\m_axi_bresp[1] (\m_axi_bresp[1] ),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .rd_en(rd_en),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_async_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized3
   (dout,
    empty,
    ch0_valid_out_reg,
    ch1_valid_out_reg,
    ch2_valid_out_reg,
    D,
    rst,
    clk_ph_out,
    Q,
    m_axi_lite_aclk,
    rd_en,
    axi_lite_rx_valid,
    \state_reg[5] ,
    axi_awready_rs,
    axi_arready_rs,
    axi_wready_rs);
  output [19:0]dout;
  output empty;
  output ch0_valid_out_reg;
  output ch1_valid_out_reg;
  output ch2_valid_out_reg;
  output [2:0]D;
  input rst;
  input clk_ph_out;
  input [19:0]Q;
  input m_axi_lite_aclk;
  input rd_en;
  input axi_lite_rx_valid;
  input [3:0]\state_reg[5] ;
  input axi_awready_rs;
  input axi_arready_rs;
  input axi_wready_rs;

  wire [2:0]D;
  wire [19:0]Q;
  wire axi_arready_rs;
  wire axi_awready_rs;
  wire axi_lite_rx_valid;
  wire axi_wready_rs;
  wire ch0_valid_out_reg;
  wire ch1_valid_out_reg;
  wire ch2_valid_out_reg;
  wire clk_ph_out;
  wire [19:0]dout;
  wire empty;
  wire m_axi_lite_aclk;
  wire rd_en;
  wire rst;
  wire [3:0]\state_reg[5] ;

  v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized3 xpm_fifo_async_inst
       (.D(D),
        .Q(Q),
        .axi_arready_rs(axi_arready_rs),
        .axi_awready_rs(axi_awready_rs),
        .axi_lite_rx_valid(axi_lite_rx_valid),
        .axi_wready_rs(axi_wready_rs),
        .ch0_valid_out_reg(ch0_valid_out_reg),
        .ch1_valid_out_reg(ch1_valid_out_reg),
        .ch2_valid_out_reg(ch2_valid_out_reg),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .empty(empty),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .rd_en(rd_en),
        .rst(rst),
        .\state_reg[5] (\state_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_async_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized3__xdcDup__1
   (prog_full,
    wr_rst_busy,
    dout,
    empty,
    \calib_intr_gen.tx_ch0_data_reg[19] ,
    \calib_intr_gen.tx_ch0_data_reg[18] ,
    \calib_intr_gen.tx_ch0_data_reg[17] ,
    \calib_intr_gen.tx_ch0_data_reg[16] ,
    \calib_intr_gen.tx_ch0_data_reg[15] ,
    \calib_intr_gen.tx_ch0_data_reg[14] ,
    \calib_intr_gen.tx_ch0_data_reg[13] ,
    \calib_intr_gen.tx_ch0_data_reg[12] ,
    \calib_intr_gen.tx_ch0_data_reg[11] ,
    \calib_intr_gen.tx_ch0_data_reg[10] ,
    \calib_intr_gen.tx_ch0_data_reg[9] ,
    \calib_intr_gen.tx_ch0_data_reg[8] ,
    \calib_intr_gen.tx_ch0_data_reg[7] ,
    \calib_intr_gen.tx_ch0_data_reg[6] ,
    \calib_intr_gen.tx_ch0_data_reg[5] ,
    \calib_intr_gen.tx_ch0_data_reg[4] ,
    out,
    m_axi_lite_aclk,
    Q,
    clk_ph_out,
    rd_en,
    rx_user_reset,
    tx_fifo_we);
  output prog_full;
  output wr_rst_busy;
  output [3:0]dout;
  output empty;
  output \calib_intr_gen.tx_ch0_data_reg[19] ;
  output \calib_intr_gen.tx_ch0_data_reg[18] ;
  output \calib_intr_gen.tx_ch0_data_reg[17] ;
  output \calib_intr_gen.tx_ch0_data_reg[16] ;
  output \calib_intr_gen.tx_ch0_data_reg[15] ;
  output \calib_intr_gen.tx_ch0_data_reg[14] ;
  output \calib_intr_gen.tx_ch0_data_reg[13] ;
  output \calib_intr_gen.tx_ch0_data_reg[12] ;
  output \calib_intr_gen.tx_ch0_data_reg[11] ;
  output \calib_intr_gen.tx_ch0_data_reg[10] ;
  output \calib_intr_gen.tx_ch0_data_reg[9] ;
  output \calib_intr_gen.tx_ch0_data_reg[8] ;
  output \calib_intr_gen.tx_ch0_data_reg[7] ;
  output \calib_intr_gen.tx_ch0_data_reg[6] ;
  output \calib_intr_gen.tx_ch0_data_reg[5] ;
  output \calib_intr_gen.tx_ch0_data_reg[4] ;
  input out;
  input m_axi_lite_aclk;
  input [18:0]Q;
  input clk_ph_out;
  input rd_en;
  input rx_user_reset;
  input tx_fifo_we;

  wire [18:0]Q;
  wire \calib_intr_gen.tx_ch0_data_reg[10] ;
  wire \calib_intr_gen.tx_ch0_data_reg[11] ;
  wire \calib_intr_gen.tx_ch0_data_reg[12] ;
  wire \calib_intr_gen.tx_ch0_data_reg[13] ;
  wire \calib_intr_gen.tx_ch0_data_reg[14] ;
  wire \calib_intr_gen.tx_ch0_data_reg[15] ;
  wire \calib_intr_gen.tx_ch0_data_reg[16] ;
  wire \calib_intr_gen.tx_ch0_data_reg[17] ;
  wire \calib_intr_gen.tx_ch0_data_reg[18] ;
  wire \calib_intr_gen.tx_ch0_data_reg[19] ;
  wire \calib_intr_gen.tx_ch0_data_reg[4] ;
  wire \calib_intr_gen.tx_ch0_data_reg[5] ;
  wire \calib_intr_gen.tx_ch0_data_reg[6] ;
  wire \calib_intr_gen.tx_ch0_data_reg[7] ;
  wire \calib_intr_gen.tx_ch0_data_reg[8] ;
  wire \calib_intr_gen.tx_ch0_data_reg[9] ;
  wire clk_ph_out;
  wire [3:0]dout;
  wire empty;
  wire m_axi_lite_aclk;
  wire out;
  wire prog_full;
  wire rd_en;
  wire rx_user_reset;
  wire tx_fifo_we;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_xpm_fifo_async__parameterized3__xdcDup__1 xpm_fifo_async_inst
       (.Q(Q),
        .\calib_intr_gen.tx_ch0_data_reg[10] (\calib_intr_gen.tx_ch0_data_reg[10] ),
        .\calib_intr_gen.tx_ch0_data_reg[11] (\calib_intr_gen.tx_ch0_data_reg[11] ),
        .\calib_intr_gen.tx_ch0_data_reg[12] (\calib_intr_gen.tx_ch0_data_reg[12] ),
        .\calib_intr_gen.tx_ch0_data_reg[13] (\calib_intr_gen.tx_ch0_data_reg[13] ),
        .\calib_intr_gen.tx_ch0_data_reg[14] (\calib_intr_gen.tx_ch0_data_reg[14] ),
        .\calib_intr_gen.tx_ch0_data_reg[15] (\calib_intr_gen.tx_ch0_data_reg[15] ),
        .\calib_intr_gen.tx_ch0_data_reg[16] (\calib_intr_gen.tx_ch0_data_reg[16] ),
        .\calib_intr_gen.tx_ch0_data_reg[17] (\calib_intr_gen.tx_ch0_data_reg[17] ),
        .\calib_intr_gen.tx_ch0_data_reg[18] (\calib_intr_gen.tx_ch0_data_reg[18] ),
        .\calib_intr_gen.tx_ch0_data_reg[19] (\calib_intr_gen.tx_ch0_data_reg[19] ),
        .\calib_intr_gen.tx_ch0_data_reg[4] (\calib_intr_gen.tx_ch0_data_reg[4] ),
        .\calib_intr_gen.tx_ch0_data_reg[5] (\calib_intr_gen.tx_ch0_data_reg[5] ),
        .\calib_intr_gen.tx_ch0_data_reg[6] (\calib_intr_gen.tx_ch0_data_reg[6] ),
        .\calib_intr_gen.tx_ch0_data_reg[7] (\calib_intr_gen.tx_ch0_data_reg[7] ),
        .\calib_intr_gen.tx_ch0_data_reg[8] (\calib_intr_gen.tx_ch0_data_reg[8] ),
        .\calib_intr_gen.tx_ch0_data_reg[9] (\calib_intr_gen.tx_ch0_data_reg[9] ),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .empty(empty),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .out(out),
        .prog_full(prog_full),
        .rd_en(rd_en),
        .rx_user_reset(rx_user_reset),
        .tx_fifo_we(tx_fifo_we),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_async_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__xdcDup__1
   (full,
    prog_full,
    wr_rst_busy,
    dout,
    E,
    m_axi_awvalid,
    rst,
    clk_ph_out,
    din,
    m_aclk,
    aw_ch_data_valid,
    p_0_in,
    m_axi_awready);
  output full;
  output prog_full;
  output wr_rst_busy;
  output [51:0]dout;
  output [0:0]E;
  output m_axi_awvalid;
  input rst;
  input clk_ph_out;
  input [51:0]din;
  input m_aclk;
  input aw_ch_data_valid;
  input p_0_in;
  input m_axi_awready;

  wire [0:0]E;
  wire aw_ch_data_valid;
  wire clk_ph_out;
  wire [51:0]din;
  wire [51:0]dout;
  wire full;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire p_0_in;
  wire prog_full;
  wire rst;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_xpm_fifo_async__xdcDup__1 xpm_fifo_async_inst
       (.E(E),
        .aw_ch_data_valid(aw_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .din(din),
        .dout(dout),
        .full(full),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .wr_rst_busy(wr_rst_busy));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo
   (prog_full,
    wr_rst_busy,
    \m_axi_araddr[31] ,
    m_axi_arvalid,
    rst,
    clk_ph_out,
    Q,
    m_aclk,
    ar_ch_data_valid,
    m_axi_arready,
    rx_user_reset);
  output prog_full;
  output wr_rst_busy;
  output [51:0]\m_axi_araddr[31] ;
  output m_axi_arvalid;
  input rst;
  input clk_ph_out;
  input [25:0]Q;
  input m_aclk;
  input ar_ch_data_valid;
  input m_axi_arready;
  input rx_user_reset;

  wire [25:0]Q;
  wire ar_ch_data_valid;
  wire clk_ph_out;
  wire full_int;
  wire m_aclk;
  wire [51:0]\m_axi_araddr[31] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire p_0_in;
  wire p_0_in1_in;
  wire [25:0]pack_data_out;
  wire prog_full;
  wire rst;
  wire rx_user_reset;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo axi_chip2chip_async_fifo_inst
       (.E(p_0_in1_in),
        .ar_ch_data_valid(ar_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .din({Q,pack_data_out}),
        .full(full_int),
        .m_aclk(m_aclk),
        .\m_axi_araddr[31] (\m_axi_araddr[31] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .wr_rst_busy(wr_rst_busy));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_packer_35 axi_chip2chip_packer_inst
       (.E(p_0_in1_in),
        .Q(pack_data_out),
        .ar_ch_data_valid(ar_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .\data_out_reg[25] (Q),
        .full(full_int),
        .p_0_in(p_0_in),
        .rx_user_reset(rx_user_reset),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_awr_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo__parameterized0
   (prog_full,
    wr_rst_busy,
    \m_axi_wdata[31] ,
    m_axi_wvalid,
    rst,
    clk_ph_out,
    \data_out_reg[18] ,
    m_aclk,
    wd_ch_data_valid,
    m_axi_wready,
    rx_user_reset);
  output prog_full;
  output wr_rst_busy;
  output [37:0]\m_axi_wdata[31] ;
  output m_axi_wvalid;
  input rst;
  input clk_ph_out;
  input [18:0]\data_out_reg[18] ;
  input m_aclk;
  input wd_ch_data_valid;
  input m_axi_wready;
  input rx_user_reset;

  wire clk_ph_out;
  wire [18:0]\data_out_reg[18] ;
  wire full_int;
  wire m_aclk;
  wire [37:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire p_0_in;
  wire p_0_in1_in;
  wire [18:0]pack_data_out;
  wire prog_full;
  wire rst;
  wire rx_user_reset;
  wire wd_ch_data_valid;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized0 axi_chip2chip_async_fifo_inst
       (.E(p_0_in1_in),
        .clk_ph_out(clk_ph_out),
        .din({\data_out_reg[18] ,pack_data_out}),
        .full(full_int),
        .m_aclk(m_aclk),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .wd_ch_data_valid(wd_ch_data_valid),
        .wr_rst_busy(wr_rst_busy));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_packer__parameterized0 axi_chip2chip_packer_inst
       (.E(p_0_in1_in),
        .Q(pack_data_out),
        .clk_ph_out(clk_ph_out),
        .\data_out_reg[18] (\data_out_reg[18] ),
        .full(full_int),
        .p_0_in(p_0_in),
        .rx_user_reset(rx_user_reset),
        .wd_ch_data_valid(wd_ch_data_valid),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_awr_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo__parameterized1
   (dout,
    empty,
    p_0_in,
    p_12_in,
    D,
    \tdm_data_out_reg[16] ,
    \mux_by_2.data_count_reg[0] ,
    \tdm_data_out_reg[17] ,
    \tdm_data_out_reg[18] ,
    \tdm_data_out_reg[19] ,
    \tdm_data_out_reg[20] ,
    \tdm_data_out_reg[21] ,
    \tdm_data_out_reg[22] ,
    \tdm_data_out_reg[23] ,
    \tdm_data_out_reg[24] ,
    \tdm_data_out_reg[25] ,
    m_axi_rready,
    out,
    m_aclk,
    din,
    clk_ph_out,
    int_ch1_ready,
    tx_phy_ready,
    \ctrl_info_reg[0] ,
    Q,
    tdm_data_out47_out,
    m_axi_rvalid,
    rx_user_reset);
  output [19:0]dout;
  output empty;
  output p_0_in;
  output p_12_in;
  output [1:0]D;
  output \tdm_data_out_reg[16] ;
  output \mux_by_2.data_count_reg[0] ;
  output \tdm_data_out_reg[17] ;
  output \tdm_data_out_reg[18] ;
  output \tdm_data_out_reg[19] ;
  output \tdm_data_out_reg[20] ;
  output \tdm_data_out_reg[21] ;
  output \tdm_data_out_reg[22] ;
  output \tdm_data_out_reg[23] ;
  output \tdm_data_out_reg[24] ;
  output \tdm_data_out_reg[25] ;
  output m_axi_rready;
  input out;
  input m_aclk;
  input [42:0]din;
  input clk_ph_out;
  input int_ch1_ready;
  input tx_phy_ready;
  input [0:0]\ctrl_info_reg[0] ;
  input [1:0]Q;
  input [0:0]tdm_data_out47_out;
  input m_axi_rvalid;
  input rx_user_reset;

  wire [1:0]D;
  wire [1:0]Q;
  wire clk_ph_out;
  wire [0:0]\ctrl_info_reg[0] ;
  wire [42:0]din;
  wire [19:0]dout;
  wire empty;
  wire int_ch1_ready;
  wire m_aclk;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire \mux_by_2.data_count_reg[0] ;
  wire out;
  wire p_0_in;
  wire p_12_in;
  wire rx_user_reset;
  wire [0:0]tdm_data_out47_out;
  wire \tdm_data_out_reg[16] ;
  wire \tdm_data_out_reg[17] ;
  wire \tdm_data_out_reg[18] ;
  wire \tdm_data_out_reg[19] ;
  wire \tdm_data_out_reg[20] ;
  wire \tdm_data_out_reg[21] ;
  wire \tdm_data_out_reg[22] ;
  wire \tdm_data_out_reg[23] ;
  wire \tdm_data_out_reg[24] ;
  wire \tdm_data_out_reg[25] ;
  wire tx_phy_ready;
  wire [43:20]unpack_data_in;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized1 axi_chip2chip_async_fifo_inst
       (.clk_ph_out(clk_ph_out),
        .\ctrl_info_reg[0] (\ctrl_info_reg[0] ),
        .din(din),
        .dout({unpack_data_in[43:42],dout[19:10],unpack_data_in[21:20],dout[9:0]}),
        .empty(empty),
        .int_ch1_ready(int_ch1_ready),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\mux_by_2.data_count_reg[0] (\mux_by_2.data_count_reg[0] ),
        .\mux_by_2.data_count_reg[1] (p_0_in),
        .out(out),
        .p_12_in(p_12_in),
        .\tdm_data_out_reg[16] (\tdm_data_out_reg[16] ),
        .\tdm_data_out_reg[17] (\tdm_data_out_reg[17] ),
        .\tdm_data_out_reg[18] (\tdm_data_out_reg[18] ),
        .\tdm_data_out_reg[19] (\tdm_data_out_reg[19] ),
        .\tdm_data_out_reg[20] (\tdm_data_out_reg[20] ),
        .\tdm_data_out_reg[21] (\tdm_data_out_reg[21] ),
        .\tdm_data_out_reg[22] (\tdm_data_out_reg[22] ),
        .\tdm_data_out_reg[23] (\tdm_data_out_reg[23] ),
        .\tdm_data_out_reg[24] (\tdm_data_out_reg[24] ),
        .\tdm_data_out_reg[25] (\tdm_data_out_reg[25] ),
        .tx_phy_ready(tx_phy_ready));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_unpacker__parameterized1 axi_chip2chip_unpacker_inst
       (.D(D),
        .Q(Q),
        .clk_ph_out(clk_ph_out),
        .dout({unpack_data_in[43:42],unpack_data_in[21:20]}),
        .empty(empty),
        .int_ch1_ready(int_ch1_ready),
        .\mux_by_2.data_count_reg[0]_0 (\mux_by_2.data_count_reg[0] ),
        .\mux_by_2.data_count_reg[0]_1 (p_0_in),
        .rx_user_reset(rx_user_reset),
        .tdm_data_out47_out(tdm_data_out47_out));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_awr_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo__xdcDup__1
   (prog_full,
    wr_rst_busy,
    dout,
    m_axi_awvalid,
    rst,
    clk_ph_out,
    Q,
    m_aclk,
    aw_ch_data_valid,
    m_axi_awready,
    rx_user_reset);
  output prog_full;
  output wr_rst_busy;
  output [51:0]dout;
  output m_axi_awvalid;
  input rst;
  input clk_ph_out;
  input [25:0]Q;
  input m_aclk;
  input aw_ch_data_valid;
  input m_axi_awready;
  input rx_user_reset;

  wire [25:0]Q;
  wire aw_ch_data_valid;
  wire clk_ph_out;
  wire [51:0]dout;
  wire full_int;
  wire m_aclk;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire p_0_in;
  wire p_0_in1_in;
  wire [25:0]pack_data_out;
  wire prog_full;
  wire rst;
  wire rx_user_reset;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__xdcDup__1 axi_chip2chip_async_fifo_inst
       (.E(p_0_in1_in),
        .aw_ch_data_valid(aw_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .din({Q,pack_data_out}),
        .dout(dout),
        .full(full_int),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .wr_rst_busy(wr_rst_busy));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_packer axi_chip2chip_packer_inst
       (.E(p_0_in1_in),
        .Q(pack_data_out),
        .aw_ch_data_valid(aw_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .\data_out_reg[25] (Q),
        .full(full_int),
        .p_0_in(p_0_in),
        .rx_user_reset(rx_user_reset),
        .wr_rst_busy(wr_rst_busy));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_b_fifo
   (dout,
    empty,
    int_ch1_ready5__1,
    m_axi_bready,
    out,
    m_aclk,
    \m_axi_bresp[1] ,
    clk_ph_out,
    rd_en,
    tx_phy_ready,
    Q,
    m_axi_bvalid);
  output [9:0]dout;
  output empty;
  output int_ch1_ready5__1;
  output m_axi_bready;
  input out;
  input m_aclk;
  input [9:0]\m_axi_bresp[1] ;
  input clk_ph_out;
  input rd_en;
  input tx_phy_ready;
  input [0:0]Q;
  input m_axi_bvalid;

  wire [0:0]Q;
  wire clk_ph_out;
  wire [9:0]dout;
  wire empty;
  wire int_ch1_ready5__1;
  wire m_aclk;
  wire m_axi_bready;
  wire [9:0]\m_axi_bresp[1] ;
  wire m_axi_bvalid;
  wire out;
  wire rd_en;
  wire tx_phy_ready;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized2 axi_chip2chip_async_fifo_inst
       (.Q(Q),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .empty(empty),
        .int_ch1_ready5__1(int_ch1_ready5__1),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .\m_axi_bresp[1] (\m_axi_bresp[1] ),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .rd_en(rd_en),
        .tx_phy_ready(tx_phy_ready));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_b_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_b_fifo__parameterized0
   (dout,
    empty,
    ch0_valid_out_reg,
    ch1_valid_out_reg,
    ch2_valid_out_reg,
    D,
    rst,
    clk_ph_out,
    Q,
    m_axi_lite_aclk,
    rd_en,
    axi_lite_rx_valid,
    \state_reg[5] ,
    axi_awready_rs,
    axi_arready_rs,
    axi_wready_rs);
  output [19:0]dout;
  output empty;
  output ch0_valid_out_reg;
  output ch1_valid_out_reg;
  output ch2_valid_out_reg;
  output [2:0]D;
  input rst;
  input clk_ph_out;
  input [19:0]Q;
  input m_axi_lite_aclk;
  input rd_en;
  input axi_lite_rx_valid;
  input [3:0]\state_reg[5] ;
  input axi_awready_rs;
  input axi_arready_rs;
  input axi_wready_rs;

  wire [2:0]D;
  wire [19:0]Q;
  wire axi_arready_rs;
  wire axi_awready_rs;
  wire axi_lite_rx_valid;
  wire axi_wready_rs;
  wire ch0_valid_out_reg;
  wire ch1_valid_out_reg;
  wire ch2_valid_out_reg;
  wire clk_ph_out;
  wire [19:0]dout;
  wire empty;
  wire m_axi_lite_aclk;
  wire rd_en;
  wire rst;
  wire [3:0]\state_reg[5] ;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized3 axi_chip2chip_async_fifo_inst
       (.D(D),
        .Q(Q),
        .axi_arready_rs(axi_arready_rs),
        .axi_awready_rs(axi_awready_rs),
        .axi_lite_rx_valid(axi_lite_rx_valid),
        .axi_wready_rs(axi_wready_rs),
        .ch0_valid_out_reg(ch0_valid_out_reg),
        .ch1_valid_out_reg(ch1_valid_out_reg),
        .ch2_valid_out_reg(ch2_valid_out_reg),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .empty(empty),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .rd_en(rd_en),
        .rst(rst),
        .\state_reg[5] (\state_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_b_fifo" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_b_fifo__parameterized0__xdcDup__1
   (prog_full,
    wr_rst_busy,
    dout,
    empty,
    \calib_intr_gen.tx_ch0_data_reg[19] ,
    \calib_intr_gen.tx_ch0_data_reg[18] ,
    \calib_intr_gen.tx_ch0_data_reg[17] ,
    \calib_intr_gen.tx_ch0_data_reg[16] ,
    \calib_intr_gen.tx_ch0_data_reg[15] ,
    \calib_intr_gen.tx_ch0_data_reg[14] ,
    \calib_intr_gen.tx_ch0_data_reg[13] ,
    \calib_intr_gen.tx_ch0_data_reg[12] ,
    \calib_intr_gen.tx_ch0_data_reg[11] ,
    \calib_intr_gen.tx_ch0_data_reg[10] ,
    \calib_intr_gen.tx_ch0_data_reg[9] ,
    \calib_intr_gen.tx_ch0_data_reg[8] ,
    \calib_intr_gen.tx_ch0_data_reg[7] ,
    \calib_intr_gen.tx_ch0_data_reg[6] ,
    \calib_intr_gen.tx_ch0_data_reg[5] ,
    \calib_intr_gen.tx_ch0_data_reg[4] ,
    out,
    m_axi_lite_aclk,
    Q,
    clk_ph_out,
    rd_en,
    rx_user_reset,
    tx_fifo_we);
  output prog_full;
  output wr_rst_busy;
  output [3:0]dout;
  output empty;
  output \calib_intr_gen.tx_ch0_data_reg[19] ;
  output \calib_intr_gen.tx_ch0_data_reg[18] ;
  output \calib_intr_gen.tx_ch0_data_reg[17] ;
  output \calib_intr_gen.tx_ch0_data_reg[16] ;
  output \calib_intr_gen.tx_ch0_data_reg[15] ;
  output \calib_intr_gen.tx_ch0_data_reg[14] ;
  output \calib_intr_gen.tx_ch0_data_reg[13] ;
  output \calib_intr_gen.tx_ch0_data_reg[12] ;
  output \calib_intr_gen.tx_ch0_data_reg[11] ;
  output \calib_intr_gen.tx_ch0_data_reg[10] ;
  output \calib_intr_gen.tx_ch0_data_reg[9] ;
  output \calib_intr_gen.tx_ch0_data_reg[8] ;
  output \calib_intr_gen.tx_ch0_data_reg[7] ;
  output \calib_intr_gen.tx_ch0_data_reg[6] ;
  output \calib_intr_gen.tx_ch0_data_reg[5] ;
  output \calib_intr_gen.tx_ch0_data_reg[4] ;
  input out;
  input m_axi_lite_aclk;
  input [18:0]Q;
  input clk_ph_out;
  input rd_en;
  input rx_user_reset;
  input tx_fifo_we;

  wire [18:0]Q;
  wire \calib_intr_gen.tx_ch0_data_reg[10] ;
  wire \calib_intr_gen.tx_ch0_data_reg[11] ;
  wire \calib_intr_gen.tx_ch0_data_reg[12] ;
  wire \calib_intr_gen.tx_ch0_data_reg[13] ;
  wire \calib_intr_gen.tx_ch0_data_reg[14] ;
  wire \calib_intr_gen.tx_ch0_data_reg[15] ;
  wire \calib_intr_gen.tx_ch0_data_reg[16] ;
  wire \calib_intr_gen.tx_ch0_data_reg[17] ;
  wire \calib_intr_gen.tx_ch0_data_reg[18] ;
  wire \calib_intr_gen.tx_ch0_data_reg[19] ;
  wire \calib_intr_gen.tx_ch0_data_reg[4] ;
  wire \calib_intr_gen.tx_ch0_data_reg[5] ;
  wire \calib_intr_gen.tx_ch0_data_reg[6] ;
  wire \calib_intr_gen.tx_ch0_data_reg[7] ;
  wire \calib_intr_gen.tx_ch0_data_reg[8] ;
  wire \calib_intr_gen.tx_ch0_data_reg[9] ;
  wire clk_ph_out;
  wire [3:0]dout;
  wire empty;
  wire m_axi_lite_aclk;
  wire out;
  wire prog_full;
  wire rd_en;
  wire rx_user_reset;
  wire tx_fifo_we;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_async_fifo__parameterized3__xdcDup__1 axi_chip2chip_async_fifo_inst
       (.Q(Q),
        .\calib_intr_gen.tx_ch0_data_reg[10] (\calib_intr_gen.tx_ch0_data_reg[10] ),
        .\calib_intr_gen.tx_ch0_data_reg[11] (\calib_intr_gen.tx_ch0_data_reg[11] ),
        .\calib_intr_gen.tx_ch0_data_reg[12] (\calib_intr_gen.tx_ch0_data_reg[12] ),
        .\calib_intr_gen.tx_ch0_data_reg[13] (\calib_intr_gen.tx_ch0_data_reg[13] ),
        .\calib_intr_gen.tx_ch0_data_reg[14] (\calib_intr_gen.tx_ch0_data_reg[14] ),
        .\calib_intr_gen.tx_ch0_data_reg[15] (\calib_intr_gen.tx_ch0_data_reg[15] ),
        .\calib_intr_gen.tx_ch0_data_reg[16] (\calib_intr_gen.tx_ch0_data_reg[16] ),
        .\calib_intr_gen.tx_ch0_data_reg[17] (\calib_intr_gen.tx_ch0_data_reg[17] ),
        .\calib_intr_gen.tx_ch0_data_reg[18] (\calib_intr_gen.tx_ch0_data_reg[18] ),
        .\calib_intr_gen.tx_ch0_data_reg[19] (\calib_intr_gen.tx_ch0_data_reg[19] ),
        .\calib_intr_gen.tx_ch0_data_reg[4] (\calib_intr_gen.tx_ch0_data_reg[4] ),
        .\calib_intr_gen.tx_ch0_data_reg[5] (\calib_intr_gen.tx_ch0_data_reg[5] ),
        .\calib_intr_gen.tx_ch0_data_reg[6] (\calib_intr_gen.tx_ch0_data_reg[6] ),
        .\calib_intr_gen.tx_ch0_data_reg[7] (\calib_intr_gen.tx_ch0_data_reg[7] ),
        .\calib_intr_gen.tx_ch0_data_reg[8] (\calib_intr_gen.tx_ch0_data_reg[8] ),
        .\calib_intr_gen.tx_ch0_data_reg[9] (\calib_intr_gen.tx_ch0_data_reg[9] ),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .empty(empty),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .out(out),
        .prog_full(prog_full),
        .rd_en(rd_en),
        .rx_user_reset(rx_user_reset),
        .tx_fifo_we(tx_fifo_we),
        .wr_rst_busy(wr_rst_busy));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_ch0_ctrl
   (send_ch0,
    axi_lite_rx_valid,
    \calib_intr_gen.tx_ch0_data_reg[3]_0 ,
    Q,
    \calib_intr_gen.tx_ch0_data_reg[3]_1 ,
    \calib_intr_gen.tx_ch0_valid_reg_0 ,
    rd_en,
    int_ch0_ready_reg,
    D,
    \tdm_data_out_reg[30] ,
    \tdm_data_out_reg[6] ,
    \tdm_data_out_reg[7] ,
    \tdm_data_out_reg[8] ,
    \tdm_data_out_reg[9] ,
    \tdm_data_out_reg[10] ,
    \tdm_data_out_reg[11] ,
    \tdm_data_out_reg[12] ,
    \tdm_data_out_reg[13] ,
    \tdm_data_out_reg[14] ,
    \tdm_data_out_reg[15] ,
    AR,
    axi_c2c_m2s_intr_out,
    \gen_rd_b.doutb_reg_reg[19] ,
    axi_c2c_s2m_intr_in,
    rx_user_reset,
    \tx_phy_ctrl_reg[1] ,
    clk_ph_out,
    \axi_lite_rx_gen.axi_lite_rx_data_valid ,
    \tx_phy_ctrl_reg[0] ,
    \calib_intr_gen.tx_ch0_valid_reg_1 ,
    tx_phy_ctrl,
    empty,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    int_ch0_ready,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_8 ,
    dout,
    p_0_in,
    int_ch1_ready,
    wr_rst_busy,
    prog_full,
    \gen_rst_ic.wr_rst_busy_ic_reg ,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    \gen_rst_ic.wr_rst_busy_ic_reg_0 ,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0 ,
    int_ch2_ready,
    m_aresetn,
    m_aclk,
    E,
    \tx_phy_ctrl_reg[0]_0 ,
    sync_reset_out_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ,
    SR,
    \data_out_reg[19] ,
    \data_out_reg[19]_0 );
  output send_ch0;
  output axi_lite_rx_valid;
  output \calib_intr_gen.tx_ch0_data_reg[3]_0 ;
  output [2:0]Q;
  output \calib_intr_gen.tx_ch0_data_reg[3]_1 ;
  output \calib_intr_gen.tx_ch0_valid_reg_0 ;
  output rd_en;
  output int_ch0_ready_reg;
  output [18:0]D;
  output [0:0]\tdm_data_out_reg[30] ;
  output \tdm_data_out_reg[6] ;
  output \tdm_data_out_reg[7] ;
  output \tdm_data_out_reg[8] ;
  output \tdm_data_out_reg[9] ;
  output \tdm_data_out_reg[10] ;
  output \tdm_data_out_reg[11] ;
  output \tdm_data_out_reg[12] ;
  output \tdm_data_out_reg[13] ;
  output \tdm_data_out_reg[14] ;
  output \tdm_data_out_reg[15] ;
  output [0:0]AR;
  output [3:0]axi_c2c_m2s_intr_out;
  output [19:0]\gen_rd_b.doutb_reg_reg[19] ;
  input [3:0]axi_c2c_s2m_intr_in;
  input rx_user_reset;
  input \tx_phy_ctrl_reg[1] ;
  input clk_ph_out;
  input \axi_lite_rx_gen.axi_lite_rx_data_valid ;
  input \tx_phy_ctrl_reg[0] ;
  input \calib_intr_gen.tx_ch0_valid_reg_1 ;
  input [1:0]tx_phy_ctrl;
  input empty;
  input [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  input int_ch0_ready;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  input [9:0]dout;
  input p_0_in;
  input int_ch1_ready;
  input wr_rst_busy;
  input prog_full;
  input \gen_rst_ic.wr_rst_busy_ic_reg ;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  input \gen_rst_ic.wr_rst_busy_ic_reg_0 ;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0 ;
  input int_ch2_ready;
  input m_aresetn;
  input m_aclk;
  input [0:0]E;
  input \tx_phy_ctrl_reg[0]_0 ;
  input [0:0]sync_reset_out_reg;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  input [0:0]SR;
  input [19:0]\data_out_reg[19] ;
  input [0:0]\data_out_reg[19]_0 ;

  wire [0:0]AR;
  wire [18:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [3:0]axi_c2c_m2s_intr_out;
  wire [3:0]axi_c2c_s2m_intr_in;
  wire \axi_lite_rx_gen.axi_lite_rx_data_valid ;
  wire axi_lite_rx_valid;
  wire axi_lite_tx_ready;
  wire \calib_intr_gen.axi_lite_tx_ready_i_1_n_0 ;
  wire \calib_intr_gen.cal_nibble[0]_i_1_n_0 ;
  wire \calib_intr_gen.cal_nibble[1]_i_1_n_0 ;
  wire \calib_intr_gen.cal_nibble[2]_i_1_n_0 ;
  wire \calib_intr_gen.cal_nibble[3]_i_2_n_0 ;
  wire \calib_intr_gen.intr_flop_i_1_n_0 ;
  wire \calib_intr_gen.intr_flop_i_3_n_0 ;
  wire \calib_intr_gen.send_intr ;
  wire \calib_intr_gen.tx_ch0_data[0]_i_1_n_0 ;
  wire \calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ;
  wire \calib_intr_gen.tx_ch0_data[1]_i_1_n_0 ;
  wire \calib_intr_gen.tx_ch0_data[2]_i_1_n_0 ;
  wire \calib_intr_gen.tx_ch0_data[3]_i_1_n_0 ;
  wire \calib_intr_gen.tx_ch0_data_reg[3]_0 ;
  wire \calib_intr_gen.tx_ch0_data_reg[3]_1 ;
  wire \calib_intr_gen.tx_ch0_valid_i_1_n_0 ;
  wire \calib_intr_gen.tx_ch0_valid_reg_0 ;
  wire \calib_intr_gen.tx_ch0_valid_reg_1 ;
  wire [0:0]calib_pattern;
  wire clk_ph_out;
  wire [19:0]\data_out_reg[19] ;
  wire [0:0]\data_out_reg[19]_0 ;
  wire [9:0]dout;
  wire empty;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0 ;
  wire [19:0]\gen_rd_b.doutb_reg_reg[19] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  wire \gen_rst_ic.wr_rst_busy_ic_reg ;
  wire \gen_rst_ic.wr_rst_busy_ic_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_7 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_8 ;
  wire int_ch0_ready;
  wire int_ch0_ready_reg;
  wire int_ch1_ready;
  wire int_ch2_ready;
  wire [3:0]intr_data;
  wire intr_event;
  wire m_aclk;
  wire m_aresetn;
  wire p_0_in;
  wire prog_full;
  wire rd_en;
  wire rx_user_reset;
  wire send_calib;
  wire send_ch0;
  wire [3:0]sync_intr_in;
  wire [3:0]sync_intr_in_d1;
  wire [3:0]sync_intr_out;
  wire [3:0]sync_intr_sent;
  wire [0:0]sync_reset_out_reg;
  wire \tdm_data_out_reg[10] ;
  wire \tdm_data_out_reg[11] ;
  wire \tdm_data_out_reg[12] ;
  wire \tdm_data_out_reg[13] ;
  wire \tdm_data_out_reg[14] ;
  wire \tdm_data_out_reg[15] ;
  wire [0:0]\tdm_data_out_reg[30] ;
  wire \tdm_data_out_reg[6] ;
  wire \tdm_data_out_reg[7] ;
  wire \tdm_data_out_reg[8] ;
  wire \tdm_data_out_reg[9] ;
  wire [19:0]tx_ch0_tdm_data;
  wire [1:0]tx_phy_ctrl;
  wire \tx_phy_ctrl_reg[0] ;
  wire \tx_phy_ctrl_reg[0]_0 ;
  wire \tx_phy_ctrl_reg[1] ;
  wire wr_rst_busy;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell axi_chip2chip_sync_cell_intr_in_inst
       (.D(sync_intr_in),
        .axi_c2c_s2m_intr_in(axi_c2c_s2m_intr_in),
        .clk_ph_out(clk_ph_out));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell_16 axi_chip2chip_sync_cell_intr_out_inst
       (.D(sync_intr_out),
        .Q(intr_data),
        .m_aclk(m_aclk));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [0]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [0]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [10]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [10]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [11]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [11]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [12]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [12]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [13]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [13]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [14]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [14]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [15]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [15]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [16]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [16]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [17]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [17]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [18]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [18]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [19]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [19]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [1]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [1]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [2]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [2]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [3]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [3]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [4]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [4]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [5]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [5]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [6]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [6]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [7]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [7]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [8]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [8]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_data_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\data_out_reg[19] [9]),
        .Q(\gen_rd_b.doutb_reg_reg[19] [9]),
        .R(1'b0));
  FDRE \axi_lite_rx_gen.axi_lite_rx_valid_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\axi_lite_rx_gen.axi_lite_rx_data_valid ),
        .Q(axi_lite_rx_valid),
        .R(rx_user_reset));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \calib_intr_gen.axi_lite_tx_ready_i_1 
       (.I0(\tx_phy_ctrl_reg[0] ),
        .I1(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I2(rx_user_reset),
        .I3(intr_event),
        .I4(empty),
        .I5(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .O(\calib_intr_gen.axi_lite_tx_ready_i_1_n_0 ));
  FDRE \calib_intr_gen.axi_lite_tx_ready_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.axi_lite_tx_ready_i_1_n_0 ),
        .Q(axi_lite_tx_ready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FBFFFFFF0000)) 
    \calib_intr_gen.cal_nibble[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(calib_pattern),
        .I4(tx_phy_ctrl[0]),
        .I5(tx_phy_ctrl[1]),
        .O(\calib_intr_gen.cal_nibble[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F00600000)) 
    \calib_intr_gen.cal_nibble[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(tx_phy_ctrl[1]),
        .I3(Q[0]),
        .I4(calib_pattern),
        .I5(tx_phy_ctrl[0]),
        .O(\calib_intr_gen.cal_nibble[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAFFAAFF8AFFAA)) 
    \calib_intr_gen.cal_nibble[2]_i_1 
       (.I0(tx_phy_ctrl[1]),
        .I1(calib_pattern),
        .I2(Q[0]),
        .I3(tx_phy_ctrl[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\calib_intr_gen.cal_nibble[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    \calib_intr_gen.cal_nibble[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(tx_phy_ctrl[1]),
        .I3(Q[0]),
        .I4(calib_pattern),
        .I5(tx_phy_ctrl[0]),
        .O(\calib_intr_gen.cal_nibble[3]_i_2_n_0 ));
  FDRE \calib_intr_gen.cal_nibble_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.cal_nibble[0]_i_1_n_0 ),
        .Q(calib_pattern),
        .R(SR));
  FDRE \calib_intr_gen.cal_nibble_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.cal_nibble[1]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \calib_intr_gen.cal_nibble_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.cal_nibble[2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \calib_intr_gen.cal_nibble_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.cal_nibble[3]_i_2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'h000000AE)) 
    \calib_intr_gen.intr_flop_i_1 
       (.I0(intr_event),
        .I1(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I2(\calib_intr_gen.send_intr ),
        .I3(\tx_phy_ctrl_reg[0] ),
        .I4(rx_user_reset),
        .O(\calib_intr_gen.intr_flop_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \calib_intr_gen.intr_flop_i_2 
       (.I0(sync_intr_in_d1[1]),
        .I1(sync_intr_sent[1]),
        .I2(sync_intr_in_d1[2]),
        .I3(sync_intr_sent[2]),
        .I4(\calib_intr_gen.intr_flop_i_3_n_0 ),
        .O(intr_event));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \calib_intr_gen.intr_flop_i_3 
       (.I0(sync_intr_sent[0]),
        .I1(sync_intr_in_d1[0]),
        .I2(sync_intr_sent[3]),
        .I3(sync_intr_in_d1[3]),
        .O(\calib_intr_gen.intr_flop_i_3_n_0 ));
  FDRE \calib_intr_gen.intr_flop_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.intr_flop_i_1_n_0 ),
        .Q(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .R(1'b0));
  FDRE \calib_intr_gen.send_calib_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tx_phy_ctrl_reg[0] ),
        .Q(send_calib),
        .R(rx_user_reset));
  FDRE \calib_intr_gen.send_ch0_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tx_phy_ctrl_reg[1] ),
        .Q(send_ch0),
        .R(rx_user_reset));
  FDRE \calib_intr_gen.send_intr_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.tx_ch0_valid_reg_1 ),
        .Q(\calib_intr_gen.send_intr ),
        .R(1'b0));
  FDRE \calib_intr_gen.sync_intr_sent_reg[0] 
       (.C(clk_ph_out),
        .CE(E),
        .D(sync_intr_in_d1[0]),
        .Q(sync_intr_sent[0]),
        .R(rx_user_reset));
  FDRE \calib_intr_gen.sync_intr_sent_reg[1] 
       (.C(clk_ph_out),
        .CE(E),
        .D(sync_intr_in_d1[1]),
        .Q(sync_intr_sent[1]),
        .R(rx_user_reset));
  FDRE \calib_intr_gen.sync_intr_sent_reg[2] 
       (.C(clk_ph_out),
        .CE(E),
        .D(sync_intr_in_d1[2]),
        .Q(sync_intr_sent[2]),
        .R(rx_user_reset));
  FDRE \calib_intr_gen.sync_intr_sent_reg[3] 
       (.C(clk_ph_out),
        .CE(E),
        .D(sync_intr_in_d1[3]),
        .Q(sync_intr_sent[3]),
        .R(rx_user_reset));
  LUT5 #(
    .INIT(32'h0000CACC)) 
    \calib_intr_gen.tx_ch0_data[0]_i_1 
       (.I0(sync_intr_in_d1[0]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [0]),
        .I2(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .I3(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I4(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \calib_intr_gen.tx_ch0_data[19]_i_1 
       (.I0(rx_user_reset),
        .I1(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I2(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .I3(\tx_phy_ctrl_reg[0]_0 ),
        .O(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000CACC)) 
    \calib_intr_gen.tx_ch0_data[1]_i_1 
       (.I0(sync_intr_in_d1[1]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [1]),
        .I2(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .I3(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I4(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000CACC)) 
    \calib_intr_gen.tx_ch0_data[2]_i_1 
       (.I0(sync_intr_in_d1[2]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [2]),
        .I2(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .I3(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I4(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000CACC)) 
    \calib_intr_gen.tx_ch0_data[3]_i_1 
       (.I0(sync_intr_in_d1[3]),
        .I1(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [3]),
        .I2(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .I3(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I4(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_data[3]_i_1_n_0 ));
  FDRE \calib_intr_gen.tx_ch0_data_reg[0] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\calib_intr_gen.tx_ch0_data[0]_i_1_n_0 ),
        .Q(tx_ch0_tdm_data[0]),
        .R(1'b0));
  FDSE \calib_intr_gen.tx_ch0_data_reg[10] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ),
        .Q(tx_ch0_tdm_data[10]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[11] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ),
        .Q(tx_ch0_tdm_data[11]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[12] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ),
        .Q(tx_ch0_tdm_data[12]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[13] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ),
        .Q(tx_ch0_tdm_data[13]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[14] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ),
        .Q(tx_ch0_tdm_data[14]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[15] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ),
        .Q(tx_ch0_tdm_data[15]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[16] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ),
        .Q(tx_ch0_tdm_data[16]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[17] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ),
        .Q(tx_ch0_tdm_data[17]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[18] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ),
        .Q(tx_ch0_tdm_data[18]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[19] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ),
        .Q(tx_ch0_tdm_data[19]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDRE \calib_intr_gen.tx_ch0_data_reg[1] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\calib_intr_gen.tx_ch0_data[1]_i_1_n_0 ),
        .Q(tx_ch0_tdm_data[1]),
        .R(1'b0));
  FDRE \calib_intr_gen.tx_ch0_data_reg[26] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(sync_reset_out_reg),
        .Q(\tdm_data_out_reg[30] ),
        .R(1'b0));
  FDRE \calib_intr_gen.tx_ch0_data_reg[2] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\calib_intr_gen.tx_ch0_data[2]_i_1_n_0 ),
        .Q(tx_ch0_tdm_data[2]),
        .R(1'b0));
  FDRE \calib_intr_gen.tx_ch0_data_reg[3] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\calib_intr_gen.tx_ch0_data[3]_i_1_n_0 ),
        .Q(tx_ch0_tdm_data[3]),
        .R(1'b0));
  FDSE \calib_intr_gen.tx_ch0_data_reg[4] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ),
        .Q(tx_ch0_tdm_data[4]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[5] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .Q(tx_ch0_tdm_data[5]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[6] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .Q(tx_ch0_tdm_data[6]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[7] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .Q(tx_ch0_tdm_data[7]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[8] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .Q(tx_ch0_tdm_data[8]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  FDSE \calib_intr_gen.tx_ch0_data_reg[9] 
       (.C(clk_ph_out),
        .CE(\tx_phy_ctrl_reg[0]_0 ),
        .D(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ),
        .Q(tx_ch0_tdm_data[9]),
        .S(\calib_intr_gen.tx_ch0_data[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000AE)) 
    \calib_intr_gen.tx_ch0_valid_i_1 
       (.I0(\calib_intr_gen.tx_ch0_valid_reg_0 ),
        .I1(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .I2(int_ch0_ready),
        .I3(\tx_phy_ctrl_reg[0] ),
        .I4(rx_user_reset),
        .O(\calib_intr_gen.tx_ch0_valid_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \calib_intr_gen.tx_ch0_valid_i_2 
       (.I0(\calib_intr_gen.tx_ch0_data_reg[3]_0 ),
        .I1(intr_event),
        .I2(empty),
        .I3(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .O(\calib_intr_gen.tx_ch0_valid_reg_0 ));
  FDRE \calib_intr_gen.tx_ch0_valid_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.tx_ch0_valid_i_1_n_0 ),
        .Q(\calib_intr_gen.tx_ch0_data_reg[3]_1 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__1 
       (.I0(axi_lite_tx_ready),
        .I1(empty),
        .O(rd_en));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ch0_ready_i_1
       (.I0(send_ch0),
        .I1(send_calib),
        .O(int_ch0_ready_reg));
  FDRE \intr_data_reg[0] 
       (.C(clk_ph_out),
        .CE(\data_out_reg[19]_0 ),
        .D(\data_out_reg[19] [0]),
        .Q(intr_data[0]),
        .R(rx_user_reset));
  FDRE \intr_data_reg[1] 
       (.C(clk_ph_out),
        .CE(\data_out_reg[19]_0 ),
        .D(\data_out_reg[19] [1]),
        .Q(intr_data[1]),
        .R(rx_user_reset));
  FDRE \intr_data_reg[2] 
       (.C(clk_ph_out),
        .CE(\data_out_reg[19]_0 ),
        .D(\data_out_reg[19] [2]),
        .Q(intr_data[2]),
        .R(rx_user_reset));
  FDRE \intr_data_reg[3] 
       (.C(clk_ph_out),
        .CE(\data_out_reg[19]_0 ),
        .D(\data_out_reg[19] [3]),
        .Q(intr_data[3]),
        .R(rx_user_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \intr_out[3]_i_1 
       (.I0(m_aresetn),
        .O(AR));
  FDCE \intr_out_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_intr_out[0]),
        .Q(axi_c2c_m2s_intr_out[0]));
  FDCE \intr_out_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_intr_out[1]),
        .Q(axi_c2c_m2s_intr_out[1]));
  FDCE \intr_out_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_intr_out[2]),
        .Q(axi_c2c_m2s_intr_out[2]));
  FDCE \intr_out_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(sync_intr_out[3]),
        .Q(axi_c2c_m2s_intr_out[3]));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_intr_in[0]),
        .Q(sync_intr_in_d1[0]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_intr_in[1]),
        .Q(sync_intr_in_d1[1]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_intr_in[2]),
        .Q(sync_intr_in_d1[2]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE \sync_intr_in_d1_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_intr_in[3]),
        .Q(sync_intr_in_d1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tdm_data_out[0]_i_1 
       (.I0(calib_pattern),
        .I1(int_ch1_ready),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[10]_i_2 
       (.I0(Q[1]),
        .I1(tx_ch0_tdm_data[4]),
        .I2(int_ch0_ready),
        .I3(dout[4]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[10] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[11]_i_2 
       (.I0(Q[2]),
        .I1(tx_ch0_tdm_data[5]),
        .I2(int_ch0_ready),
        .I3(dout[5]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[11] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[12]_i_2 
       (.I0(calib_pattern),
        .I1(tx_ch0_tdm_data[6]),
        .I2(int_ch0_ready),
        .I3(dout[6]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[12] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[13]_i_2 
       (.I0(Q[0]),
        .I1(tx_ch0_tdm_data[7]),
        .I2(int_ch0_ready),
        .I3(dout[7]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[13] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[14]_i_2 
       (.I0(Q[1]),
        .I1(tx_ch0_tdm_data[8]),
        .I2(int_ch0_ready),
        .I3(dout[8]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[14] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[15]_i_2 
       (.I0(Q[2]),
        .I1(tx_ch0_tdm_data[9]),
        .I2(int_ch0_ready),
        .I3(dout[9]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[15] ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[16]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I1(calib_pattern),
        .I2(tx_ch0_tdm_data[10]),
        .I3(int_ch0_ready),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[17]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I1(Q[0]),
        .I2(tx_ch0_tdm_data[11]),
        .I3(int_ch0_ready),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[18]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(Q[1]),
        .I2(tx_ch0_tdm_data[12]),
        .I3(int_ch0_ready),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[19]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I1(Q[2]),
        .I2(tx_ch0_tdm_data[13]),
        .I3(int_ch0_ready),
        .O(D[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \tdm_data_out[1]_i_1 
       (.I0(Q[0]),
        .I1(int_ch2_ready),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[20]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I1(calib_pattern),
        .I2(tx_ch0_tdm_data[14]),
        .I3(int_ch0_ready),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[21]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I1(Q[0]),
        .I2(tx_ch0_tdm_data[15]),
        .I3(int_ch0_ready),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[22]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_5 ),
        .I1(Q[1]),
        .I2(tx_ch0_tdm_data[16]),
        .I3(int_ch0_ready),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[23]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_6 ),
        .I1(Q[2]),
        .I2(tx_ch0_tdm_data[17]),
        .I3(int_ch0_ready),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[24]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_7 ),
        .I1(calib_pattern),
        .I2(tx_ch0_tdm_data[18]),
        .I3(int_ch0_ready),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \tdm_data_out[25]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_8 ),
        .I1(Q[0]),
        .I2(tx_ch0_tdm_data[19]),
        .I3(int_ch0_ready),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hAFAE)) 
    \tdm_data_out[2]_i_1 
       (.I0(Q[1]),
        .I1(\gen_rst_ic.wr_rst_busy_ic_reg_0 ),
        .I2(send_calib),
        .I3(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tdm_data_out[30]_i_1 
       (.I0(\tdm_data_out_reg[30] ),
        .I1(int_ch0_ready),
        .I2(Q[1]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tdm_data_out[31]_i_1 
       (.I0(\tdm_data_out_reg[30] ),
        .I1(int_ch0_ready),
        .I2(Q[2]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tdm_data_out[32]_i_1 
       (.I0(\tdm_data_out_reg[30] ),
        .I1(int_ch0_ready),
        .I2(calib_pattern),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tdm_data_out[33]_i_1 
       (.I0(\tdm_data_out_reg[30] ),
        .I1(int_ch0_ready),
        .I2(Q[0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hAFAE)) 
    \tdm_data_out[3]_i_1 
       (.I0(Q[2]),
        .I1(\gen_rst_ic.wr_rst_busy_ic_reg ),
        .I2(send_calib),
        .I3(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hAFAE)) 
    \tdm_data_out[4]_i_1 
       (.I0(calib_pattern),
        .I1(wr_rst_busy),
        .I2(send_calib),
        .I3(prog_full),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[6]_i_2 
       (.I0(Q[1]),
        .I1(tx_ch0_tdm_data[0]),
        .I2(int_ch0_ready),
        .I3(dout[0]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[6] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[7]_i_2 
       (.I0(Q[2]),
        .I1(tx_ch0_tdm_data[1]),
        .I2(int_ch0_ready),
        .I3(dout[1]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[7] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[8]_i_2 
       (.I0(calib_pattern),
        .I1(tx_ch0_tdm_data[2]),
        .I2(int_ch0_ready),
        .I3(dout[2]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[8] ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[9]_i_2 
       (.I0(Q[0]),
        .I1(tx_ch0_tdm_data[3]),
        .I2(int_ch0_ready),
        .I3(dout[3]),
        .I4(p_0_in),
        .I5(int_ch1_ready),
        .O(\tdm_data_out_reg[9] ));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_clk_gen
   (SR,
    D,
    \sync_reset_flop_reg[7] ,
    in0,
    clk_ph_out,
    out,
    Q,
    m_aresetn,
    axi_c2c_selio_rx_clk_in,
    reset);
  output [0:0]SR;
  output [2:0]D;
  output \sync_reset_flop_reg[7] ;
  output in0;
  output clk_ph_out;
  input [0:0]out;
  input [2:0]Q;
  input m_aresetn;
  input axi_c2c_selio_rx_clk_in;
  input reset;

  wire [2:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire axi_c2c_selio_rx_clk_in;
  wire bufgn_inst_n_0;
  wire clk_in_ibufg;
  wire clk_locked;
  wire clk_out;
  wire clk_outn;
  wire clk_ph_out;
  wire clkfbout;
  wire clkfbout_bufg;
  wire in0;
  wire m_aresetn;
  wire [0:0]out;
  wire reset;
  wire \sync_reset_flop_reg[7] ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT4_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT5_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT6_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_DRDY_UNCONNECTED ;
  wire \NLW_gen_mmcme2.mmcm_adv_inst_PSDONE_UNCONNECTED ;
  wire [15:0]\NLW_gen_mmcme2.mmcm_adv_inst_DO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_current_state[2]_i_1 
       (.I0(clk_locked),
        .O(SR));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG bufg_inst
       (.I(clk_out),
        .O(clk_ph_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG bufgn_inst
       (.I(clk_outn),
        .O(bufgn_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \count_4[0]_i_1__0 
       (.I0(out),
        .I1(Q[0]),
        .I2(clk_locked),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    \count_4[1]_i_1__0 
       (.I0(out),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(clk_locked),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h14440000)) 
    \count_4[2]_i_1 
       (.I0(out),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(clk_locked),
        .O(D[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG fb_bufg_inst
       (.I(clkfbout),
        .O(clkfbout_bufg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(3.333333),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(4.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(90.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    \gen_mmcme2.mmcm_adv_inst 
       (.CLKFBIN(clkfbout_bufg),
        .CLKFBOUT(clkfbout),
        .CLKFBOUTB(\NLW_gen_mmcme2.mmcm_adv_inst_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_mmcme2.mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(clk_in_ibufg),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_mmcme2.mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(clk_out),
        .CLKOUT0B(clk_outn),
        .CLKOUT1(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1_UNCONNECTED ),
        .CLKOUT1B(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2_UNCONNECTED ),
        .CLKOUT2B(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3_UNCONNECTED ),
        .CLKOUT3B(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT5_UNCONNECTED ),
        .CLKOUT6(\NLW_gen_mmcme2.mmcm_adv_inst_CLKOUT6_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_mmcme2.mmcm_adv_inst_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_mmcme2.mmcm_adv_inst_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(clk_locked),
        .PSCLK(1'b0),
        .PSDONE(\NLW_gen_mmcme2.mmcm_adv_inst_PSDONE_UNCONNECTED ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(reset));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h7)) 
    reset_idelay_Ctrl_inferred__0_i_1
       (.I0(out),
        .I1(clk_locked),
        .O(in0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_clk_gen.ibufg_clk_inst 
       (.I(axi_c2c_selio_rx_clk_in),
        .O(clk_in_ibufg));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sync_reset_out_i_1
       (.I0(m_aresetn),
        .I1(clk_locked),
        .O(\sync_reset_flop_reg[7] ));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_decoder
   (aw_ch_data_valid,
    ar_ch_data_valid,
    wd_ch_data_valid,
    \mux_by_2.pack_reg0_reg[25] ,
    int_ch2_ready_reg,
    \axi_lite_rx_gen.axi_lite_rx_data_valid ,
    \intr_data_reg[3] ,
    rx_user_reset,
    clk_ph_out,
    rx_phy_ready,
    rx_user_data_valid_flop,
    Q);
  output aw_ch_data_valid;
  output ar_ch_data_valid;
  output wd_ch_data_valid;
  output [25:0]\mux_by_2.pack_reg0_reg[25] ;
  output [1:0]int_ch2_ready_reg;
  output \axi_lite_rx_gen.axi_lite_rx_data_valid ;
  output [0:0]\intr_data_reg[3] ;
  input rx_user_reset;
  input clk_ph_out;
  input rx_phy_ready;
  input rx_user_data_valid_flop;
  input [33:0]Q;

  wire [33:0]Q;
  wire ar_ch_data_valid;
  wire aw_ch_data_valid;
  wire \axi_lite_rx_gen.axi_lite_rx_data_valid ;
  wire \axi_lite_rx_gen.axi_lite_rx_valid_i_2_n_0 ;
  wire \axi_lite_rx_gen.axi_lite_rx_valid_i_3_n_0 ;
  wire \axi_lite_rx_gen.axi_lite_rx_valid_i_4_n_0 ;
  wire \axi_lite_rx_gen.axi_lite_rx_valid_i_5_n_0 ;
  wire \axi_lite_rx_gen.axi_lite_rx_valid_i_6_n_0 ;
  wire \axi_lite_rx_gen.axi_lite_rx_valid_i_7_n_0 ;
  wire \axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0 ;
  wire ch0_valid0__0;
  wire ch1_valid0__0;
  wire ch2_valid0__0;
  wire ch3_valid0__0;
  wire clk_ph_out;
  wire [1:0]int_ch2_ready_reg;
  wire \intr_data[3]_i_2_n_0 ;
  wire \intr_data[3]_i_3_n_0 ;
  wire \intr_data[3]_i_4_n_0 ;
  wire \intr_data[3]_i_5_n_0 ;
  wire [0:0]\intr_data_reg[3] ;
  wire [25:0]\mux_by_2.pack_reg0_reg[25] ;
  wire rx_ch0_valid;
  wire [28:26]rx_dec_data;
  wire rx_phy_ready;
  wire rx_user_data_valid_flop;
  wire rx_user_reset;
  wire wd_ch_data_valid;

  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_1 
       (.I0(\axi_lite_rx_gen.axi_lite_rx_valid_i_2_n_0 ),
        .I1(\axi_lite_rx_gen.axi_lite_rx_valid_i_3_n_0 ),
        .I2(\axi_lite_rx_gen.axi_lite_rx_valid_i_4_n_0 ),
        .I3(\axi_lite_rx_gen.axi_lite_rx_valid_i_5_n_0 ),
        .I4(\axi_lite_rx_gen.axi_lite_rx_valid_i_6_n_0 ),
        .O(\axi_lite_rx_gen.axi_lite_rx_data_valid ));
  LUT6 #(
    .INIT(64'hFFFFFFFF30303020)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_2 
       (.I0(\mux_by_2.pack_reg0_reg[25] [1]),
        .I1(\mux_by_2.pack_reg0_reg[25] [18]),
        .I2(rx_ch0_valid),
        .I3(\mux_by_2.pack_reg0_reg[25] [2]),
        .I4(\mux_by_2.pack_reg0_reg[25] [3]),
        .I5(\axi_lite_rx_gen.axi_lite_rx_valid_i_7_n_0 ),
        .O(\axi_lite_rx_gen.axi_lite_rx_valid_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_3 
       (.I0(\mux_by_2.pack_reg0_reg[25] [15]),
        .I1(\mux_by_2.pack_reg0_reg[25] [20]),
        .I2(\mux_by_2.pack_reg0_reg[25] [21]),
        .I3(\mux_by_2.pack_reg0_reg[25] [17]),
        .I4(\axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0 ),
        .I5(\mux_by_2.pack_reg0_reg[25] [16]),
        .O(\axi_lite_rx_gen.axi_lite_rx_valid_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_4 
       (.I0(\mux_by_2.pack_reg0_reg[25] [22]),
        .I1(\mux_by_2.pack_reg0_reg[25] [25]),
        .I2(rx_dec_data[26]),
        .I3(\mux_by_2.pack_reg0_reg[25] [24]),
        .I4(\axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0 ),
        .I5(\mux_by_2.pack_reg0_reg[25] [23]),
        .O(\axi_lite_rx_gen.axi_lite_rx_valid_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_5 
       (.I0(\mux_by_2.pack_reg0_reg[25] [10]),
        .I1(\mux_by_2.pack_reg0_reg[25] [13]),
        .I2(\mux_by_2.pack_reg0_reg[25] [14]),
        .I3(\mux_by_2.pack_reg0_reg[25] [12]),
        .I4(\axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0 ),
        .I5(\mux_by_2.pack_reg0_reg[25] [11]),
        .O(\axi_lite_rx_gen.axi_lite_rx_valid_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_6 
       (.I0(\mux_by_2.pack_reg0_reg[25] [5]),
        .I1(\mux_by_2.pack_reg0_reg[25] [8]),
        .I2(\mux_by_2.pack_reg0_reg[25] [9]),
        .I3(\mux_by_2.pack_reg0_reg[25] [7]),
        .I4(\axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0 ),
        .I5(\mux_by_2.pack_reg0_reg[25] [6]),
        .O(\axi_lite_rx_gen.axi_lite_rx_valid_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F00FF000F00FE00)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_7 
       (.I0(\mux_by_2.pack_reg0_reg[25] [4]),
        .I1(rx_dec_data[28]),
        .I2(\mux_by_2.pack_reg0_reg[25] [19]),
        .I3(rx_ch0_valid),
        .I4(\mux_by_2.pack_reg0_reg[25] [18]),
        .I5(rx_dec_data[27]),
        .O(\axi_lite_rx_gen.axi_lite_rx_valid_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_lite_rx_gen.axi_lite_rx_valid_i_8 
       (.I0(rx_ch0_valid),
        .I1(\mux_by_2.pack_reg0_reg[25] [18]),
        .O(\axi_lite_rx_gen.axi_lite_rx_valid_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    ch0_valid0
       (.I0(rx_phy_ready),
        .I1(rx_user_data_valid_flop),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(ch0_valid0__0));
  FDRE ch0_valid_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(ch0_valid0__0),
        .Q(rx_ch0_valid),
        .R(rx_user_reset));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ch1_valid0
       (.I0(rx_phy_ready),
        .I1(rx_user_data_valid_flop),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(ch1_valid0__0));
  FDRE ch1_valid_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(ch1_valid0__0),
        .Q(aw_ch_data_valid),
        .R(rx_user_reset));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ch2_valid0
       (.I0(rx_phy_ready),
        .I1(rx_user_data_valid_flop),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(ch2_valid0__0));
  FDRE ch2_valid_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(ch2_valid0__0),
        .Q(ar_ch_data_valid),
        .R(rx_user_reset));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ch3_valid0
       (.I0(rx_phy_ready),
        .I1(rx_user_data_valid_flop),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(ch3_valid0__0));
  FDRE ch3_valid_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(ch3_valid0__0),
        .Q(wd_ch_data_valid),
        .R(rx_user_reset));
  FDRE \ctrl_info_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[2]),
        .Q(int_ch2_ready_reg[0]),
        .R(rx_user_reset));
  FDRE \ctrl_info_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[3]),
        .Q(int_ch2_ready_reg[1]),
        .R(rx_user_reset));
  FDRE \data_out_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\mux_by_2.pack_reg0_reg[25] [0]),
        .R(rx_user_reset));
  FDRE \data_out_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\mux_by_2.pack_reg0_reg[25] [10]),
        .R(rx_user_reset));
  FDRE \data_out_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\mux_by_2.pack_reg0_reg[25] [11]),
        .R(rx_user_reset));
  FDRE \data_out_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\mux_by_2.pack_reg0_reg[25] [12]),
        .R(rx_user_reset));
  FDRE \data_out_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\mux_by_2.pack_reg0_reg[25] [13]),
        .R(rx_user_reset));
  FDRE \data_out_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\mux_by_2.pack_reg0_reg[25] [14]),
        .R(rx_user_reset));
  FDRE \data_out_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\mux_by_2.pack_reg0_reg[25] [15]),
        .R(rx_user_reset));
  FDRE \data_out_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\mux_by_2.pack_reg0_reg[25] [16]),
        .R(rx_user_reset));
  FDRE \data_out_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\mux_by_2.pack_reg0_reg[25] [17]),
        .R(rx_user_reset));
  FDRE \data_out_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\mux_by_2.pack_reg0_reg[25] [18]),
        .R(rx_user_reset));
  FDRE \data_out_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\mux_by_2.pack_reg0_reg[25] [19]),
        .R(rx_user_reset));
  FDRE \data_out_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\mux_by_2.pack_reg0_reg[25] [1]),
        .R(rx_user_reset));
  FDRE \data_out_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\mux_by_2.pack_reg0_reg[25] [20]),
        .R(rx_user_reset));
  FDRE \data_out_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\mux_by_2.pack_reg0_reg[25] [21]),
        .R(rx_user_reset));
  FDRE \data_out_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\mux_by_2.pack_reg0_reg[25] [22]),
        .R(rx_user_reset));
  FDRE \data_out_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\mux_by_2.pack_reg0_reg[25] [23]),
        .R(rx_user_reset));
  FDRE \data_out_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\mux_by_2.pack_reg0_reg[25] [24]),
        .R(rx_user_reset));
  FDRE \data_out_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\mux_by_2.pack_reg0_reg[25] [25]),
        .R(rx_user_reset));
  FDRE \data_out_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[31]),
        .Q(rx_dec_data[26]),
        .R(rx_user_reset));
  FDRE \data_out_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[32]),
        .Q(rx_dec_data[27]),
        .R(rx_user_reset));
  FDRE \data_out_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[33]),
        .Q(rx_dec_data[28]),
        .R(rx_user_reset));
  FDRE \data_out_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\mux_by_2.pack_reg0_reg[25] [2]),
        .R(rx_user_reset));
  FDRE \data_out_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\mux_by_2.pack_reg0_reg[25] [3]),
        .R(rx_user_reset));
  FDRE \data_out_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\mux_by_2.pack_reg0_reg[25] [4]),
        .R(rx_user_reset));
  FDRE \data_out_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\mux_by_2.pack_reg0_reg[25] [5]),
        .R(rx_user_reset));
  FDRE \data_out_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\mux_by_2.pack_reg0_reg[25] [6]),
        .R(rx_user_reset));
  FDRE \data_out_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\mux_by_2.pack_reg0_reg[25] [7]),
        .R(rx_user_reset));
  FDRE \data_out_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\mux_by_2.pack_reg0_reg[25] [8]),
        .R(rx_user_reset));
  FDRE \data_out_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\mux_by_2.pack_reg0_reg[25] [9]),
        .R(rx_user_reset));
  LUT4 #(
    .INIT(16'h8000)) 
    \intr_data[3]_i_1 
       (.I0(\intr_data[3]_i_2_n_0 ),
        .I1(\intr_data[3]_i_3_n_0 ),
        .I2(\intr_data[3]_i_4_n_0 ),
        .I3(\intr_data[3]_i_5_n_0 ),
        .O(\intr_data_reg[3] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_2 
       (.I0(\mux_by_2.pack_reg0_reg[25] [19]),
        .I1(\mux_by_2.pack_reg0_reg[25] [20]),
        .I2(\mux_by_2.pack_reg0_reg[25] [17]),
        .I3(\mux_by_2.pack_reg0_reg[25] [18]),
        .I4(\mux_by_2.pack_reg0_reg[25] [22]),
        .I5(\mux_by_2.pack_reg0_reg[25] [21]),
        .O(\intr_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_3 
       (.I0(\mux_by_2.pack_reg0_reg[25] [25]),
        .I1(rx_dec_data[26]),
        .I2(\mux_by_2.pack_reg0_reg[25] [23]),
        .I3(\mux_by_2.pack_reg0_reg[25] [24]),
        .I4(rx_dec_data[28]),
        .I5(rx_dec_data[27]),
        .O(\intr_data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intr_data[3]_i_4 
       (.I0(\mux_by_2.pack_reg0_reg[25] [13]),
        .I1(\mux_by_2.pack_reg0_reg[25] [14]),
        .I2(\mux_by_2.pack_reg0_reg[25] [11]),
        .I3(\mux_by_2.pack_reg0_reg[25] [12]),
        .I4(\mux_by_2.pack_reg0_reg[25] [16]),
        .I5(\mux_by_2.pack_reg0_reg[25] [15]),
        .O(\intr_data[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \intr_data[3]_i_5 
       (.I0(rx_ch0_valid),
        .I1(\mux_by_2.pack_reg0_reg[25] [7]),
        .I2(\mux_by_2.pack_reg0_reg[25] [8]),
        .I3(\mux_by_2.pack_reg0_reg[25] [10]),
        .I4(\mux_by_2.pack_reg0_reg[25] [9]),
        .O(\intr_data[3]_i_5_n_0 ));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_lite_decoder
   (axi_awvalid_rs,
    axi_arvalid_rs,
    axi_wvalid_rs,
    rd_en,
    Q,
    s_ready_i04_out,
    E,
    s_ready_i04_out_0,
    \storage_data2_reg[33] ,
    s_ready_i04_out_1,
    \storage_data2_reg[35] ,
    \storage_data2_reg[35]_0 ,
    lite_sync_reset,
    m_axi_lite_aclk,
    empty,
    m_axi_lite_awready,
    axi_awready_rs,
    m_axi_lite_arready,
    axi_arready_rs,
    m_axi_lite_wready,
    axi_wready_rs,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    D,
    dout);
  output axi_awvalid_rs;
  output axi_arvalid_rs;
  output axi_wvalid_rs;
  output rd_en;
  output [3:0]Q;
  output s_ready_i04_out;
  output [0:0]E;
  output s_ready_i04_out_0;
  output [0:0]\storage_data2_reg[33] ;
  output s_ready_i04_out_1;
  output [0:0]\storage_data2_reg[35] ;
  output [35:0]\storage_data2_reg[35]_0 ;
  input lite_sync_reset;
  input m_axi_lite_aclk;
  input empty;
  input m_axi_lite_awready;
  input axi_awready_rs;
  input m_axi_lite_arready;
  input axi_arready_rs;
  input m_axi_lite_wready;
  input axi_wready_rs;
  input \gen_fwft.empty_fwft_i_reg ;
  input \gen_fwft.empty_fwft_i_reg_0 ;
  input \gen_fwft.empty_fwft_i_reg_1 ;
  input [2:0]D;
  input [19:0]dout;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire axi_arready_rs;
  wire axi_arvalid_rs;
  wire axi_awready_rs;
  wire axi_awvalid_rs;
  wire axi_wready_rs;
  wire axi_wvalid_rs;
  wire [19:0]dout;
  wire empty;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire \gen_fwft.empty_fwft_i_reg_0 ;
  wire \gen_fwft.empty_fwft_i_reg_1 ;
  wire lite_sync_reset;
  wire m_axi_lite_aclk;
  wire m_axi_lite_arready;
  wire m_axi_lite_awready;
  wire m_axi_lite_wready;
  wire [31:17]next_ch0_data_out;
  wire next_ch0_valid_out;
  wire next_ch1_valid_out;
  wire next_ch2_valid_out;
  wire next_rx_fifo_re;
  wire [2:0]next_state;
  wire rd_en;
  wire rx_fifo_re;
  wire rx_fifo_re_i_2_n_0;
  wire s_ready_i04_out;
  wire s_ready_i04_out_0;
  wire s_ready_i04_out_1;
  wire [1:0]state;
  wire \state[0]_i_2__2_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire \state[5]_i_1__0_n_0 ;
  wire [0:0]\storage_data2_reg[33] ;
  wire [0:0]\storage_data2_reg[35] ;
  wire [35:0]\storage_data2_reg[35]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ch0_data_out[17]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(Q[0]),
        .O(next_ch0_data_out[17]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ch0_data_out[35]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(state[0]),
        .I5(state[1]),
        .O(next_ch0_data_out[31]));
  FDRE \ch0_data_out_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[0]),
        .Q(\storage_data2_reg[35]_0 [0]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[10]),
        .Q(\storage_data2_reg[35]_0 [10]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[11]),
        .Q(\storage_data2_reg[35]_0 [11]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[12]),
        .Q(\storage_data2_reg[35]_0 [12]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[13]),
        .Q(\storage_data2_reg[35]_0 [13]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[14]),
        .Q(\storage_data2_reg[35]_0 [14]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[15]),
        .Q(\storage_data2_reg[35]_0 [15]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[16]),
        .Q(\storage_data2_reg[35]_0 [16]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[17]),
        .Q(\storage_data2_reg[35]_0 [17]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[0]),
        .Q(\storage_data2_reg[35]_0 [18]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[19] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[1]),
        .Q(\storage_data2_reg[35]_0 [19]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[1]),
        .Q(\storage_data2_reg[35]_0 [1]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[20] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[2]),
        .Q(\storage_data2_reg[35]_0 [20]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[21] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[3]),
        .Q(\storage_data2_reg[35]_0 [21]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[22] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[4]),
        .Q(\storage_data2_reg[35]_0 [22]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[23] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[5]),
        .Q(\storage_data2_reg[35]_0 [23]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[24] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[6]),
        .Q(\storage_data2_reg[35]_0 [24]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[25] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[7]),
        .Q(\storage_data2_reg[35]_0 [25]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[26] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[8]),
        .Q(\storage_data2_reg[35]_0 [26]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[27] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[9]),
        .Q(\storage_data2_reg[35]_0 [27]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[28] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[10]),
        .Q(\storage_data2_reg[35]_0 [28]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[29] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[11]),
        .Q(\storage_data2_reg[35]_0 [29]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[2]),
        .Q(\storage_data2_reg[35]_0 [2]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[30] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[12]),
        .Q(\storage_data2_reg[35]_0 [30]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[31] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[13]),
        .Q(\storage_data2_reg[35]_0 [31]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[32] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[14]),
        .Q(\storage_data2_reg[35]_0 [32]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[33] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[15]),
        .Q(\storage_data2_reg[35]_0 [33]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[34] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[16]),
        .Q(\storage_data2_reg[35]_0 [34]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[35] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[31]),
        .D(dout[17]),
        .Q(\storage_data2_reg[35]_0 [35]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[3]),
        .Q(\storage_data2_reg[35]_0 [3]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[4]),
        .Q(\storage_data2_reg[35]_0 [4]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[5]),
        .Q(\storage_data2_reg[35]_0 [5]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[6]),
        .Q(\storage_data2_reg[35]_0 [6]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[7]),
        .Q(\storage_data2_reg[35]_0 [7]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[8]),
        .Q(\storage_data2_reg[35]_0 [8]),
        .R(lite_sync_reset));
  FDRE \ch0_data_out_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(next_ch0_data_out[17]),
        .D(dout[9]),
        .Q(\storage_data2_reg[35]_0 [9]),
        .R(lite_sync_reset));
  LUT5 #(
    .INIT(32'h00010000)) 
    ch0_valid_out_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\gen_fwft.empty_fwft_i_reg_1 ),
        .O(next_ch0_valid_out));
  FDRE ch0_valid_out_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_ch0_valid_out),
        .Q(axi_awvalid_rs),
        .R(lite_sync_reset));
  LUT5 #(
    .INIT(32'h00010000)) 
    ch1_valid_out_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\gen_fwft.empty_fwft_i_reg ),
        .O(next_ch1_valid_out));
  FDRE ch1_valid_out_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_ch1_valid_out),
        .Q(axi_arvalid_rs),
        .R(lite_sync_reset));
  LUT5 #(
    .INIT(32'h00010000)) 
    ch2_valid_out_i_1
       (.I0(state[1]),
        .I1(state[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\gen_fwft.empty_fwft_i_reg_0 ),
        .O(next_ch2_valid_out));
  FDRE ch2_valid_out_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_ch2_valid_out),
        .Q(axi_wvalid_rs),
        .R(lite_sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__5 
       (.I0(rx_fifo_re),
        .I1(empty),
        .O(rd_en));
  LUT3 #(
    .INIT(8'h01)) 
    rx_fifo_re_i_1
       (.I0(state[1]),
        .I1(Q[3]),
        .I2(rx_fifo_re_i_2_n_0),
        .O(next_rx_fifo_re));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEF)) 
    rx_fifo_re_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(Q[0]),
        .I4(empty),
        .O(rx_fifo_re_i_2_n_0));
  FDRE rx_fifo_re_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_rx_fifo_re),
        .Q(rx_fifo_re),
        .R(lite_sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_ready_i_i_3
       (.I0(axi_awvalid_rs),
        .I1(m_axi_lite_awready),
        .O(s_ready_i04_out));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_ready_i_i_3__0
       (.I0(axi_arvalid_rs),
        .I1(m_axi_lite_arready),
        .O(s_ready_i04_out_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_ready_i_i_3__1
       (.I0(axi_wvalid_rs),
        .I1(m_axi_lite_wready),
        .O(s_ready_i04_out_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F00800)) 
    \state[0]_i_1__3 
       (.I0(Q[0]),
        .I1(dout[18]),
        .I2(empty),
        .I3(dout[19]),
        .I4(state[0]),
        .I5(\state[0]_i_2__2_n_0 ),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \state[0]_i_2__2 
       (.I0(axi_awready_rs),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(axi_wready_rs),
        .I4(Q[2]),
        .I5(axi_arready_rs),
        .O(\state[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[1]_i_1__4 
       (.I0(state[0]),
        .I1(empty),
        .O(\state[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \state[2]_i_1__0 
       (.I0(state[1]),
        .I1(empty),
        .I2(Q[0]),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \state[5]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\state[5]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001" *) 
  FDSE \state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[5]_i_1__0_n_0 ),
        .D(next_state[0]),
        .Q(state[0]),
        .S(lite_sync_reset));
  (* FSM_ENCODED_STATES = "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001" *) 
  FDRE \state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[5]_i_1__0_n_0 ),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state[1]),
        .R(lite_sync_reset));
  (* FSM_ENCODED_STATES = "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001" *) 
  FDRE \state_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(\state[5]_i_1__0_n_0 ),
        .D(next_state[2]),
        .Q(Q[0]),
        .R(lite_sync_reset));
  (* FSM_ENCODED_STATES = "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001" *) 
  FDRE \state_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(\state[5]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(lite_sync_reset));
  (* FSM_ENCODED_STATES = "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001" *) 
  FDRE \state_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(\state[5]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(lite_sync_reset));
  (* FSM_ENCODED_STATES = "WAIT:000010,DATA_MSB:000100,READY_CH0:001000,READY_CH1:010000,READY_CH2:100000,IDLE:000001" *) 
  FDRE \state_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(\state[5]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(lite_sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data2[33]_i_1 
       (.I0(axi_awvalid_rs),
        .I1(axi_awready_rs),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data2[33]_i_1__0 
       (.I0(axi_arvalid_rs),
        .I1(axi_arready_rs),
        .O(\storage_data2_reg[33] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data2[35]_i_1 
       (.I0(axi_wvalid_rs),
        .I1(axi_wready_rs),
        .O(\storage_data2_reg[35] ));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_lite_slave
   (dout,
    empty,
    m_axi_lite_rready,
    m_axi_lite_bready,
    \calib_intr_gen.tx_ch0_data_reg[19] ,
    \calib_intr_gen.tx_ch0_data_reg[18] ,
    \calib_intr_gen.tx_ch0_data_reg[17] ,
    \calib_intr_gen.tx_ch0_data_reg[16] ,
    \calib_intr_gen.tx_ch0_data_reg[15] ,
    \calib_intr_gen.tx_ch0_data_reg[14] ,
    \calib_intr_gen.tx_ch0_data_reg[13] ,
    \calib_intr_gen.tx_ch0_data_reg[12] ,
    \calib_intr_gen.tx_ch0_data_reg[11] ,
    \calib_intr_gen.tx_ch0_data_reg[10] ,
    \calib_intr_gen.tx_ch0_data_reg[9] ,
    \calib_intr_gen.tx_ch0_data_reg[8] ,
    \calib_intr_gen.tx_ch0_data_reg[7] ,
    \calib_intr_gen.tx_ch0_data_reg[6] ,
    \calib_intr_gen.tx_ch0_data_reg[5] ,
    \calib_intr_gen.tx_ch0_data_reg[4] ,
    \m_axi_lite_awprot[1] ,
    m_axi_lite_awvalid,
    \m_axi_lite_arprot[1] ,
    m_axi_lite_arvalid,
    \m_axi_lite_wstrb[3] ,
    m_axi_lite_wvalid,
    m_axi_lite_aclk,
    clk_ph_out,
    rd_en,
    Q,
    lite_sync_reset,
    rx_phy_ready_reg,
    rx_user_reset,
    axi_lite_rx_valid,
    m_axi_lite_awready,
    m_axi_lite_arready,
    m_axi_lite_wready,
    m_axi_lite_rdata,
    m_axi_lite_rresp,
    m_axi_lite_bresp,
    m_axi_lite_rvalid,
    m_axi_lite_bvalid);
  output [3:0]dout;
  output empty;
  output m_axi_lite_rready;
  output m_axi_lite_bready;
  output \calib_intr_gen.tx_ch0_data_reg[19] ;
  output \calib_intr_gen.tx_ch0_data_reg[18] ;
  output \calib_intr_gen.tx_ch0_data_reg[17] ;
  output \calib_intr_gen.tx_ch0_data_reg[16] ;
  output \calib_intr_gen.tx_ch0_data_reg[15] ;
  output \calib_intr_gen.tx_ch0_data_reg[14] ;
  output \calib_intr_gen.tx_ch0_data_reg[13] ;
  output \calib_intr_gen.tx_ch0_data_reg[12] ;
  output \calib_intr_gen.tx_ch0_data_reg[11] ;
  output \calib_intr_gen.tx_ch0_data_reg[10] ;
  output \calib_intr_gen.tx_ch0_data_reg[9] ;
  output \calib_intr_gen.tx_ch0_data_reg[8] ;
  output \calib_intr_gen.tx_ch0_data_reg[7] ;
  output \calib_intr_gen.tx_ch0_data_reg[6] ;
  output \calib_intr_gen.tx_ch0_data_reg[5] ;
  output \calib_intr_gen.tx_ch0_data_reg[4] ;
  output [33:0]\m_axi_lite_awprot[1] ;
  output m_axi_lite_awvalid;
  output [33:0]\m_axi_lite_arprot[1] ;
  output m_axi_lite_arvalid;
  output [35:0]\m_axi_lite_wstrb[3] ;
  output m_axi_lite_wvalid;
  input m_axi_lite_aclk;
  input clk_ph_out;
  input rd_en;
  input [19:0]Q;
  input lite_sync_reset;
  input rx_phy_ready_reg;
  input rx_user_reset;
  input axi_lite_rx_valid;
  input m_axi_lite_awready;
  input m_axi_lite_arready;
  input m_axi_lite_wready;
  input [31:0]m_axi_lite_rdata;
  input [1:0]m_axi_lite_rresp;
  input [1:0]m_axi_lite_bresp;
  input m_axi_lite_rvalid;
  input m_axi_lite_bvalid;

  wire [19:0]Q;
  wire axi_arready_rs;
  wire axi_arvalid_rs;
  wire axi_awready_rs;
  wire axi_awvalid_rs;
  wire \axi_chip2chip_async_fifo_inst/prog_full_int ;
  wire \axi_chip2chip_async_fifo_inst/wr_rst_busy ;
  wire axi_chip2chip_lite_decoder_inst_n_3;
  wire axi_chip2chip_lite_slave_rx_fifo_n_21;
  wire axi_chip2chip_lite_slave_rx_fifo_n_22;
  wire axi_chip2chip_lite_slave_rx_fifo_n_23;
  wire axi_lite_rx_valid;
  wire axi_wready_rs;
  wire axi_wvalid_rs;
  wire \calib_intr_gen.tx_ch0_data_reg[10] ;
  wire \calib_intr_gen.tx_ch0_data_reg[11] ;
  wire \calib_intr_gen.tx_ch0_data_reg[12] ;
  wire \calib_intr_gen.tx_ch0_data_reg[13] ;
  wire \calib_intr_gen.tx_ch0_data_reg[14] ;
  wire \calib_intr_gen.tx_ch0_data_reg[15] ;
  wire \calib_intr_gen.tx_ch0_data_reg[16] ;
  wire \calib_intr_gen.tx_ch0_data_reg[17] ;
  wire \calib_intr_gen.tx_ch0_data_reg[18] ;
  wire \calib_intr_gen.tx_ch0_data_reg[19] ;
  wire \calib_intr_gen.tx_ch0_data_reg[4] ;
  wire \calib_intr_gen.tx_ch0_data_reg[5] ;
  wire \calib_intr_gen.tx_ch0_data_reg[6] ;
  wire \calib_intr_gen.tx_ch0_data_reg[7] ;
  wire \calib_intr_gen.tx_ch0_data_reg[8] ;
  wire \calib_intr_gen.tx_ch0_data_reg[9] ;
  wire [35:0]ch2_data_out;
  wire clk_ph_out;
  wire [3:0]dout;
  wire empty;
  wire fifo_empty;
  wire fifo_reset;
  wire fifo_reset_axi_clk_slv;
  wire lite_sync_reset;
  wire m_axi_lite_aclk;
  wire [33:0]\m_axi_lite_arprot[1] ;
  wire m_axi_lite_arready;
  wire m_axi_lite_arvalid;
  wire [33:0]\m_axi_lite_awprot[1] ;
  wire m_axi_lite_awready;
  wire m_axi_lite_awvalid;
  wire m_axi_lite_bready;
  wire [1:0]m_axi_lite_bresp;
  wire m_axi_lite_bvalid;
  wire [31:0]m_axi_lite_rdata;
  wire m_axi_lite_rready;
  wire [1:0]m_axi_lite_rresp;
  wire m_axi_lite_rvalid;
  wire m_axi_lite_wready;
  wire [35:0]\m_axi_lite_wstrb[3] ;
  wire m_axi_lite_wvalid;
  wire [5:3]next_state;
  wire rd_en;
  wire [19:0]rx_data;
  wire rx_phy_ready_reg;
  wire rx_user_reset;
  wire s_ready_i04_out;
  wire s_ready_i04_out_1;
  wire s_ready_i04_out_3;
  wire [5:2]state;
  wire storage_data2;
  wire storage_data2_0;
  wire storage_data2_2;
  wire [18:0]tx_data;
  wire tx_fifo_we;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_asitv10_axisc_register_slice arch_reg_slice_inst
       (.E(storage_data2_0),
        .Q(ch2_data_out[33:0]),
        .axi_arready_rs(axi_arready_rs),
        .axi_arvalid_rs(axi_arvalid_rs),
        .lite_sync_reset(lite_sync_reset),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .\m_axi_lite_arprot[1] (\m_axi_lite_arprot[1] ),
        .m_axi_lite_arready(m_axi_lite_arready),
        .m_axi_lite_arvalid(m_axi_lite_arvalid),
        .s_ready_i04_out(s_ready_i04_out_1));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_asitv10_axisc_register_slice_47 awch_reg_slice_inst
       (.E(storage_data2_2),
        .Q(ch2_data_out[33:0]),
        .axi_awready_rs(axi_awready_rs),
        .axi_awvalid_rs(axi_awvalid_rs),
        .lite_sync_reset(lite_sync_reset),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .\m_axi_lite_awprot[1] (\m_axi_lite_awprot[1] ),
        .m_axi_lite_awready(m_axi_lite_awready),
        .m_axi_lite_awvalid(m_axi_lite_awvalid),
        .s_ready_i04_out(s_ready_i04_out_3));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_lite_decoder axi_chip2chip_lite_decoder_inst
       (.D(next_state),
        .E(storage_data2_2),
        .Q(state),
        .axi_arready_rs(axi_arready_rs),
        .axi_arvalid_rs(axi_arvalid_rs),
        .axi_awready_rs(axi_awready_rs),
        .axi_awvalid_rs(axi_awvalid_rs),
        .axi_wready_rs(axi_wready_rs),
        .axi_wvalid_rs(axi_wvalid_rs),
        .dout(rx_data),
        .empty(fifo_empty),
        .\gen_fwft.empty_fwft_i_reg (axi_chip2chip_lite_slave_rx_fifo_n_22),
        .\gen_fwft.empty_fwft_i_reg_0 (axi_chip2chip_lite_slave_rx_fifo_n_23),
        .\gen_fwft.empty_fwft_i_reg_1 (axi_chip2chip_lite_slave_rx_fifo_n_21),
        .lite_sync_reset(lite_sync_reset),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .m_axi_lite_arready(m_axi_lite_arready),
        .m_axi_lite_awready(m_axi_lite_awready),
        .m_axi_lite_wready(m_axi_lite_wready),
        .rd_en(axi_chip2chip_lite_decoder_inst_n_3),
        .s_ready_i04_out(s_ready_i04_out_3),
        .s_ready_i04_out_0(s_ready_i04_out_1),
        .s_ready_i04_out_1(s_ready_i04_out),
        .\storage_data2_reg[33] (storage_data2_0),
        .\storage_data2_reg[35] (storage_data2),
        .\storage_data2_reg[35]_0 (ch2_data_out));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_b_fifo__parameterized0 axi_chip2chip_lite_slave_rx_fifo
       (.D(next_state),
        .Q(Q),
        .axi_arready_rs(axi_arready_rs),
        .axi_awready_rs(axi_awready_rs),
        .axi_lite_rx_valid(axi_lite_rx_valid),
        .axi_wready_rs(axi_wready_rs),
        .ch0_valid_out_reg(axi_chip2chip_lite_slave_rx_fifo_n_21),
        .ch1_valid_out_reg(axi_chip2chip_lite_slave_rx_fifo_n_22),
        .ch2_valid_out_reg(axi_chip2chip_lite_slave_rx_fifo_n_23),
        .clk_ph_out(clk_ph_out),
        .dout(rx_data),
        .empty(fifo_empty),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .rd_en(axi_chip2chip_lite_decoder_inst_n_3),
        .rst(fifo_reset),
        .\state_reg[5] (state));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_b_fifo__parameterized0__xdcDup__1 axi_chip2chip_lite_slave_tx_fifo
       (.Q(tx_data),
        .\calib_intr_gen.tx_ch0_data_reg[10] (\calib_intr_gen.tx_ch0_data_reg[10] ),
        .\calib_intr_gen.tx_ch0_data_reg[11] (\calib_intr_gen.tx_ch0_data_reg[11] ),
        .\calib_intr_gen.tx_ch0_data_reg[12] (\calib_intr_gen.tx_ch0_data_reg[12] ),
        .\calib_intr_gen.tx_ch0_data_reg[13] (\calib_intr_gen.tx_ch0_data_reg[13] ),
        .\calib_intr_gen.tx_ch0_data_reg[14] (\calib_intr_gen.tx_ch0_data_reg[14] ),
        .\calib_intr_gen.tx_ch0_data_reg[15] (\calib_intr_gen.tx_ch0_data_reg[15] ),
        .\calib_intr_gen.tx_ch0_data_reg[16] (\calib_intr_gen.tx_ch0_data_reg[16] ),
        .\calib_intr_gen.tx_ch0_data_reg[17] (\calib_intr_gen.tx_ch0_data_reg[17] ),
        .\calib_intr_gen.tx_ch0_data_reg[18] (\calib_intr_gen.tx_ch0_data_reg[18] ),
        .\calib_intr_gen.tx_ch0_data_reg[19] (\calib_intr_gen.tx_ch0_data_reg[19] ),
        .\calib_intr_gen.tx_ch0_data_reg[4] (\calib_intr_gen.tx_ch0_data_reg[4] ),
        .\calib_intr_gen.tx_ch0_data_reg[5] (\calib_intr_gen.tx_ch0_data_reg[5] ),
        .\calib_intr_gen.tx_ch0_data_reg[6] (\calib_intr_gen.tx_ch0_data_reg[6] ),
        .\calib_intr_gen.tx_ch0_data_reg[7] (\calib_intr_gen.tx_ch0_data_reg[7] ),
        .\calib_intr_gen.tx_ch0_data_reg[8] (\calib_intr_gen.tx_ch0_data_reg[8] ),
        .\calib_intr_gen.tx_ch0_data_reg[9] (\calib_intr_gen.tx_ch0_data_reg[9] ),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .empty(empty),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .out(fifo_reset_axi_clk_slv),
        .prog_full(\axi_chip2chip_async_fifo_inst/prog_full_int ),
        .rd_en(rd_en),
        .rx_user_reset(rx_user_reset),
        .tx_fifo_we(tx_fifo_we),
        .wr_rst_busy(\axi_chip2chip_async_fifo_inst/wr_rst_busy ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_lite_tdm axi_chip2chip_lite_tx_tdm_inst
       (.Q(tx_data),
        .lite_sync_reset(lite_sync_reset),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .m_axi_lite_bready(m_axi_lite_bready),
        .m_axi_lite_bresp(m_axi_lite_bresp),
        .m_axi_lite_bvalid(m_axi_lite_bvalid),
        .m_axi_lite_rdata(m_axi_lite_rdata),
        .m_axi_lite_rready(m_axi_lite_rready),
        .m_axi_lite_rresp(m_axi_lite_rresp),
        .m_axi_lite_rvalid(m_axi_lite_rvalid),
        .prog_full(\axi_chip2chip_async_fifo_inst/prog_full_int ),
        .tx_fifo_we(tx_fifo_we),
        .wr_rst_busy(\axi_chip2chip_async_fifo_inst/wr_rst_busy ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell__parameterized0_48 axi_chip2chip_sync_cell_lit_slv_rst_axi_clk_xpm
       (.m_axi_lite_aclk(m_axi_lite_aclk),
        .out(fifo_reset_axi_clk_slv),
        .rst(fifo_reset));
  FDPE fifo_reset_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(rx_phy_ready_reg),
        .PRE(lite_sync_reset),
        .Q(fifo_reset));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_asitv10_axisc_register_slice__parameterized0 wch_reg_slice_inst
       (.E(storage_data2),
        .axi_wready_rs(axi_wready_rs),
        .axi_wvalid_rs(axi_wvalid_rs),
        .\ch0_data_out_reg[35] (ch2_data_out),
        .lite_sync_reset(lite_sync_reset),
        .m_axi_lite_aclk(m_axi_lite_aclk),
        .m_axi_lite_wready(m_axi_lite_wready),
        .\m_axi_lite_wstrb[3] (\m_axi_lite_wstrb[3] ),
        .m_axi_lite_wvalid(m_axi_lite_wvalid),
        .s_ready_i04_out(s_ready_i04_out));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_lite_tdm
   (m_axi_lite_rready,
    m_axi_lite_bready,
    tx_fifo_we,
    Q,
    lite_sync_reset,
    m_axi_lite_aclk,
    m_axi_lite_rdata,
    m_axi_lite_rresp,
    m_axi_lite_bresp,
    m_axi_lite_rvalid,
    m_axi_lite_bvalid,
    wr_rst_busy,
    prog_full);
  output m_axi_lite_rready;
  output m_axi_lite_bready;
  output tx_fifo_we;
  output [18:0]Q;
  input lite_sync_reset;
  input m_axi_lite_aclk;
  input [31:0]m_axi_lite_rdata;
  input [1:0]m_axi_lite_rresp;
  input [1:0]m_axi_lite_bresp;
  input m_axi_lite_rvalid;
  input m_axi_lite_bvalid;
  input wr_rst_busy;
  input prog_full;

  wire [18:0]Q;
  wire lite_sync_reset;
  wire m_axi_lite_aclk;
  wire m_axi_lite_bready;
  wire [1:0]m_axi_lite_bresp;
  wire m_axi_lite_bvalid;
  wire [31:0]m_axi_lite_rdata;
  wire m_axi_lite_rready;
  wire [1:0]m_axi_lite_rresp;
  wire m_axi_lite_rvalid;
  wire next_ch0_ready_out;
  wire next_ch1_ready_out;
  wire next_send_ready;
  wire [1:1]next_state0_in;
  wire [18:0]next_tx_data;
  wire next_tx_fifo_we;
  wire prog_full;
  wire send_ready;
  wire send_ready_i_2_n_0;
  wire [3:0]state;
  wire \state[3]_i_1__1_n_0 ;
  wire tx_fifo_we;
  wire wr_rst_busy;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    ch0_ready_out_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(send_ready),
        .I3(state[3]),
        .I4(state[2]),
        .O(next_ch0_ready_out));
  FDRE ch0_ready_out_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_ch0_ready_out),
        .Q(m_axi_lite_rready),
        .R(lite_sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    ch1_ready_out_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(send_ready),
        .I4(state[3]),
        .O(next_ch1_ready_out));
  FDRE ch1_ready_out_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_ch1_ready_out),
        .Q(m_axi_lite_bready),
        .R(lite_sync_reset));
  LUT5 #(
    .INIT(32'h01160000)) 
    send_ready_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(send_ready_i_2_n_0),
        .O(next_send_ready));
  LUT6 #(
    .INIT(64'h0000000000F80088)) 
    send_ready_i_2
       (.I0(m_axi_lite_rvalid),
        .I1(state[0]),
        .I2(m_axi_lite_bvalid),
        .I3(wr_rst_busy),
        .I4(state[2]),
        .I5(prog_full),
        .O(send_ready_i_2_n_0));
  FDRE send_ready_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_send_ready),
        .Q(send_ready),
        .R(lite_sync_reset));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \state[1]_i_1__3 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .O(next_state0_in));
  LUT4 #(
    .INIT(16'h0116)) 
    \state[3]_i_1__1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[3]),
        .I3(state[2]),
        .O(\state[3]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "S0:000001,S1:000010,S2:000100,S3:001000,S4:010000,S5:100000," *) 
  FDSE \state_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(state[3]),
        .Q(state[0]),
        .S(lite_sync_reset));
  (* FSM_ENCODED_STATES = "S0:000001,S1:000010,S2:000100,S3:001000,S4:010000,S5:100000," *) 
  FDRE \state_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_state0_in),
        .Q(state[1]),
        .R(lite_sync_reset));
  (* FSM_ENCODED_STATES = "S0:000001,S1:000010,S2:000100,S3:001000,S4:010000,S5:100000," *) 
  FDRE \state_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(state[1]),
        .Q(state[2]),
        .R(lite_sync_reset));
  (* FSM_ENCODED_STATES = "S0:000001,S1:000010,S2:000100,S3:001000,S4:010000,S5:100000," *) 
  FDRE \state_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(state[2]),
        .Q(state[3]),
        .R(lite_sync_reset));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_data[0]_i_1 
       (.I0(state[0]),
        .I1(m_axi_lite_rdata[0]),
        .I2(state[1]),
        .I3(m_axi_lite_rdata[18]),
        .I4(m_axi_lite_bresp[0]),
        .I5(state[2]),
        .O(next_tx_data[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[10]_i_1 
       (.I0(m_axi_lite_rdata[28]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[10]),
        .I3(state[0]),
        .O(next_tx_data[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[11]_i_1 
       (.I0(m_axi_lite_rdata[29]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[11]),
        .I3(state[0]),
        .O(next_tx_data[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[12]_i_1 
       (.I0(m_axi_lite_rdata[30]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[12]),
        .I3(state[0]),
        .O(next_tx_data[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[13]_i_1 
       (.I0(m_axi_lite_rdata[31]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[13]),
        .I3(state[0]),
        .O(next_tx_data[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[14]_i_1 
       (.I0(m_axi_lite_rresp[0]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[14]),
        .I3(state[0]),
        .O(next_tx_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[15]_i_1 
       (.I0(m_axi_lite_rresp[1]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[15]),
        .I3(state[0]),
        .O(next_tx_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_data[16]_i_1 
       (.I0(state[0]),
        .I1(m_axi_lite_rdata[16]),
        .O(next_tx_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tx_data[17]_i_1 
       (.I0(state[0]),
        .I1(m_axi_lite_rdata[17]),
        .O(next_tx_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tx_data[18]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .O(next_tx_data[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \tx_data[1]_i_1 
       (.I0(state[0]),
        .I1(m_axi_lite_rdata[1]),
        .I2(state[1]),
        .I3(m_axi_lite_rdata[19]),
        .I4(m_axi_lite_bresp[1]),
        .I5(state[2]),
        .O(next_tx_data[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[2]_i_1 
       (.I0(m_axi_lite_rdata[20]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[2]),
        .I3(state[0]),
        .O(next_tx_data[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[3]_i_1 
       (.I0(m_axi_lite_rdata[21]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[3]),
        .I3(state[0]),
        .O(next_tx_data[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[4]_i_1 
       (.I0(m_axi_lite_rdata[22]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[4]),
        .I3(state[0]),
        .O(next_tx_data[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[5]_i_1 
       (.I0(m_axi_lite_rdata[23]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[5]),
        .I3(state[0]),
        .O(next_tx_data[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[6]_i_1 
       (.I0(m_axi_lite_rdata[24]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[6]),
        .I3(state[0]),
        .O(next_tx_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[7]_i_1 
       (.I0(m_axi_lite_rdata[25]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[7]),
        .I3(state[0]),
        .O(next_tx_data[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[8]_i_1 
       (.I0(m_axi_lite_rdata[26]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[8]),
        .I3(state[0]),
        .O(next_tx_data[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \tx_data[9]_i_1 
       (.I0(m_axi_lite_rdata[27]),
        .I1(state[1]),
        .I2(m_axi_lite_rdata[9]),
        .I3(state[0]),
        .O(next_tx_data[9]));
  FDRE \tx_data_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[0]),
        .Q(Q[0]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[10] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[10]),
        .Q(Q[10]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[11] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[11]),
        .Q(Q[11]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[12] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[12]),
        .Q(Q[12]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[13] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[13]),
        .Q(Q[13]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[14] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[14]),
        .Q(Q[14]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[15] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[15]),
        .Q(Q[15]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[16] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[16]),
        .Q(Q[16]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[17] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[17]),
        .Q(Q[17]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[18] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[18]),
        .Q(Q[18]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[1]),
        .Q(Q[1]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[2]),
        .Q(Q[2]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[3]),
        .Q(Q[3]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[4]),
        .Q(Q[4]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[5]),
        .Q(Q[5]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[6]),
        .Q(Q[6]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[7]),
        .Q(Q[7]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[8] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[8]),
        .Q(Q[8]),
        .R(lite_sync_reset));
  FDRE \tx_data_reg[9] 
       (.C(m_axi_lite_aclk),
        .CE(\state[3]_i_1__1_n_0 ),
        .D(next_tx_data[9]),
        .Q(Q[9]),
        .R(lite_sync_reset));
  LUT6 #(
    .INIT(64'h0116010401160000)) 
    tx_fifo_we_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(send_ready_i_2_n_0),
        .I5(send_ready),
        .O(next_tx_fifo_we));
  FDRE tx_fifo_we_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(next_tx_fifo_we),
        .Q(tx_fifo_we),
        .R(lite_sync_reset));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_packer
   (Q,
    p_0_in,
    E,
    \data_out_reg[25] ,
    clk_ph_out,
    wr_rst_busy,
    aw_ch_data_valid,
    full,
    rx_user_reset);
  output [25:0]Q;
  output p_0_in;
  input [0:0]E;
  input [25:0]\data_out_reg[25] ;
  input clk_ph_out;
  input wr_rst_busy;
  input aw_ch_data_valid;
  input full;
  input rx_user_reset;

  wire [0:0]E;
  wire [25:0]Q;
  wire aw_ch_data_valid;
  wire clk_ph_out;
  wire [25:0]\data_out_reg[25] ;
  wire full;
  wire \mux_by_2.data_count[0]_i_1_n_0 ;
  wire \mux_by_2.data_count[1]_i_1_n_0 ;
  wire \mux_by_2.data_count_reg_n_0_[0] ;
  wire p_0_in;
  wire rx_user_reset;
  wire wr_rst_busy;

  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \mux_by_2.data_count[0]_i_1 
       (.I0(p_0_in),
        .I1(wr_rst_busy),
        .I2(aw_ch_data_valid),
        .I3(full),
        .I4(\mux_by_2.data_count_reg_n_0_[0] ),
        .O(\mux_by_2.data_count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \mux_by_2.data_count[1]_i_1 
       (.I0(\mux_by_2.data_count_reg_n_0_[0] ),
        .I1(wr_rst_busy),
        .I2(aw_ch_data_valid),
        .I3(full),
        .I4(p_0_in),
        .O(\mux_by_2.data_count[1]_i_1_n_0 ));
  FDSE \mux_by_2.data_count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[0]_i_1_n_0 ),
        .Q(\mux_by_2.data_count_reg_n_0_[0] ),
        .S(rx_user_reset));
  FDRE \mux_by_2.data_count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(rx_user_reset));
  FDRE \mux_by_2.pack_reg0_reg[0] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[10] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[11] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[12] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[13] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[14] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[15] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[16] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[17] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[18] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[19] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[1] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[20] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[21] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[22] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[23] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[24] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[25] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[2] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[3] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[4] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[5] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[6] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[7] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[8] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[9] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_packer" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_packer_35
   (Q,
    p_0_in,
    E,
    \data_out_reg[25] ,
    clk_ph_out,
    wr_rst_busy,
    ar_ch_data_valid,
    full,
    rx_user_reset);
  output [25:0]Q;
  output p_0_in;
  input [0:0]E;
  input [25:0]\data_out_reg[25] ;
  input clk_ph_out;
  input wr_rst_busy;
  input ar_ch_data_valid;
  input full;
  input rx_user_reset;

  wire [0:0]E;
  wire [25:0]Q;
  wire ar_ch_data_valid;
  wire clk_ph_out;
  wire [25:0]\data_out_reg[25] ;
  wire full;
  wire \mux_by_2.data_count[0]_i_1_n_0 ;
  wire \mux_by_2.data_count[1]_i_1_n_0 ;
  wire \mux_by_2.data_count_reg_n_0_[0] ;
  wire p_0_in;
  wire rx_user_reset;
  wire wr_rst_busy;

  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \mux_by_2.data_count[0]_i_1 
       (.I0(p_0_in),
        .I1(wr_rst_busy),
        .I2(ar_ch_data_valid),
        .I3(full),
        .I4(\mux_by_2.data_count_reg_n_0_[0] ),
        .O(\mux_by_2.data_count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \mux_by_2.data_count[1]_i_1 
       (.I0(\mux_by_2.data_count_reg_n_0_[0] ),
        .I1(wr_rst_busy),
        .I2(ar_ch_data_valid),
        .I3(full),
        .I4(p_0_in),
        .O(\mux_by_2.data_count[1]_i_1_n_0 ));
  FDSE \mux_by_2.data_count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[0]_i_1_n_0 ),
        .Q(\mux_by_2.data_count_reg_n_0_[0] ),
        .S(rx_user_reset));
  FDRE \mux_by_2.data_count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(rx_user_reset));
  FDRE \mux_by_2.pack_reg0_reg[0] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[10] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[11] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[12] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[13] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[14] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[15] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[16] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[17] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[18] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[19] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[1] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[20] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[21] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[22] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[23] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[24] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[25] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[2] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[3] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[4] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[5] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[6] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[7] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[8] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[9] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[25] [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_packer" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_packer__parameterized0
   (Q,
    p_0_in,
    E,
    \data_out_reg[18] ,
    clk_ph_out,
    wr_rst_busy,
    wd_ch_data_valid,
    full,
    rx_user_reset);
  output [18:0]Q;
  output p_0_in;
  input [0:0]E;
  input [18:0]\data_out_reg[18] ;
  input clk_ph_out;
  input wr_rst_busy;
  input wd_ch_data_valid;
  input full;
  input rx_user_reset;

  wire [0:0]E;
  wire [18:0]Q;
  wire clk_ph_out;
  wire [18:0]\data_out_reg[18] ;
  wire full;
  wire \mux_by_2.data_count[0]_i_1_n_0 ;
  wire \mux_by_2.data_count[1]_i_1_n_0 ;
  wire \mux_by_2.data_count_reg_n_0_[0] ;
  wire p_0_in;
  wire rx_user_reset;
  wire wd_ch_data_valid;
  wire wr_rst_busy;

  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \mux_by_2.data_count[0]_i_1 
       (.I0(p_0_in),
        .I1(wr_rst_busy),
        .I2(wd_ch_data_valid),
        .I3(full),
        .I4(\mux_by_2.data_count_reg_n_0_[0] ),
        .O(\mux_by_2.data_count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \mux_by_2.data_count[1]_i_1 
       (.I0(\mux_by_2.data_count_reg_n_0_[0] ),
        .I1(wr_rst_busy),
        .I2(wd_ch_data_valid),
        .I3(full),
        .I4(p_0_in),
        .O(\mux_by_2.data_count[1]_i_1_n_0 ));
  FDSE \mux_by_2.data_count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[0]_i_1_n_0 ),
        .Q(\mux_by_2.data_count_reg_n_0_[0] ),
        .S(rx_user_reset));
  FDRE \mux_by_2.data_count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(rx_user_reset));
  FDRE \mux_by_2.pack_reg0_reg[0] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[10] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[11] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[12] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[13] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[14] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[15] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[16] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[17] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[18] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[1] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[2] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[3] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[4] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[5] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[6] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[7] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[8] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \mux_by_2.pack_reg0_reg[9] 
       (.C(clk_ph_out),
        .CE(E),
        .D(\data_out_reg[18] [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_phy_calib
   (flip_type,
    \deskew_enable_gen.min_flip_0 ,
    \deskew_enable_gen.min_flip_1 ,
    calib_done,
    calib_error,
    \deskew_enable_gen.step_count ,
    \deskew_enable_gen.grp_mask__40 ,
    \deskew_enable_gen.min_flip_1_reg_0 ,
    \deskew_enable_gen.flip_type_reg_0 ,
    \deskew_enable_gen.delay_tap_reg[4]_0 ,
    flip_det__2,
    next_calib_done,
    \deskew_enable_gen.flip_type_reg_1 ,
    \deskew_enable_gen.flip_type_reg_2 ,
    \deskew_enable_gen.grp_flip_reg_0 ,
    \deskew_enable_gen.min_flip_0_reg_0 ,
    \deskew_enable_gen.min_flip_1_reg_1 ,
    \deskew_enable_gen.min_flip_1_reg_2 ,
    data_det__2,
    \sio_io_stage.rx_user_data_flop_reg[33] ,
    \data_out_reg[32] ,
    \sio_slav_calib_fsm.master_nack_reg ,
    \sio_slav_calib_fsm.master_ack_reg ,
    \sio_slav_calib_fsm.master_init_reg ,
    clk_ph_out,
    SR,
    S,
    \data_out_reg[22] ,
    \data_out_reg[32]_0 ,
    \data_out_reg[9] ,
    \data_out_reg[21] ,
    \data_out_reg[30] ,
    \data_out_reg[11] ,
    \data_out_reg[23] ,
    \data_out_reg[30]_0 ,
    \data_out_reg[9]_0 ,
    \data_out_reg[21]_0 ,
    \data_out_reg[30]_1 ,
    \deskew_enable_gen.flip_type_reg_3 ,
    \deskew_enable_gen.flip_type_reg_4 ,
    \deskew_enable_gen.flip_type_reg_5 ,
    \deskew_enable_gen.step_count_reg[1]_0 ,
    \deskew_enable_gen.step_count_reg[1]_1 ,
    calib_start,
    Q);
  output flip_type;
  output \deskew_enable_gen.min_flip_0 ;
  output \deskew_enable_gen.min_flip_1 ;
  output calib_done;
  output calib_error;
  output [2:0]\deskew_enable_gen.step_count ;
  output [8:0]\deskew_enable_gen.grp_mask__40 ;
  output \deskew_enable_gen.min_flip_1_reg_0 ;
  output \deskew_enable_gen.flip_type_reg_0 ;
  output [4:0]\deskew_enable_gen.delay_tap_reg[4]_0 ;
  output flip_det__2;
  output next_calib_done;
  output \deskew_enable_gen.flip_type_reg_1 ;
  output \deskew_enable_gen.flip_type_reg_2 ;
  output \deskew_enable_gen.grp_flip_reg_0 ;
  output \deskew_enable_gen.min_flip_0_reg_0 ;
  output \deskew_enable_gen.min_flip_1_reg_1 ;
  output \deskew_enable_gen.min_flip_1_reg_2 ;
  output data_det__2;
  output [33:0]\sio_io_stage.rx_user_data_flop_reg[33] ;
  output [8:0]\data_out_reg[32] ;
  output \sio_slav_calib_fsm.master_nack_reg ;
  output \sio_slav_calib_fsm.master_ack_reg ;
  output \sio_slav_calib_fsm.master_init_reg ;
  input clk_ph_out;
  input [0:0]SR;
  input [3:0]S;
  input [3:0]\data_out_reg[22] ;
  input [2:0]\data_out_reg[32]_0 ;
  input [3:0]\data_out_reg[9] ;
  input [3:0]\data_out_reg[21] ;
  input [2:0]\data_out_reg[30] ;
  input [3:0]\data_out_reg[11] ;
  input [3:0]\data_out_reg[23] ;
  input [2:0]\data_out_reg[30]_0 ;
  input [3:0]\data_out_reg[9]_0 ;
  input [3:0]\data_out_reg[21]_0 ;
  input [2:0]\data_out_reg[30]_1 ;
  input \deskew_enable_gen.flip_type_reg_3 ;
  input \deskew_enable_gen.flip_type_reg_4 ;
  input \deskew_enable_gen.flip_type_reg_5 ;
  input \deskew_enable_gen.step_count_reg[1]_0 ;
  input \deskew_enable_gen.step_count_reg[1]_1 ;
  input calib_start;
  input [33:0]Q;

  wire [33:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire calib_done;
  wire calib_error;
  wire calib_start;
  wire clk_ph_out;
  wire [2:0]count;
  wire data_det__2;
  wire [3:0]\data_out_reg[11] ;
  wire [3:0]\data_out_reg[21] ;
  wire [3:0]\data_out_reg[21]_0 ;
  wire [3:0]\data_out_reg[22] ;
  wire [3:0]\data_out_reg[23] ;
  wire [2:0]\data_out_reg[30] ;
  wire [2:0]\data_out_reg[30]_0 ;
  wire [2:0]\data_out_reg[30]_1 ;
  wire [8:0]\data_out_reg[32] ;
  wire [2:0]\data_out_reg[32]_0 ;
  wire [3:0]\data_out_reg[9] ;
  wire [3:0]\data_out_reg[9]_0 ;
  wire \ddr_data_gen.data_dly_reg_n_0_[0] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[10] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[12] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[14] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[16] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[18] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[20] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[22] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[24] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[26] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[28] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[2] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[30] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[32] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[4] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[6] ;
  wire \ddr_data_gen.data_dly_reg_n_0_[8] ;
  wire [32:0]delay_load0;
  wire \deskew_enable_gen.calib_done_i_3_n_0 ;
  wire \deskew_enable_gen.count[0]_i_1_n_0 ;
  wire \deskew_enable_gen.count[0]_i_2_n_0 ;
  wire \deskew_enable_gen.count[1]_i_1_n_0 ;
  wire \deskew_enable_gen.count[1]_i_2_n_0 ;
  wire \deskew_enable_gen.count[2]_i_1_n_0 ;
  wire \deskew_enable_gen.count[2]_i_2_n_0 ;
  wire \deskew_enable_gen.count[2]_i_3_n_0 ;
  wire \deskew_enable_gen.count[2]_i_4_n_0 ;
  wire [33:0]\deskew_enable_gen.data_flip_sel ;
  wire [33:0]\deskew_enable_gen.data_flip_sel0 ;
  wire [33:0]\deskew_enable_gen.data_stage0 ;
  wire [33:0]\deskew_enable_gen.data_stage1 ;
  wire [33:0]\deskew_enable_gen.data_stage2 ;
  wire [33:0]\deskew_enable_gen.data_stage_sel0 ;
  wire [33:0]\deskew_enable_gen.data_stage_sel00 ;
  wire \deskew_enable_gen.data_stage_sel0[33]_i_3_n_0 ;
  wire \deskew_enable_gen.data_stage_sel0[33]_i_4_n_0 ;
  wire [33:0]\deskew_enable_gen.data_stage_sel1 ;
  wire [33:0]\deskew_enable_gen.data_stage_sel10 ;
  wire \deskew_enable_gen.data_stage_sel1[33]_i_3_n_0 ;
  wire \deskew_enable_gen.delay_load[32]_i_2_n_0 ;
  wire \deskew_enable_gen.delay_load[32]_i_3_n_0 ;
  wire \deskew_enable_gen.delay_load[32]_i_4_n_0 ;
  wire \deskew_enable_gen.delay_tap[0]_i_2_n_0 ;
  wire \deskew_enable_gen.delay_tap[1]_i_2_n_0 ;
  wire \deskew_enable_gen.delay_tap[2]_i_2_n_0 ;
  wire \deskew_enable_gen.delay_tap[3]_i_2_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_11_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_12_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_17_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_18_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_1_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_23_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_24_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_3_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_4_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_5_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_6_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_7_n_0 ;
  wire \deskew_enable_gen.delay_tap[4]_i_9_n_0 ;
  wire [4:0]\deskew_enable_gen.delay_tap_reg[4]_0 ;
  wire \deskew_enable_gen.dout_p0_val ;
  wire \deskew_enable_gen.dout_p0_val0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_i_1_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_i_2_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_i_3_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_i_4_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_i_5_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_i_6_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_i_7_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_n_1 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_n_2 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__0_n_3 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_i_1_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_i_2_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_i_3_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_i_4_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_i_5_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_n_1 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_n_2 ;
  wire \deskew_enable_gen.dout_p0_val0_carry__1_n_3 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_i_1_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_i_2_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_i_3_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_i_4_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_i_5_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_i_6_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_i_7_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_n_0 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_n_1 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_n_2 ;
  wire \deskew_enable_gen.dout_p0_val0_carry_n_3 ;
  wire \deskew_enable_gen.f0_val_reg[2]_srl2_n_0 ;
  wire \deskew_enable_gen.f0_val_reg_n_0_[0] ;
  wire \deskew_enable_gen.f1_val_reg_n_0_[0] ;
  wire \deskew_enable_gen.f1_val_reg_n_0_[1] ;
  wire \deskew_enable_gen.f2_val_reg_n_0_[0] ;
  wire \deskew_enable_gen.f3_val_reg0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_i_1_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_i_2_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_i_3_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_i_4_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_n_1 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_n_2 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__0_n_3 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__1_i_1_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__1_i_2_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__1_i_3_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__1_i_4_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__1_n_1 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__1_n_2 ;
  wire \deskew_enable_gen.f3_val_reg0_carry__1_n_3 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_i_1_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_i_2_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_i_3_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_i_4_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_n_0 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_n_1 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_n_2 ;
  wire \deskew_enable_gen.f3_val_reg0_carry_n_3 ;
  wire \deskew_enable_gen.flip_type_i_7_n_0 ;
  wire \deskew_enable_gen.flip_type_reg_0 ;
  wire \deskew_enable_gen.flip_type_reg_1 ;
  wire \deskew_enable_gen.flip_type_reg_2 ;
  wire \deskew_enable_gen.flip_type_reg_3 ;
  wire \deskew_enable_gen.flip_type_reg_4 ;
  wire \deskew_enable_gen.flip_type_reg_5 ;
  wire \deskew_enable_gen.grp_count[0]_i_1_n_0 ;
  wire \deskew_enable_gen.grp_count[4]_i_1_n_0 ;
  wire \deskew_enable_gen.grp_count[4]_i_3_n_0 ;
  wire \deskew_enable_gen.grp_count[4]_i_4_n_0 ;
  wire \deskew_enable_gen.grp_count_done__3 ;
  wire [6:2]\deskew_enable_gen.grp_count_mul ;
  wire \deskew_enable_gen.grp_flip ;
  wire \deskew_enable_gen.grp_flip_i_2_n_0 ;
  wire \deskew_enable_gen.grp_flip_i_4_n_0 ;
  wire \deskew_enable_gen.grp_flip_i_5_n_0 ;
  wire \deskew_enable_gen.grp_flip_reg_0 ;
  wire [8:0]\deskew_enable_gen.grp_mask__40 ;
  wire \deskew_enable_gen.grp_p0_val ;
  wire \deskew_enable_gen.grp_p0_val0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_n_1 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_n_2 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__0_n_3 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__1_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__1_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__1_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__1_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__1_n_1 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__1_n_2 ;
  wire \deskew_enable_gen.grp_p0_val0_carry__1_n_3 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_n_0 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_n_1 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_n_2 ;
  wire \deskew_enable_gen.grp_p0_val0_carry_n_3 ;
  wire \deskew_enable_gen.grp_p1_val ;
  wire \deskew_enable_gen.grp_p1_val0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_n_1 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_n_2 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__0_n_3 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__1_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__1_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__1_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__1_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__1_n_1 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__1_n_2 ;
  wire \deskew_enable_gen.grp_p1_val0_carry__1_n_3 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_n_0 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_n_1 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_n_2 ;
  wire \deskew_enable_gen.grp_p1_val0_carry_n_3 ;
  wire \deskew_enable_gen.grp_p3_val ;
  wire \deskew_enable_gen.grp_p3_val0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_n_1 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_n_2 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__0_n_3 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__1_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__1_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__1_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__1_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__1_n_1 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__1_n_2 ;
  wire \deskew_enable_gen.grp_p3_val0_carry__1_n_3 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_i_1_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_i_2_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_i_3_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_i_4_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_n_0 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_n_1 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_n_2 ;
  wire \deskew_enable_gen.grp_p3_val0_carry_n_3 ;
  wire [27:3]\deskew_enable_gen.masked_dout__33 ;
  wire [4:0]\deskew_enable_gen.max_value_0 ;
  wire [4:0]\deskew_enable_gen.max_value_1 ;
  wire \deskew_enable_gen.max_value_1[4]_i_2_n_0 ;
  wire \deskew_enable_gen.min_flip_0 ;
  wire \deskew_enable_gen.min_flip_0_reg_0 ;
  wire \deskew_enable_gen.min_flip_1 ;
  wire \deskew_enable_gen.min_flip_1_reg_0 ;
  wire \deskew_enable_gen.min_flip_1_reg_1 ;
  wire \deskew_enable_gen.min_flip_1_reg_2 ;
  wire [4:0]\deskew_enable_gen.min_value_0 ;
  wire \deskew_enable_gen.min_value_0[4]_i_1_n_0 ;
  wire [4:0]\deskew_enable_gen.min_value_1 ;
  wire \deskew_enable_gen.min_value_1[0]_i_1_n_0 ;
  wire \deskew_enable_gen.min_value_1[1]_i_1_n_0 ;
  wire \deskew_enable_gen.min_value_1[2]_i_1_n_0 ;
  wire \deskew_enable_gen.min_value_1[3]_i_1_n_0 ;
  wire \deskew_enable_gen.min_value_1[4]_i_2_n_0 ;
  wire \deskew_enable_gen.min_value_1[4]_i_3_n_0 ;
  wire \deskew_enable_gen.min_value_1[4]_i_4_n_0 ;
  wire \deskew_enable_gen.next_data_stage_sel0 ;
  wire \deskew_enable_gen.next_data_stage_sel1 ;
  wire [4:0]\deskew_enable_gen.next_delay_tap ;
  wire [5:1]\deskew_enable_gen.next_delay_tap1__28 ;
  wire [4:1]\deskew_enable_gen.next_grp_count ;
  wire \deskew_enable_gen.next_grp_flip ;
  wire \deskew_enable_gen.next_max_value_0 ;
  wire \deskew_enable_gen.next_max_value_1 ;
  wire \deskew_enable_gen.next_min_value_1 ;
  wire [11:1]\deskew_enable_gen.next_state ;
  wire \deskew_enable_gen.next_state1__1 ;
  wire \deskew_enable_gen.p0_val_reg[2]_srl2_n_0 ;
  wire \deskew_enable_gen.p0_val_reg_n_0_[0] ;
  wire \deskew_enable_gen.p1_val_reg_n_0_[0] ;
  wire \deskew_enable_gen.p1_val_reg_n_0_[1] ;
  wire \deskew_enable_gen.p2_val_reg_n_0_[0] ;
  wire \deskew_enable_gen.p3_val_reg0 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__0_n_0 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__0_n_1 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__0_n_2 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__0_n_3 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__1_i_1_n_0 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__1_n_1 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__1_n_2 ;
  wire \deskew_enable_gen.p3_val_reg0_carry__1_n_3 ;
  wire \deskew_enable_gen.p3_val_reg0_carry_n_0 ;
  wire \deskew_enable_gen.p3_val_reg0_carry_n_1 ;
  wire \deskew_enable_gen.p3_val_reg0_carry_n_2 ;
  wire \deskew_enable_gen.p3_val_reg0_carry_n_3 ;
  wire \deskew_enable_gen.pat_count[0]_i_1_n_0 ;
  wire \deskew_enable_gen.pat_count[1]_i_1_n_0 ;
  wire \deskew_enable_gen.pat_count[2]_i_1_n_0 ;
  wire \deskew_enable_gen.pat_count[2]_i_2_n_0 ;
  wire \deskew_enable_gen.pat_count[2]_i_3_n_0 ;
  wire \deskew_enable_gen.pat_count[2]_i_4_n_0 ;
  wire [5:1]\deskew_enable_gen.sel_mid1__22 ;
  wire [4:1]\deskew_enable_gen.sel_mid20_out ;
  wire [4:1]\deskew_enable_gen.sel_mid22_out ;
  wire [33:0]\deskew_enable_gen.selected_data ;
  wire [11:0]\deskew_enable_gen.state ;
  wire \deskew_enable_gen.state[0]_i_1_n_0 ;
  wire \deskew_enable_gen.state[10]_i_2_n_0 ;
  wire \deskew_enable_gen.state[10]_i_3_n_0 ;
  wire \deskew_enable_gen.state[11]_i_10_n_0 ;
  wire \deskew_enable_gen.state[11]_i_1_n_0 ;
  wire \deskew_enable_gen.state[11]_i_3_n_0 ;
  wire \deskew_enable_gen.state[11]_i_4_n_0 ;
  wire \deskew_enable_gen.state[11]_i_5_n_0 ;
  wire \deskew_enable_gen.state[11]_i_6_n_0 ;
  wire \deskew_enable_gen.state[11]_i_8_n_0 ;
  wire \deskew_enable_gen.state[11]_i_9_n_0 ;
  wire \deskew_enable_gen.state[1]_i_2_n_0 ;
  wire \deskew_enable_gen.state[1]_i_3_n_0 ;
  wire \deskew_enable_gen.state[3]_i_3_n_0 ;
  wire \deskew_enable_gen.state[4]_i_1_n_0 ;
  wire \deskew_enable_gen.state[8]_i_2_n_0 ;
  wire \deskew_enable_gen.state[9]_i_2_n_0 ;
  wire \deskew_enable_gen.state[9]_i_3_n_0 ;
  wire \deskew_enable_gen.state[9]_i_4_n_0 ;
  wire \deskew_enable_gen.state[9]_i_5_n_0 ;
  wire [2:0]\deskew_enable_gen.step_count ;
  wire \deskew_enable_gen.step_count[0]_i_1_n_0 ;
  wire \deskew_enable_gen.step_count[0]_i_2_n_0 ;
  wire \deskew_enable_gen.step_count[1]_i_1_n_0 ;
  wire \deskew_enable_gen.step_count[1]_i_2_n_0 ;
  wire \deskew_enable_gen.step_count[1]_i_3_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_1_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_2_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_3_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_4_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_5_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_6_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_8_n_0 ;
  wire \deskew_enable_gen.step_count[2]_i_9_n_0 ;
  wire \deskew_enable_gen.step_count_reg[1]_0 ;
  wire \deskew_enable_gen.step_count_reg[1]_1 ;
  wire \deskew_enable_gen.step_count_reg[2]_i_7_n_0 ;
  wire f0_val0;
  wire f0_val0_carry__0_i_1_n_0;
  wire f0_val0_carry__0_i_2_n_0;
  wire f0_val0_carry__0_i_3_n_0;
  wire f0_val0_carry__0_i_4_n_0;
  wire f0_val0_carry__0_n_0;
  wire f0_val0_carry__0_n_1;
  wire f0_val0_carry__0_n_2;
  wire f0_val0_carry__0_n_3;
  wire f0_val0_carry__1_i_1_n_0;
  wire f0_val0_carry__1_i_2_n_0;
  wire f0_val0_carry__1_i_3_n_0;
  wire f0_val0_carry__1_i_4_n_0;
  wire f0_val0_carry__1_n_1;
  wire f0_val0_carry__1_n_2;
  wire f0_val0_carry__1_n_3;
  wire f0_val0_carry_i_1_n_0;
  wire f0_val0_carry_i_2_n_0;
  wire f0_val0_carry_i_3_n_0;
  wire f0_val0_carry_i_4_n_0;
  wire f0_val0_carry_n_0;
  wire f0_val0_carry_n_1;
  wire f0_val0_carry_n_2;
  wire f0_val0_carry_n_3;
  wire f1_val0;
  wire f1_val0_carry__0_i_1_n_0;
  wire f1_val0_carry__0_i_2_n_0;
  wire f1_val0_carry__0_i_3_n_0;
  wire f1_val0_carry__0_i_4_n_0;
  wire f1_val0_carry__0_n_0;
  wire f1_val0_carry__0_n_1;
  wire f1_val0_carry__0_n_2;
  wire f1_val0_carry__0_n_3;
  wire f1_val0_carry__1_i_1_n_0;
  wire f1_val0_carry__1_i_2_n_0;
  wire f1_val0_carry__1_i_3_n_0;
  wire f1_val0_carry__1_i_4_n_0;
  wire f1_val0_carry__1_n_1;
  wire f1_val0_carry__1_n_2;
  wire f1_val0_carry__1_n_3;
  wire f1_val0_carry_i_1_n_0;
  wire f1_val0_carry_i_2_n_0;
  wire f1_val0_carry_i_3_n_0;
  wire f1_val0_carry_i_4_n_0;
  wire f1_val0_carry_n_0;
  wire f1_val0_carry_n_1;
  wire f1_val0_carry_n_2;
  wire f1_val0_carry_n_3;
  wire f2_val0;
  wire f2_val0_carry__0_i_1_n_0;
  wire f2_val0_carry__0_i_2_n_0;
  wire f2_val0_carry__0_i_3_n_0;
  wire f2_val0_carry__0_i_4_n_0;
  wire f2_val0_carry__0_n_0;
  wire f2_val0_carry__0_n_1;
  wire f2_val0_carry__0_n_2;
  wire f2_val0_carry__0_n_3;
  wire f2_val0_carry__1_i_1_n_0;
  wire f2_val0_carry__1_i_2_n_0;
  wire f2_val0_carry__1_i_3_n_0;
  wire f2_val0_carry__1_i_4_n_0;
  wire f2_val0_carry__1_n_1;
  wire f2_val0_carry__1_n_2;
  wire f2_val0_carry__1_n_3;
  wire f2_val0_carry_i_1_n_0;
  wire f2_val0_carry_i_2_n_0;
  wire f2_val0_carry_i_3_n_0;
  wire f2_val0_carry_i_4_n_0;
  wire f2_val0_carry_n_0;
  wire f2_val0_carry_n_1;
  wire f2_val0_carry_n_2;
  wire f2_val0_carry_n_3;
  (* RTL_KEEP = "true" *) wire [3:0]f3_val;
  wire flip_det__2;
  wire flip_type;
  wire next_calib_done;
  wire next_pat_count1__2;
  wire p0_val0;
  wire p0_val0_carry__0_n_0;
  wire p0_val0_carry__0_n_1;
  wire p0_val0_carry__0_n_2;
  wire p0_val0_carry__0_n_3;
  wire p0_val0_carry__1_i_1_n_0;
  wire p0_val0_carry__1_n_1;
  wire p0_val0_carry__1_n_2;
  wire p0_val0_carry__1_n_3;
  wire p0_val0_carry_n_0;
  wire p0_val0_carry_n_1;
  wire p0_val0_carry_n_2;
  wire p0_val0_carry_n_3;
  wire p1_val0;
  wire p1_val0_carry__0_n_0;
  wire p1_val0_carry__0_n_1;
  wire p1_val0_carry__0_n_2;
  wire p1_val0_carry__0_n_3;
  wire p1_val0_carry__1_i_1_n_0;
  wire p1_val0_carry__1_n_1;
  wire p1_val0_carry__1_n_2;
  wire p1_val0_carry__1_n_3;
  wire p1_val0_carry_n_0;
  wire p1_val0_carry_n_1;
  wire p1_val0_carry_n_2;
  wire p1_val0_carry_n_3;
  wire p2_val0;
  wire p2_val0_carry__0_n_0;
  wire p2_val0_carry__0_n_1;
  wire p2_val0_carry__0_n_2;
  wire p2_val0_carry__0_n_3;
  wire p2_val0_carry__1_i_1_n_0;
  wire p2_val0_carry__1_n_1;
  wire p2_val0_carry__1_n_2;
  wire p2_val0_carry__1_n_3;
  wire p2_val0_carry_n_0;
  wire p2_val0_carry_n_1;
  wire p2_val0_carry_n_2;
  wire p2_val0_carry_n_3;
  (* RTL_KEEP = "true" *) wire [3:0]p3_val;
  wire [1:0]p_0_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_2_in5_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire [2:0]pat_count;
  wire [33:0]\sio_io_stage.rx_user_data_flop_reg[33] ;
  wire \sio_slav_calib_fsm.master_ack_i_2_n_0 ;
  wire \sio_slav_calib_fsm.master_ack_i_3_n_0 ;
  wire \sio_slav_calib_fsm.master_ack_i_4_n_0 ;
  wire \sio_slav_calib_fsm.master_ack_i_5_n_0 ;
  wire \sio_slav_calib_fsm.master_ack_i_6_n_0 ;
  wire \sio_slav_calib_fsm.master_ack_i_7_n_0 ;
  wire \sio_slav_calib_fsm.master_ack_reg ;
  wire \sio_slav_calib_fsm.master_init_i_2_n_0 ;
  wire \sio_slav_calib_fsm.master_init_i_3_n_0 ;
  wire \sio_slav_calib_fsm.master_init_i_4_n_0 ;
  wire \sio_slav_calib_fsm.master_init_i_5_n_0 ;
  wire \sio_slav_calib_fsm.master_init_i_6_n_0 ;
  wire \sio_slav_calib_fsm.master_init_i_7_n_0 ;
  wire \sio_slav_calib_fsm.master_init_reg ;
  wire \sio_slav_calib_fsm.master_nack_i_2_n_0 ;
  wire \sio_slav_calib_fsm.master_nack_i_3_n_0 ;
  wire \sio_slav_calib_fsm.master_nack_i_4_n_0 ;
  wire \sio_slav_calib_fsm.master_nack_i_5_n_0 ;
  wire \sio_slav_calib_fsm.master_nack_i_6_n_0 ;
  wire \sio_slav_calib_fsm.master_nack_i_7_n_0 ;
  wire \sio_slav_calib_fsm.master_nack_reg ;
  wire [32:0]unalign_data;
  wire [3:0]\NLW_deskew_enable_gen.dout_p0_val0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.dout_p0_val0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.dout_p0_val0_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.f3_val_reg0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.f3_val_reg0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.f3_val_reg0_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p0_val0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p0_val0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p0_val0_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p1_val0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p1_val0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p1_val0_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p3_val0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p3_val0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.grp_p3_val0_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.p3_val_reg0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.p3_val_reg0_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_deskew_enable_gen.p3_val_reg0_carry__1_O_UNCONNECTED ;
  wire [3:0]NLW_f0_val0_carry_O_UNCONNECTED;
  wire [3:0]NLW_f0_val0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_f0_val0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_f1_val0_carry_O_UNCONNECTED;
  wire [3:0]NLW_f1_val0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_f1_val0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_f2_val0_carry_O_UNCONNECTED;
  wire [3:0]NLW_f2_val0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_f2_val0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p0_val0_carry_O_UNCONNECTED;
  wire [3:0]NLW_p0_val0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p0_val0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p1_val0_carry_O_UNCONNECTED;
  wire [3:0]NLW_p1_val0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p1_val0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_p2_val0_carry_O_UNCONNECTED;
  wire [3:0]NLW_p2_val0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_p2_val0_carry__1_O_UNCONNECTED;

  FDRE \ddr_data_gen.data_dly_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[11]),
        .Q(unalign_data[10]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[13]),
        .Q(unalign_data[12]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[15]),
        .Q(unalign_data[14]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[17]),
        .Q(unalign_data[16]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[19]),
        .Q(unalign_data[18]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[1]),
        .Q(unalign_data[0]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[21]),
        .Q(unalign_data[20]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[23]),
        .Q(unalign_data[22]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[25]),
        .Q(unalign_data[24]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[27]),
        .Q(unalign_data[26]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[29] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[29]),
        .Q(unalign_data[28]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[31]),
        .Q(unalign_data[30]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[32]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[33]),
        .Q(unalign_data[32]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[3]),
        .Q(unalign_data[2]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[5]),
        .Q(unalign_data[4]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[7]),
        .Q(unalign_data[6]),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\ddr_data_gen.data_dly_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \ddr_data_gen.data_dly_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(Q[9]),
        .Q(unalign_data[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \deskew_enable_gen.calib_done_i_2 
       (.I0(\deskew_enable_gen.state [9]),
        .I1(\deskew_enable_gen.state [8]),
        .I2(\deskew_enable_gen.state [10]),
        .I3(\deskew_enable_gen.state [0]),
        .I4(\deskew_enable_gen.calib_done_i_3_n_0 ),
        .I5(\deskew_enable_gen.flip_type_i_7_n_0 ),
        .O(next_calib_done));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \deskew_enable_gen.calib_done_i_3 
       (.I0(\deskew_enable_gen.state [2]),
        .I1(\deskew_enable_gen.state [3]),
        .I2(\deskew_enable_gen.state [11]),
        .I3(\deskew_enable_gen.state [1]),
        .O(\deskew_enable_gen.calib_done_i_3_n_0 ));
  FDRE \deskew_enable_gen.calib_done_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.step_count_reg[1]_0 ),
        .Q(calib_done),
        .R(SR));
  FDRE \deskew_enable_gen.calib_error_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.step_count_reg[1]_1 ),
        .Q(calib_error),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000FFFFEFEA0000)) 
    \deskew_enable_gen.count[0]_i_1 
       (.I0(\deskew_enable_gen.state [1]),
        .I1(\deskew_enable_gen.count[0]_i_2_n_0 ),
        .I2(\deskew_enable_gen.state [2]),
        .I3(\deskew_enable_gen.state [3]),
        .I4(\deskew_enable_gen.count[2]_i_3_n_0 ),
        .I5(count[0]),
        .O(\deskew_enable_gen.count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \deskew_enable_gen.count[0]_i_2 
       (.I0(p_0_in[1]),
        .I1(count[0]),
        .I2(count[2]),
        .I3(count[1]),
        .O(\deskew_enable_gen.count[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h74FFB800)) 
    \deskew_enable_gen.count[1]_i_1 
       (.I0(count[0]),
        .I1(\deskew_enable_gen.state [1]),
        .I2(\deskew_enable_gen.count[1]_i_2_n_0 ),
        .I3(\deskew_enable_gen.count[2]_i_3_n_0 ),
        .I4(count[1]),
        .O(\deskew_enable_gen.count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00747400)) 
    \deskew_enable_gen.count[1]_i_2 
       (.I0(p_0_in[1]),
        .I1(\deskew_enable_gen.state [2]),
        .I2(\deskew_enable_gen.state [3]),
        .I3(count[1]),
        .I4(count[0]),
        .O(\deskew_enable_gen.count[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7F70FFFF8F800000)) 
    \deskew_enable_gen.count[2]_i_1 
       (.I0(count[0]),
        .I1(count[1]),
        .I2(\deskew_enable_gen.state [1]),
        .I3(\deskew_enable_gen.count[2]_i_2_n_0 ),
        .I4(\deskew_enable_gen.count[2]_i_3_n_0 ),
        .I5(count[2]),
        .O(\deskew_enable_gen.count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0074740074007400)) 
    \deskew_enable_gen.count[2]_i_2 
       (.I0(p_0_in[1]),
        .I1(\deskew_enable_gen.state [2]),
        .I2(\deskew_enable_gen.state [3]),
        .I3(count[2]),
        .I4(count[1]),
        .I5(count[0]),
        .O(\deskew_enable_gen.count[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \deskew_enable_gen.count[2]_i_3 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.state [8]),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.state [6]),
        .I4(\deskew_enable_gen.flip_type_reg_0 ),
        .I5(\deskew_enable_gen.count[2]_i_4_n_0 ),
        .O(\deskew_enable_gen.count[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \deskew_enable_gen.count[2]_i_4 
       (.I0(\deskew_enable_gen.state [0]),
        .I1(\deskew_enable_gen.state [1]),
        .I2(\deskew_enable_gen.state [2]),
        .I3(\deskew_enable_gen.state [3]),
        .I4(\deskew_enable_gen.state [4]),
        .I5(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.count[2]_i_4_n_0 ));
  FDRE \deskew_enable_gen.count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(SR));
  FDRE \deskew_enable_gen.count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(SR));
  FDRE \deskew_enable_gen.count_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.count[2]_i_1_n_0 ),
        .Q(count[2]),
        .R(SR));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[0]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [0]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [0]),
        .O(\deskew_enable_gen.data_flip_sel0 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[10]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [2]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [10]),
        .O(\deskew_enable_gen.data_flip_sel0 [10]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[11]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [2]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [11]),
        .O(\deskew_enable_gen.data_flip_sel0 [11]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \deskew_enable_gen.data_flip_sel[11]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [2]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[12]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [3]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [12]),
        .O(\deskew_enable_gen.data_flip_sel0 [12]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[13]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [3]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [13]),
        .O(\deskew_enable_gen.data_flip_sel0 [13]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[14]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [3]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [14]),
        .O(\deskew_enable_gen.data_flip_sel0 [14]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[15]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [3]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [15]),
        .O(\deskew_enable_gen.data_flip_sel0 [15]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \deskew_enable_gen.data_flip_sel[15]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [3]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[16]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [4]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [16]),
        .O(\deskew_enable_gen.data_flip_sel0 [16]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[17]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [4]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [17]),
        .O(\deskew_enable_gen.data_flip_sel0 [17]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[18]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [4]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [18]),
        .O(\deskew_enable_gen.data_flip_sel0 [18]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[19]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [4]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [19]),
        .O(\deskew_enable_gen.data_flip_sel0 [19]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \deskew_enable_gen.data_flip_sel[19]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [6]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [4]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[1]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [0]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [1]),
        .O(\deskew_enable_gen.data_flip_sel0 [1]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[20]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [5]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [20]),
        .O(\deskew_enable_gen.data_flip_sel0 [20]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[21]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [5]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [21]),
        .O(\deskew_enable_gen.data_flip_sel0 [21]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[22]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [5]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [22]),
        .O(\deskew_enable_gen.data_flip_sel0 [22]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[23]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [5]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [23]),
        .O(\deskew_enable_gen.data_flip_sel0 [23]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \deskew_enable_gen.data_flip_sel[23]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [6]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [5]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[24]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [6]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [24]),
        .O(\deskew_enable_gen.data_flip_sel0 [24]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[25]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [6]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [25]),
        .O(\deskew_enable_gen.data_flip_sel0 [25]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[26]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [6]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [26]),
        .O(\deskew_enable_gen.data_flip_sel0 [26]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[27]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [6]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [27]),
        .O(\deskew_enable_gen.data_flip_sel0 [27]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \deskew_enable_gen.data_flip_sel[27]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [3]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [6]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[28]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [7]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [28]),
        .O(\deskew_enable_gen.data_flip_sel0 [28]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[29]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [7]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [29]),
        .O(\deskew_enable_gen.data_flip_sel0 [29]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[2]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [0]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [2]),
        .O(\deskew_enable_gen.data_flip_sel0 [2]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[30]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [7]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [30]),
        .O(\deskew_enable_gen.data_flip_sel0 [30]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[31]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [7]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [31]),
        .O(\deskew_enable_gen.data_flip_sel0 [31]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \deskew_enable_gen.data_flip_sel[31]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [3]),
        .I1(\deskew_enable_gen.grp_count_mul [6]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [7]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[32]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [8]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [32]),
        .O(\deskew_enable_gen.data_flip_sel0 [32]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[33]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [8]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [33]),
        .O(\deskew_enable_gen.data_flip_sel0 [33]));
  LUT5 #(
    .INIT(32'h00400002)) 
    \deskew_enable_gen.data_flip_sel[33]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .O(\deskew_enable_gen.grp_mask__40 [8]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[3]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [0]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [3]),
        .O(\deskew_enable_gen.data_flip_sel0 [3]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \deskew_enable_gen.data_flip_sel[3]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[4]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [1]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [4]),
        .O(\deskew_enable_gen.data_flip_sel0 [4]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[5]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [1]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [5]),
        .O(\deskew_enable_gen.data_flip_sel0 [5]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[6]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [1]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [6]),
        .O(\deskew_enable_gen.data_flip_sel0 [6]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[7]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [1]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [7]),
        .O(\deskew_enable_gen.data_flip_sel0 [7]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \deskew_enable_gen.data_flip_sel[7]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [6]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .O(\deskew_enable_gen.grp_mask__40 [1]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[8]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [2]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [8]),
        .O(\deskew_enable_gen.data_flip_sel0 [8]));
  LUT3 #(
    .INIT(8'hF8)) 
    \deskew_enable_gen.data_flip_sel[9]_i_1 
       (.I0(\deskew_enable_gen.grp_mask__40 [2]),
        .I1(\deskew_enable_gen.grp_flip ),
        .I2(\deskew_enable_gen.data_flip_sel [9]),
        .O(\deskew_enable_gen.data_flip_sel0 [9]));
  FDRE \deskew_enable_gen.data_flip_sel_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [0]),
        .Q(\deskew_enable_gen.data_flip_sel [0]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [10]),
        .Q(\deskew_enable_gen.data_flip_sel [10]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [11]),
        .Q(\deskew_enable_gen.data_flip_sel [11]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [12]),
        .Q(\deskew_enable_gen.data_flip_sel [12]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [13]),
        .Q(\deskew_enable_gen.data_flip_sel [13]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [14]),
        .Q(\deskew_enable_gen.data_flip_sel [14]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [15]),
        .Q(\deskew_enable_gen.data_flip_sel [15]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [16]),
        .Q(\deskew_enable_gen.data_flip_sel [16]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [17]),
        .Q(\deskew_enable_gen.data_flip_sel [17]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [18]),
        .Q(\deskew_enable_gen.data_flip_sel [18]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [19]),
        .Q(\deskew_enable_gen.data_flip_sel [19]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [1]),
        .Q(\deskew_enable_gen.data_flip_sel [1]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [20]),
        .Q(\deskew_enable_gen.data_flip_sel [20]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [21]),
        .Q(\deskew_enable_gen.data_flip_sel [21]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [22]),
        .Q(\deskew_enable_gen.data_flip_sel [22]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [23]),
        .Q(\deskew_enable_gen.data_flip_sel [23]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [24]),
        .Q(\deskew_enable_gen.data_flip_sel [24]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [25]),
        .Q(\deskew_enable_gen.data_flip_sel [25]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [26]),
        .Q(\deskew_enable_gen.data_flip_sel [26]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [27]),
        .Q(\deskew_enable_gen.data_flip_sel [27]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [28]),
        .Q(\deskew_enable_gen.data_flip_sel [28]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[29] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [29]),
        .Q(\deskew_enable_gen.data_flip_sel [29]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [2]),
        .Q(\deskew_enable_gen.data_flip_sel [2]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [30]),
        .Q(\deskew_enable_gen.data_flip_sel [30]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [31]),
        .Q(\deskew_enable_gen.data_flip_sel [31]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [32]),
        .Q(\deskew_enable_gen.data_flip_sel [32]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [33]),
        .Q(\deskew_enable_gen.data_flip_sel [33]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [3]),
        .Q(\deskew_enable_gen.data_flip_sel [3]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [4]),
        .Q(\deskew_enable_gen.data_flip_sel [4]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [5]),
        .Q(\deskew_enable_gen.data_flip_sel [5]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [6]),
        .Q(\deskew_enable_gen.data_flip_sel [6]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [7]),
        .Q(\deskew_enable_gen.data_flip_sel [7]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [8]),
        .Q(\deskew_enable_gen.data_flip_sel [8]),
        .R(SR));
  FDRE \deskew_enable_gen.data_flip_sel_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_flip_sel0 [9]),
        .Q(\deskew_enable_gen.data_flip_sel [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[0]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [0]),
        .I1(\deskew_enable_gen.data_stage_sel0 [0]),
        .I2(\deskew_enable_gen.data_stage1 [0]),
        .I3(\deskew_enable_gen.data_stage_sel1 [0]),
        .I4(\deskew_enable_gen.data_stage2 [0]),
        .O(\deskew_enable_gen.selected_data [0]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[10]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [10]),
        .I1(\deskew_enable_gen.data_stage_sel0 [10]),
        .I2(\deskew_enable_gen.data_stage1 [10]),
        .I3(\deskew_enable_gen.data_stage_sel1 [10]),
        .I4(\deskew_enable_gen.data_stage2 [10]),
        .O(\deskew_enable_gen.selected_data [10]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[11]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [11]),
        .I1(\deskew_enable_gen.data_stage_sel0 [11]),
        .I2(\deskew_enable_gen.data_stage1 [11]),
        .I3(\deskew_enable_gen.data_stage_sel1 [11]),
        .I4(\deskew_enable_gen.data_stage2 [11]),
        .O(\deskew_enable_gen.selected_data [11]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[12]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [12]),
        .I1(\deskew_enable_gen.data_stage_sel0 [12]),
        .I2(\deskew_enable_gen.data_stage1 [12]),
        .I3(\deskew_enable_gen.data_stage_sel1 [12]),
        .I4(\deskew_enable_gen.data_stage2 [12]),
        .O(\deskew_enable_gen.selected_data [12]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[13]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [13]),
        .I1(\deskew_enable_gen.data_stage_sel0 [13]),
        .I2(\deskew_enable_gen.data_stage1 [13]),
        .I3(\deskew_enable_gen.data_stage_sel1 [13]),
        .I4(\deskew_enable_gen.data_stage2 [13]),
        .O(\deskew_enable_gen.selected_data [13]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[14]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [14]),
        .I1(\deskew_enable_gen.data_stage_sel0 [14]),
        .I2(\deskew_enable_gen.data_stage1 [14]),
        .I3(\deskew_enable_gen.data_stage_sel1 [14]),
        .I4(\deskew_enable_gen.data_stage2 [14]),
        .O(\deskew_enable_gen.selected_data [14]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[15]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [15]),
        .I1(\deskew_enable_gen.data_stage_sel0 [15]),
        .I2(\deskew_enable_gen.data_stage1 [15]),
        .I3(\deskew_enable_gen.data_stage_sel1 [15]),
        .I4(\deskew_enable_gen.data_stage2 [15]),
        .O(\deskew_enable_gen.selected_data [15]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[16]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [16]),
        .I1(\deskew_enable_gen.data_stage_sel0 [16]),
        .I2(\deskew_enable_gen.data_stage1 [16]),
        .I3(\deskew_enable_gen.data_stage_sel1 [16]),
        .I4(\deskew_enable_gen.data_stage2 [16]),
        .O(\deskew_enable_gen.selected_data [16]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[17]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [17]),
        .I1(\deskew_enable_gen.data_stage_sel0 [17]),
        .I2(\deskew_enable_gen.data_stage1 [17]),
        .I3(\deskew_enable_gen.data_stage_sel1 [17]),
        .I4(\deskew_enable_gen.data_stage2 [17]),
        .O(\deskew_enable_gen.selected_data [17]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[18]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [18]),
        .I1(\deskew_enable_gen.data_stage_sel0 [18]),
        .I2(\deskew_enable_gen.data_stage1 [18]),
        .I3(\deskew_enable_gen.data_stage_sel1 [18]),
        .I4(\deskew_enable_gen.data_stage2 [18]),
        .O(\deskew_enable_gen.selected_data [18]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[19]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [19]),
        .I1(\deskew_enable_gen.data_stage_sel0 [19]),
        .I2(\deskew_enable_gen.data_stage1 [19]),
        .I3(\deskew_enable_gen.data_stage_sel1 [19]),
        .I4(\deskew_enable_gen.data_stage2 [19]),
        .O(\deskew_enable_gen.selected_data [19]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[1]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [1]),
        .I1(\deskew_enable_gen.data_stage_sel0 [1]),
        .I2(\deskew_enable_gen.data_stage1 [1]),
        .I3(\deskew_enable_gen.data_stage_sel1 [1]),
        .I4(\deskew_enable_gen.data_stage2 [1]),
        .O(\deskew_enable_gen.selected_data [1]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[20]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [20]),
        .I1(\deskew_enable_gen.data_stage_sel0 [20]),
        .I2(\deskew_enable_gen.data_stage1 [20]),
        .I3(\deskew_enable_gen.data_stage_sel1 [20]),
        .I4(\deskew_enable_gen.data_stage2 [20]),
        .O(\deskew_enable_gen.selected_data [20]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[21]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [21]),
        .I1(\deskew_enable_gen.data_stage_sel0 [21]),
        .I2(\deskew_enable_gen.data_stage1 [21]),
        .I3(\deskew_enable_gen.data_stage_sel1 [21]),
        .I4(\deskew_enable_gen.data_stage2 [21]),
        .O(\deskew_enable_gen.selected_data [21]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[22]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [22]),
        .I1(\deskew_enable_gen.data_stage_sel0 [22]),
        .I2(\deskew_enable_gen.data_stage1 [22]),
        .I3(\deskew_enable_gen.data_stage_sel1 [22]),
        .I4(\deskew_enable_gen.data_stage2 [22]),
        .O(\deskew_enable_gen.selected_data [22]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[23]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [23]),
        .I1(\deskew_enable_gen.data_stage_sel0 [23]),
        .I2(\deskew_enable_gen.data_stage1 [23]),
        .I3(\deskew_enable_gen.data_stage_sel1 [23]),
        .I4(\deskew_enable_gen.data_stage2 [23]),
        .O(\deskew_enable_gen.selected_data [23]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[24]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [24]),
        .I1(\deskew_enable_gen.data_stage_sel0 [24]),
        .I2(\deskew_enable_gen.data_stage1 [24]),
        .I3(\deskew_enable_gen.data_stage_sel1 [24]),
        .I4(\deskew_enable_gen.data_stage2 [24]),
        .O(\deskew_enable_gen.selected_data [24]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[25]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [25]),
        .I1(\deskew_enable_gen.data_stage_sel0 [25]),
        .I2(\deskew_enable_gen.data_stage1 [25]),
        .I3(\deskew_enable_gen.data_stage_sel1 [25]),
        .I4(\deskew_enable_gen.data_stage2 [25]),
        .O(\deskew_enable_gen.selected_data [25]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[26]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [26]),
        .I1(\deskew_enable_gen.data_stage_sel0 [26]),
        .I2(\deskew_enable_gen.data_stage1 [26]),
        .I3(\deskew_enable_gen.data_stage_sel1 [26]),
        .I4(\deskew_enable_gen.data_stage2 [26]),
        .O(\deskew_enable_gen.selected_data [26]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[27]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [27]),
        .I1(\deskew_enable_gen.data_stage_sel0 [27]),
        .I2(\deskew_enable_gen.data_stage1 [27]),
        .I3(\deskew_enable_gen.data_stage_sel1 [27]),
        .I4(\deskew_enable_gen.data_stage2 [27]),
        .O(\deskew_enable_gen.selected_data [27]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[28]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [28]),
        .I1(\deskew_enable_gen.data_stage_sel0 [28]),
        .I2(\deskew_enable_gen.data_stage1 [28]),
        .I3(\deskew_enable_gen.data_stage_sel1 [28]),
        .I4(\deskew_enable_gen.data_stage2 [28]),
        .O(\deskew_enable_gen.selected_data [28]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[29]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [29]),
        .I1(\deskew_enable_gen.data_stage_sel0 [29]),
        .I2(\deskew_enable_gen.data_stage1 [29]),
        .I3(\deskew_enable_gen.data_stage_sel1 [29]),
        .I4(\deskew_enable_gen.data_stage2 [29]),
        .O(\deskew_enable_gen.selected_data [29]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[2]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [2]),
        .I1(\deskew_enable_gen.data_stage_sel0 [2]),
        .I2(\deskew_enable_gen.data_stage1 [2]),
        .I3(\deskew_enable_gen.data_stage_sel1 [2]),
        .I4(\deskew_enable_gen.data_stage2 [2]),
        .O(\deskew_enable_gen.selected_data [2]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[30]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [30]),
        .I1(\deskew_enable_gen.data_stage_sel0 [30]),
        .I2(\deskew_enable_gen.data_stage1 [30]),
        .I3(\deskew_enable_gen.data_stage_sel1 [30]),
        .I4(\deskew_enable_gen.data_stage2 [30]),
        .O(\deskew_enable_gen.selected_data [30]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[31]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [31]),
        .I1(\deskew_enable_gen.data_stage_sel0 [31]),
        .I2(\deskew_enable_gen.data_stage1 [31]),
        .I3(\deskew_enable_gen.data_stage_sel1 [31]),
        .I4(\deskew_enable_gen.data_stage2 [31]),
        .O(\deskew_enable_gen.selected_data [31]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[32]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [32]),
        .I1(\deskew_enable_gen.data_stage_sel0 [32]),
        .I2(\deskew_enable_gen.data_stage1 [32]),
        .I3(\deskew_enable_gen.data_stage_sel1 [32]),
        .I4(\deskew_enable_gen.data_stage2 [32]),
        .O(\deskew_enable_gen.selected_data [32]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[33]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [33]),
        .I1(\deskew_enable_gen.data_stage_sel0 [33]),
        .I2(\deskew_enable_gen.data_stage1 [33]),
        .I3(\deskew_enable_gen.data_stage_sel1 [33]),
        .I4(\deskew_enable_gen.data_stage2 [33]),
        .O(\deskew_enable_gen.selected_data [33]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[3]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [3]),
        .I1(\deskew_enable_gen.data_stage_sel0 [3]),
        .I2(\deskew_enable_gen.data_stage1 [3]),
        .I3(\deskew_enable_gen.data_stage_sel1 [3]),
        .I4(\deskew_enable_gen.data_stage2 [3]),
        .O(\deskew_enable_gen.selected_data [3]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[4]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [4]),
        .I1(\deskew_enable_gen.data_stage_sel0 [4]),
        .I2(\deskew_enable_gen.data_stage1 [4]),
        .I3(\deskew_enable_gen.data_stage_sel1 [4]),
        .I4(\deskew_enable_gen.data_stage2 [4]),
        .O(\deskew_enable_gen.selected_data [4]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[5]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [5]),
        .I1(\deskew_enable_gen.data_stage_sel0 [5]),
        .I2(\deskew_enable_gen.data_stage1 [5]),
        .I3(\deskew_enable_gen.data_stage_sel1 [5]),
        .I4(\deskew_enable_gen.data_stage2 [5]),
        .O(\deskew_enable_gen.selected_data [5]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[6]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [6]),
        .I1(\deskew_enable_gen.data_stage_sel0 [6]),
        .I2(\deskew_enable_gen.data_stage1 [6]),
        .I3(\deskew_enable_gen.data_stage_sel1 [6]),
        .I4(\deskew_enable_gen.data_stage2 [6]),
        .O(\deskew_enable_gen.selected_data [6]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[7]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [7]),
        .I1(\deskew_enable_gen.data_stage_sel0 [7]),
        .I2(\deskew_enable_gen.data_stage1 [7]),
        .I3(\deskew_enable_gen.data_stage_sel1 [7]),
        .I4(\deskew_enable_gen.data_stage2 [7]),
        .O(\deskew_enable_gen.selected_data [7]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[8]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [8]),
        .I1(\deskew_enable_gen.data_stage_sel0 [8]),
        .I2(\deskew_enable_gen.data_stage1 [8]),
        .I3(\deskew_enable_gen.data_stage_sel1 [8]),
        .I4(\deskew_enable_gen.data_stage2 [8]),
        .O(\deskew_enable_gen.selected_data [8]));
  LUT5 #(
    .INIT(32'hEE302230)) 
    \deskew_enable_gen.data_out[9]_i_1 
       (.I0(\deskew_enable_gen.data_stage0 [9]),
        .I1(\deskew_enable_gen.data_stage_sel0 [9]),
        .I2(\deskew_enable_gen.data_stage1 [9]),
        .I3(\deskew_enable_gen.data_stage_sel1 [9]),
        .I4(\deskew_enable_gen.data_stage2 [9]),
        .O(\deskew_enable_gen.selected_data [9]));
  FDRE \deskew_enable_gen.data_out_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [0]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [0]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [10]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [10]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [11]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [11]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [12]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [12]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [13]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [13]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [14]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [14]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [15]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [15]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [16]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [16]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [17]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [17]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [18]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [18]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [19]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [19]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [1]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [1]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [20]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [20]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [21]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [21]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [22]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [22]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [23]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [23]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [24]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [24]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [25]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [25]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [26]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [26]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [27]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [27]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [28]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [28]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[29] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [29]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [29]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [2]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [2]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [30]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [30]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [31]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [31]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [32]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [32]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [33]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [33]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [3]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [3]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [4]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [4]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [5]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [5]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [6]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [6]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [7]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [7]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [8]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [8]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_out_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.selected_data [9]),
        .Q(\sio_io_stage.rx_user_data_flop_reg[33] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[0]_i_1 
       (.I0(unalign_data[0]),
        .I1(\deskew_enable_gen.data_flip_sel [0]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[0] ),
        .O(\deskew_enable_gen.data_stage0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[10]_i_1 
       (.I0(unalign_data[10]),
        .I1(\deskew_enable_gen.data_flip_sel [10]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[10] ),
        .O(\deskew_enable_gen.data_stage0 [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[11]_i_1 
       (.I0(Q[10]),
        .I1(\deskew_enable_gen.data_flip_sel [11]),
        .I2(unalign_data[10]),
        .O(\deskew_enable_gen.data_stage0 [11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[12]_i_1 
       (.I0(unalign_data[12]),
        .I1(\deskew_enable_gen.data_flip_sel [12]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[12] ),
        .O(\deskew_enable_gen.data_stage0 [12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[13]_i_1 
       (.I0(Q[12]),
        .I1(\deskew_enable_gen.data_flip_sel [13]),
        .I2(unalign_data[12]),
        .O(\deskew_enable_gen.data_stage0 [13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[14]_i_1 
       (.I0(unalign_data[14]),
        .I1(\deskew_enable_gen.data_flip_sel [14]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[14] ),
        .O(\deskew_enable_gen.data_stage0 [14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[15]_i_1 
       (.I0(Q[14]),
        .I1(\deskew_enable_gen.data_flip_sel [15]),
        .I2(unalign_data[14]),
        .O(\deskew_enable_gen.data_stage0 [15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[16]_i_1 
       (.I0(unalign_data[16]),
        .I1(\deskew_enable_gen.data_flip_sel [16]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[16] ),
        .O(\deskew_enable_gen.data_stage0 [16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[17]_i_1 
       (.I0(Q[16]),
        .I1(\deskew_enable_gen.data_flip_sel [17]),
        .I2(unalign_data[16]),
        .O(\deskew_enable_gen.data_stage0 [17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[18]_i_1 
       (.I0(unalign_data[18]),
        .I1(\deskew_enable_gen.data_flip_sel [18]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[18] ),
        .O(\deskew_enable_gen.data_stage0 [18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[19]_i_1 
       (.I0(Q[18]),
        .I1(\deskew_enable_gen.data_flip_sel [19]),
        .I2(unalign_data[18]),
        .O(\deskew_enable_gen.data_stage0 [19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[1]_i_1 
       (.I0(Q[0]),
        .I1(\deskew_enable_gen.data_flip_sel [1]),
        .I2(unalign_data[0]),
        .O(\deskew_enable_gen.data_stage0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[20]_i_1 
       (.I0(unalign_data[20]),
        .I1(\deskew_enable_gen.data_flip_sel [20]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[20] ),
        .O(\deskew_enable_gen.data_stage0 [20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[21]_i_1 
       (.I0(Q[20]),
        .I1(\deskew_enable_gen.data_flip_sel [21]),
        .I2(unalign_data[20]),
        .O(\deskew_enable_gen.data_stage0 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[22]_i_1 
       (.I0(unalign_data[22]),
        .I1(\deskew_enable_gen.data_flip_sel [22]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[22] ),
        .O(\deskew_enable_gen.data_stage0 [22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[23]_i_1 
       (.I0(Q[22]),
        .I1(\deskew_enable_gen.data_flip_sel [23]),
        .I2(unalign_data[22]),
        .O(\deskew_enable_gen.data_stage0 [23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[24]_i_1 
       (.I0(unalign_data[24]),
        .I1(\deskew_enable_gen.data_flip_sel [24]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[24] ),
        .O(\deskew_enable_gen.data_stage0 [24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[25]_i_1 
       (.I0(Q[24]),
        .I1(\deskew_enable_gen.data_flip_sel [25]),
        .I2(unalign_data[24]),
        .O(\deskew_enable_gen.data_stage0 [25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[26]_i_1 
       (.I0(unalign_data[26]),
        .I1(\deskew_enable_gen.data_flip_sel [26]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[26] ),
        .O(\deskew_enable_gen.data_stage0 [26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[27]_i_1 
       (.I0(Q[26]),
        .I1(\deskew_enable_gen.data_flip_sel [27]),
        .I2(unalign_data[26]),
        .O(\deskew_enable_gen.data_stage0 [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[28]_i_1 
       (.I0(unalign_data[28]),
        .I1(\deskew_enable_gen.data_flip_sel [28]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[28] ),
        .O(\deskew_enable_gen.data_stage0 [28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[29]_i_1 
       (.I0(Q[28]),
        .I1(\deskew_enable_gen.data_flip_sel [29]),
        .I2(unalign_data[28]),
        .O(\deskew_enable_gen.data_stage0 [29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[2]_i_1 
       (.I0(unalign_data[2]),
        .I1(\deskew_enable_gen.data_flip_sel [2]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[2] ),
        .O(\deskew_enable_gen.data_stage0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[30]_i_1 
       (.I0(unalign_data[30]),
        .I1(\deskew_enable_gen.data_flip_sel [30]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[30] ),
        .O(\deskew_enable_gen.data_stage0 [30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[31]_i_1 
       (.I0(Q[30]),
        .I1(\deskew_enable_gen.data_flip_sel [31]),
        .I2(unalign_data[30]),
        .O(\deskew_enable_gen.data_stage0 [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[32]_i_1 
       (.I0(unalign_data[32]),
        .I1(\deskew_enable_gen.data_flip_sel [32]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[32] ),
        .O(\deskew_enable_gen.data_stage0 [32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[33]_i_1 
       (.I0(Q[32]),
        .I1(\deskew_enable_gen.data_flip_sel [33]),
        .I2(unalign_data[32]),
        .O(\deskew_enable_gen.data_stage0 [33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[3]_i_1 
       (.I0(Q[2]),
        .I1(\deskew_enable_gen.data_flip_sel [3]),
        .I2(unalign_data[2]),
        .O(\deskew_enable_gen.data_stage0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[4]_i_1 
       (.I0(unalign_data[4]),
        .I1(\deskew_enable_gen.data_flip_sel [4]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[4] ),
        .O(\deskew_enable_gen.data_stage0 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[5]_i_1 
       (.I0(Q[4]),
        .I1(\deskew_enable_gen.data_flip_sel [5]),
        .I2(unalign_data[4]),
        .O(\deskew_enable_gen.data_stage0 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[6]_i_1 
       (.I0(unalign_data[6]),
        .I1(\deskew_enable_gen.data_flip_sel [6]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[6] ),
        .O(\deskew_enable_gen.data_stage0 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[7]_i_1 
       (.I0(Q[6]),
        .I1(\deskew_enable_gen.data_flip_sel [7]),
        .I2(unalign_data[6]),
        .O(\deskew_enable_gen.data_stage0 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[8]_i_1 
       (.I0(unalign_data[8]),
        .I1(\deskew_enable_gen.data_flip_sel [8]),
        .I2(\ddr_data_gen.data_dly_reg_n_0_[8] ),
        .O(\deskew_enable_gen.data_stage0 [8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \deskew_enable_gen.data_stage1[9]_i_1 
       (.I0(Q[8]),
        .I1(\deskew_enable_gen.data_flip_sel [9]),
        .I2(unalign_data[8]),
        .O(\deskew_enable_gen.data_stage0 [9]));
  FDRE \deskew_enable_gen.data_stage1_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [0]),
        .Q(\deskew_enable_gen.data_stage1 [0]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [10]),
        .Q(\deskew_enable_gen.data_stage1 [10]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [11]),
        .Q(\deskew_enable_gen.data_stage1 [11]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [12]),
        .Q(\deskew_enable_gen.data_stage1 [12]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [13]),
        .Q(\deskew_enable_gen.data_stage1 [13]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [14]),
        .Q(\deskew_enable_gen.data_stage1 [14]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [15]),
        .Q(\deskew_enable_gen.data_stage1 [15]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [16]),
        .Q(\deskew_enable_gen.data_stage1 [16]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [17]),
        .Q(\deskew_enable_gen.data_stage1 [17]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [18]),
        .Q(\deskew_enable_gen.data_stage1 [18]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [19]),
        .Q(\deskew_enable_gen.data_stage1 [19]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [1]),
        .Q(\deskew_enable_gen.data_stage1 [1]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [20]),
        .Q(\deskew_enable_gen.data_stage1 [20]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [21]),
        .Q(\deskew_enable_gen.data_stage1 [21]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [22]),
        .Q(\deskew_enable_gen.data_stage1 [22]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [23]),
        .Q(\deskew_enable_gen.data_stage1 [23]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [24]),
        .Q(\deskew_enable_gen.data_stage1 [24]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [25]),
        .Q(\deskew_enable_gen.data_stage1 [25]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [26]),
        .Q(\deskew_enable_gen.data_stage1 [26]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [27]),
        .Q(\deskew_enable_gen.data_stage1 [27]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [28]),
        .Q(\deskew_enable_gen.data_stage1 [28]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[29] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [29]),
        .Q(\deskew_enable_gen.data_stage1 [29]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [2]),
        .Q(\deskew_enable_gen.data_stage1 [2]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [30]),
        .Q(\deskew_enable_gen.data_stage1 [30]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [31]),
        .Q(\deskew_enable_gen.data_stage1 [31]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [32]),
        .Q(\deskew_enable_gen.data_stage1 [32]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [33]),
        .Q(\deskew_enable_gen.data_stage1 [33]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [3]),
        .Q(\deskew_enable_gen.data_stage1 [3]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [4]),
        .Q(\deskew_enable_gen.data_stage1 [4]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [5]),
        .Q(\deskew_enable_gen.data_stage1 [5]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [6]),
        .Q(\deskew_enable_gen.data_stage1 [6]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [7]),
        .Q(\deskew_enable_gen.data_stage1 [7]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [8]),
        .Q(\deskew_enable_gen.data_stage1 [8]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage1_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage0 [9]),
        .Q(\deskew_enable_gen.data_stage1 [9]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [0]),
        .Q(\deskew_enable_gen.data_stage2 [0]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [10]),
        .Q(\deskew_enable_gen.data_stage2 [10]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [11]),
        .Q(\deskew_enable_gen.data_stage2 [11]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [12]),
        .Q(\deskew_enable_gen.data_stage2 [12]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [13]),
        .Q(\deskew_enable_gen.data_stage2 [13]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [14]),
        .Q(\deskew_enable_gen.data_stage2 [14]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [15]),
        .Q(\deskew_enable_gen.data_stage2 [15]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [16]),
        .Q(\deskew_enable_gen.data_stage2 [16]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [17]),
        .Q(\deskew_enable_gen.data_stage2 [17]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [18]),
        .Q(\deskew_enable_gen.data_stage2 [18]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [19]),
        .Q(\deskew_enable_gen.data_stage2 [19]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [1]),
        .Q(\deskew_enable_gen.data_stage2 [1]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [20]),
        .Q(\deskew_enable_gen.data_stage2 [20]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [21]),
        .Q(\deskew_enable_gen.data_stage2 [21]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [22]),
        .Q(\deskew_enable_gen.data_stage2 [22]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [23]),
        .Q(\deskew_enable_gen.data_stage2 [23]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [24]),
        .Q(\deskew_enable_gen.data_stage2 [24]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [25]),
        .Q(\deskew_enable_gen.data_stage2 [25]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [26]),
        .Q(\deskew_enable_gen.data_stage2 [26]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [27]),
        .Q(\deskew_enable_gen.data_stage2 [27]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [28]),
        .Q(\deskew_enable_gen.data_stage2 [28]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[29] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [29]),
        .Q(\deskew_enable_gen.data_stage2 [29]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [2]),
        .Q(\deskew_enable_gen.data_stage2 [2]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [30]),
        .Q(\deskew_enable_gen.data_stage2 [30]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [31]),
        .Q(\deskew_enable_gen.data_stage2 [31]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [32]),
        .Q(\deskew_enable_gen.data_stage2 [32]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [33]),
        .Q(\deskew_enable_gen.data_stage2 [33]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [3]),
        .Q(\deskew_enable_gen.data_stage2 [3]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [4]),
        .Q(\deskew_enable_gen.data_stage2 [4]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [5]),
        .Q(\deskew_enable_gen.data_stage2 [5]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [6]),
        .Q(\deskew_enable_gen.data_stage2 [6]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [7]),
        .Q(\deskew_enable_gen.data_stage2 [7]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [8]),
        .Q(\deskew_enable_gen.data_stage2 [8]),
        .R(1'b0));
  FDRE \deskew_enable_gen.data_stage2_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_stage1 [9]),
        .Q(\deskew_enable_gen.data_stage2 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel0[0]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [0]),
        .O(\deskew_enable_gen.data_stage_sel00 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel0[10]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [10]),
        .O(\deskew_enable_gen.data_stage_sel00 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel0[11]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [11]),
        .O(\deskew_enable_gen.data_stage_sel00 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel0[12]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [12]),
        .O(\deskew_enable_gen.data_stage_sel00 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel0[13]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [13]),
        .O(\deskew_enable_gen.data_stage_sel00 [13]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel0[14]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [14]),
        .O(\deskew_enable_gen.data_stage_sel00 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel0[15]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [15]),
        .O(\deskew_enable_gen.data_stage_sel00 [15]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel0[16]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [16]),
        .O(\deskew_enable_gen.data_stage_sel00 [16]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel0[17]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [17]),
        .O(\deskew_enable_gen.data_stage_sel00 [17]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel0[18]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [18]),
        .O(\deskew_enable_gen.data_stage_sel00 [18]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel0[19]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [19]),
        .O(\deskew_enable_gen.data_stage_sel00 [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel0[1]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [1]),
        .O(\deskew_enable_gen.data_stage_sel00 [1]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel0[20]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [20]),
        .O(\deskew_enable_gen.data_stage_sel00 [20]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel0[21]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [21]),
        .O(\deskew_enable_gen.data_stage_sel00 [21]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel0[22]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [22]),
        .O(\deskew_enable_gen.data_stage_sel00 [22]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel0[23]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [23]),
        .O(\deskew_enable_gen.data_stage_sel00 [23]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel0[24]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [24]),
        .O(\deskew_enable_gen.data_stage_sel00 [24]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel0[25]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [25]),
        .O(\deskew_enable_gen.data_stage_sel00 [25]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel0[26]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [26]),
        .O(\deskew_enable_gen.data_stage_sel00 [26]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel0[27]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [27]),
        .O(\deskew_enable_gen.data_stage_sel00 [27]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel0[28]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel0 [28]),
        .O(\deskew_enable_gen.data_stage_sel00 [28]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel0[29]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel0 [29]),
        .O(\deskew_enable_gen.data_stage_sel00 [29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel0[2]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [2]),
        .O(\deskew_enable_gen.data_stage_sel00 [2]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel0[30]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel0 [30]),
        .O(\deskew_enable_gen.data_stage_sel00 [30]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel0[31]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel0 [31]),
        .O(\deskew_enable_gen.data_stage_sel00 [31]));
  LUT6 #(
    .INIT(64'hFFFFECCC00002004)) 
    \deskew_enable_gen.data_stage_sel0[32]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [32]),
        .O(\deskew_enable_gen.data_stage_sel00 [32]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \deskew_enable_gen.data_stage_sel0[33]_i_1 
       (.I0(\deskew_enable_gen.data_stage_sel0[33]_i_3_n_0 ),
        .I1(\deskew_enable_gen.data_stage_sel0[33]_i_4_n_0 ),
        .I2(\deskew_enable_gen.state [7]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(\deskew_enable_gen.state [5]),
        .I5(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.next_data_stage_sel0 ));
  LUT6 #(
    .INIT(64'hFFFFECCC00002004)) 
    \deskew_enable_gen.data_stage_sel0[33]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [33]),
        .O(\deskew_enable_gen.data_stage_sel00 [33]));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \deskew_enable_gen.data_stage_sel0[33]_i_3 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.state [0]),
        .I2(\deskew_enable_gen.state [9]),
        .I3(\deskew_enable_gen.state [11]),
        .I4(\deskew_enable_gen.state [1]),
        .O(\deskew_enable_gen.data_stage_sel0[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \deskew_enable_gen.data_stage_sel0[33]_i_4 
       (.I0(\deskew_enable_gen.grp_flip_reg_0 ),
        .I1(\deskew_enable_gen.dout_p0_val ),
        .I2(\deskew_enable_gen.grp_p3_val ),
        .I3(\deskew_enable_gen.grp_p0_val ),
        .I4(\deskew_enable_gen.grp_p1_val ),
        .I5(\deskew_enable_gen.state [2]),
        .O(\deskew_enable_gen.data_stage_sel0[33]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel0[3]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [3]),
        .O(\deskew_enable_gen.data_stage_sel00 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel0[4]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [4]),
        .O(\deskew_enable_gen.data_stage_sel00 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel0[5]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [5]),
        .O(\deskew_enable_gen.data_stage_sel00 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel0[6]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [6]),
        .O(\deskew_enable_gen.data_stage_sel00 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel0[7]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [7]),
        .O(\deskew_enable_gen.data_stage_sel00 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel0[8]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [8]),
        .O(\deskew_enable_gen.data_stage_sel00 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel0[9]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel0 [9]),
        .O(\deskew_enable_gen.data_stage_sel00 [9]));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [0]),
        .Q(\deskew_enable_gen.data_stage_sel0 [0]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[10] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [10]),
        .Q(\deskew_enable_gen.data_stage_sel0 [10]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[11] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [11]),
        .Q(\deskew_enable_gen.data_stage_sel0 [11]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[12] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [12]),
        .Q(\deskew_enable_gen.data_stage_sel0 [12]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[13] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [13]),
        .Q(\deskew_enable_gen.data_stage_sel0 [13]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[14] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [14]),
        .Q(\deskew_enable_gen.data_stage_sel0 [14]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[15] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [15]),
        .Q(\deskew_enable_gen.data_stage_sel0 [15]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[16] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [16]),
        .Q(\deskew_enable_gen.data_stage_sel0 [16]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[17] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [17]),
        .Q(\deskew_enable_gen.data_stage_sel0 [17]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[18] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [18]),
        .Q(\deskew_enable_gen.data_stage_sel0 [18]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[19] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [19]),
        .Q(\deskew_enable_gen.data_stage_sel0 [19]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [1]),
        .Q(\deskew_enable_gen.data_stage_sel0 [1]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[20] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [20]),
        .Q(\deskew_enable_gen.data_stage_sel0 [20]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[21] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [21]),
        .Q(\deskew_enable_gen.data_stage_sel0 [21]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[22] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [22]),
        .Q(\deskew_enable_gen.data_stage_sel0 [22]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[23] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [23]),
        .Q(\deskew_enable_gen.data_stage_sel0 [23]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[24] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [24]),
        .Q(\deskew_enable_gen.data_stage_sel0 [24]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[25] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [25]),
        .Q(\deskew_enable_gen.data_stage_sel0 [25]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[26] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [26]),
        .Q(\deskew_enable_gen.data_stage_sel0 [26]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[27] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [27]),
        .Q(\deskew_enable_gen.data_stage_sel0 [27]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[28] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [28]),
        .Q(\deskew_enable_gen.data_stage_sel0 [28]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[29] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [29]),
        .Q(\deskew_enable_gen.data_stage_sel0 [29]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [2]),
        .Q(\deskew_enable_gen.data_stage_sel0 [2]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[30] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [30]),
        .Q(\deskew_enable_gen.data_stage_sel0 [30]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[31] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [31]),
        .Q(\deskew_enable_gen.data_stage_sel0 [31]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[32] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [32]),
        .Q(\deskew_enable_gen.data_stage_sel0 [32]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[33] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [33]),
        .Q(\deskew_enable_gen.data_stage_sel0 [33]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [3]),
        .Q(\deskew_enable_gen.data_stage_sel0 [3]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [4]),
        .Q(\deskew_enable_gen.data_stage_sel0 [4]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[5] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [5]),
        .Q(\deskew_enable_gen.data_stage_sel0 [5]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[6] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [6]),
        .Q(\deskew_enable_gen.data_stage_sel0 [6]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[7] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [7]),
        .Q(\deskew_enable_gen.data_stage_sel0 [7]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[8] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [8]),
        .Q(\deskew_enable_gen.data_stage_sel0 [8]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel0_reg[9] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel0 ),
        .D(\deskew_enable_gen.data_stage_sel00 [9]),
        .Q(\deskew_enable_gen.data_stage_sel0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel1[0]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [0]),
        .O(\deskew_enable_gen.data_stage_sel10 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel1[10]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [10]),
        .O(\deskew_enable_gen.data_stage_sel10 [10]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel1[11]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [11]),
        .O(\deskew_enable_gen.data_stage_sel10 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel1[12]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [12]),
        .O(\deskew_enable_gen.data_stage_sel10 [12]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel1[13]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [13]),
        .O(\deskew_enable_gen.data_stage_sel10 [13]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel1[14]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [14]),
        .O(\deskew_enable_gen.data_stage_sel10 [14]));
  LUT6 #(
    .INIT(64'hFFFFFFF800000008)) 
    \deskew_enable_gen.data_stage_sel1[15]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [15]),
        .O(\deskew_enable_gen.data_stage_sel10 [15]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel1[16]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [16]),
        .O(\deskew_enable_gen.data_stage_sel10 [16]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel1[17]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [17]),
        .O(\deskew_enable_gen.data_stage_sel10 [17]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel1[18]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [18]),
        .O(\deskew_enable_gen.data_stage_sel10 [18]));
  LUT6 #(
    .INIT(64'hFFFFFAFA00000010)) 
    \deskew_enable_gen.data_stage_sel1[19]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [19]),
        .O(\deskew_enable_gen.data_stage_sel10 [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel1[1]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [1]),
        .O(\deskew_enable_gen.data_stage_sel10 [1]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel1[20]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [20]),
        .O(\deskew_enable_gen.data_stage_sel10 [20]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel1[21]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [21]),
        .O(\deskew_enable_gen.data_stage_sel10 [21]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel1[22]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [22]),
        .O(\deskew_enable_gen.data_stage_sel10 [22]));
  LUT6 #(
    .INIT(64'hFFFFFECC00000200)) 
    \deskew_enable_gen.data_stage_sel1[23]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [23]),
        .O(\deskew_enable_gen.data_stage_sel10 [23]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel1[24]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [24]),
        .O(\deskew_enable_gen.data_stage_sel10 [24]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel1[25]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [25]),
        .O(\deskew_enable_gen.data_stage_sel10 [25]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel1[26]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [26]),
        .O(\deskew_enable_gen.data_stage_sel10 [26]));
  LUT6 #(
    .INIT(64'hFFFFFAAA00001000)) 
    \deskew_enable_gen.data_stage_sel1[27]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [27]),
        .O(\deskew_enable_gen.data_stage_sel10 [27]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel1[28]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel1 [28]),
        .O(\deskew_enable_gen.data_stage_sel10 [28]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel1[29]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel1 [29]),
        .O(\deskew_enable_gen.data_stage_sel10 [29]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel1[2]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [2]),
        .O(\deskew_enable_gen.data_stage_sel10 [2]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel1[30]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel1 [30]),
        .O(\deskew_enable_gen.data_stage_sel10 [30]));
  LUT6 #(
    .INIT(64'hFFFFFF8000000080)) 
    \deskew_enable_gen.data_stage_sel1[31]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [5]),
        .I5(\deskew_enable_gen.data_stage_sel1 [31]),
        .O(\deskew_enable_gen.data_stage_sel10 [31]));
  LUT6 #(
    .INIT(64'hFFFFECCC00002004)) 
    \deskew_enable_gen.data_stage_sel1[32]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [32]),
        .O(\deskew_enable_gen.data_stage_sel10 [32]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \deskew_enable_gen.data_stage_sel1[33]_i_1 
       (.I0(\deskew_enable_gen.data_stage_sel0[33]_i_3_n_0 ),
        .I1(\deskew_enable_gen.data_stage_sel1[33]_i_3_n_0 ),
        .I2(\deskew_enable_gen.state [7]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(\deskew_enable_gen.state [5]),
        .I5(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.next_data_stage_sel1 ));
  LUT6 #(
    .INIT(64'hFFFFECCC00002004)) 
    \deskew_enable_gen.data_stage_sel1[33]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [33]),
        .O(\deskew_enable_gen.data_stage_sel10 [33]));
  LUT6 #(
    .INIT(64'h0000000000040400)) 
    \deskew_enable_gen.data_stage_sel1[33]_i_3 
       (.I0(\deskew_enable_gen.grp_flip_reg_0 ),
        .I1(\deskew_enable_gen.dout_p0_val ),
        .I2(\deskew_enable_gen.grp_p0_val ),
        .I3(\deskew_enable_gen.grp_p3_val ),
        .I4(\deskew_enable_gen.grp_p1_val ),
        .I5(\deskew_enable_gen.state [2]),
        .O(\deskew_enable_gen.data_stage_sel1[33]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    \deskew_enable_gen.data_stage_sel1[3]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [3]),
        .O(\deskew_enable_gen.data_stage_sel10 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel1[4]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [4]),
        .O(\deskew_enable_gen.data_stage_sel10 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel1[5]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [5]),
        .O(\deskew_enable_gen.data_stage_sel10 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel1[6]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [6]),
        .O(\deskew_enable_gen.data_stage_sel10 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \deskew_enable_gen.data_stage_sel1[7]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [7]),
        .O(\deskew_enable_gen.data_stage_sel10 [7]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel1[8]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [8]),
        .O(\deskew_enable_gen.data_stage_sel10 [8]));
  LUT6 #(
    .INIT(64'hFFFFFFEE00000100)) 
    \deskew_enable_gen.data_stage_sel1[9]_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.data_stage_sel1 [9]),
        .O(\deskew_enable_gen.data_stage_sel10 [9]));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [0]),
        .Q(\deskew_enable_gen.data_stage_sel1 [0]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[10] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [10]),
        .Q(\deskew_enable_gen.data_stage_sel1 [10]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[11] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [11]),
        .Q(\deskew_enable_gen.data_stage_sel1 [11]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[12] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [12]),
        .Q(\deskew_enable_gen.data_stage_sel1 [12]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[13] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [13]),
        .Q(\deskew_enable_gen.data_stage_sel1 [13]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[14] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [14]),
        .Q(\deskew_enable_gen.data_stage_sel1 [14]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[15] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [15]),
        .Q(\deskew_enable_gen.data_stage_sel1 [15]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[16] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [16]),
        .Q(\deskew_enable_gen.data_stage_sel1 [16]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[17] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [17]),
        .Q(\deskew_enable_gen.data_stage_sel1 [17]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[18] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [18]),
        .Q(\deskew_enable_gen.data_stage_sel1 [18]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[19] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [19]),
        .Q(\deskew_enable_gen.data_stage_sel1 [19]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [1]),
        .Q(\deskew_enable_gen.data_stage_sel1 [1]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[20] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [20]),
        .Q(\deskew_enable_gen.data_stage_sel1 [20]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[21] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [21]),
        .Q(\deskew_enable_gen.data_stage_sel1 [21]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[22] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [22]),
        .Q(\deskew_enable_gen.data_stage_sel1 [22]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[23] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [23]),
        .Q(\deskew_enable_gen.data_stage_sel1 [23]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[24] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [24]),
        .Q(\deskew_enable_gen.data_stage_sel1 [24]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[25] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [25]),
        .Q(\deskew_enable_gen.data_stage_sel1 [25]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[26] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [26]),
        .Q(\deskew_enable_gen.data_stage_sel1 [26]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[27] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [27]),
        .Q(\deskew_enable_gen.data_stage_sel1 [27]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[28] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [28]),
        .Q(\deskew_enable_gen.data_stage_sel1 [28]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[29] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [29]),
        .Q(\deskew_enable_gen.data_stage_sel1 [29]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [2]),
        .Q(\deskew_enable_gen.data_stage_sel1 [2]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[30] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [30]),
        .Q(\deskew_enable_gen.data_stage_sel1 [30]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[31] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [31]),
        .Q(\deskew_enable_gen.data_stage_sel1 [31]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[32] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [32]),
        .Q(\deskew_enable_gen.data_stage_sel1 [32]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[33] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [33]),
        .Q(\deskew_enable_gen.data_stage_sel1 [33]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [3]),
        .Q(\deskew_enable_gen.data_stage_sel1 [3]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [4]),
        .Q(\deskew_enable_gen.data_stage_sel1 [4]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[5] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [5]),
        .Q(\deskew_enable_gen.data_stage_sel1 [5]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[6] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [6]),
        .Q(\deskew_enable_gen.data_stage_sel1 [6]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[7] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [7]),
        .Q(\deskew_enable_gen.data_stage_sel1 [7]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[8] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [8]),
        .Q(\deskew_enable_gen.data_stage_sel1 [8]),
        .R(SR));
  FDRE \deskew_enable_gen.data_stage_sel1_reg[9] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_data_stage_sel1 ),
        .D(\deskew_enable_gen.data_stage_sel10 [9]),
        .Q(\deskew_enable_gen.data_stage_sel1 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \deskew_enable_gen.delay_load[0]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [2]),
        .I5(\deskew_enable_gen.grp_count_mul [4]),
        .O(delay_load0[0]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \deskew_enable_gen.delay_load[10]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(\deskew_enable_gen.grp_count_mul [4]),
        .O(delay_load0[10]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \deskew_enable_gen.delay_load[14]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(\deskew_enable_gen.grp_count_mul [4]),
        .O(delay_load0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \deskew_enable_gen.delay_load[18]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.grp_count_mul [2]),
        .O(delay_load0[18]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \deskew_enable_gen.delay_load[22]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [2]),
        .I5(\deskew_enable_gen.grp_count_mul [6]),
        .O(delay_load0[22]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \deskew_enable_gen.delay_load[26]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [2]),
        .I5(\deskew_enable_gen.grp_count_mul [3]),
        .O(delay_load0[26]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \deskew_enable_gen.delay_load[28]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.grp_count_mul [3]),
        .O(delay_load0[28]));
  LUT6 #(
    .INIT(64'h0000000208000000)) 
    \deskew_enable_gen.delay_load[32]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [4]),
        .I5(\deskew_enable_gen.grp_count_mul [5]),
        .O(delay_load0[32]));
  LUT6 #(
    .INIT(64'h0202020202A20202)) 
    \deskew_enable_gen.delay_load[32]_i_2 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_3_n_0 ),
        .I1(\deskew_enable_gen.delay_load[32]_i_3_n_0 ),
        .I2(\deskew_enable_gen.state [0]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(calib_start),
        .I5(\deskew_enable_gen.delay_load[32]_i_4_n_0 ),
        .O(\deskew_enable_gen.delay_load[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \deskew_enable_gen.delay_load[32]_i_3 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_4_n_0 ),
        .I1(\deskew_enable_gen.state [7]),
        .I2(\deskew_enable_gen.state [9]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(\deskew_enable_gen.step_count[2]_i_5_n_0 ),
        .O(\deskew_enable_gen.delay_load[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \deskew_enable_gen.delay_load[32]_i_4 
       (.I0(\deskew_enable_gen.state [9]),
        .I1(\deskew_enable_gen.state [7]),
        .O(\deskew_enable_gen.delay_load[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \deskew_enable_gen.delay_load[6]_i_1 
       (.I0(\deskew_enable_gen.delay_load[32]_i_2_n_0 ),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .I5(\deskew_enable_gen.grp_count_mul [4]),
        .O(delay_load0[6]));
  FDRE \deskew_enable_gen.delay_load_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[0]),
        .Q(\data_out_reg[32] [0]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[10]),
        .Q(\data_out_reg[32] [2]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[14]),
        .Q(\data_out_reg[32] [3]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[18]),
        .Q(\data_out_reg[32] [4]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[22]),
        .Q(\data_out_reg[32] [5]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[26]),
        .Q(\data_out_reg[32] [6]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[28]),
        .Q(\data_out_reg[32] [7]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[32]),
        .Q(\data_out_reg[32] [8]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_load_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(delay_load0[6]),
        .Q(\data_out_reg[32] [1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h7444)) 
    \deskew_enable_gen.delay_tap[0]_i_1 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .I1(\deskew_enable_gen.state [7]),
        .I2(\deskew_enable_gen.state [8]),
        .I3(\deskew_enable_gen.delay_tap[0]_i_2_n_0 ),
        .O(\deskew_enable_gen.next_delay_tap [0]));
  LUT6 #(
    .INIT(64'hFC0CFD08FD08FD08)) 
    \deskew_enable_gen.delay_tap[0]_i_2 
       (.I0(\deskew_enable_gen.step_count [2]),
        .I1(\deskew_enable_gen.sel_mid1__22 [1]),
        .I2(\deskew_enable_gen.delay_tap[4]_i_9_n_0 ),
        .I3(\deskew_enable_gen.next_delay_tap1__28 [1]),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.delay_tap[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \deskew_enable_gen.delay_tap[0]_i_3 
       (.I0(\deskew_enable_gen.min_value_1 [0]),
        .I1(\deskew_enable_gen.max_value_1 [0]),
        .I2(\deskew_enable_gen.max_value_1 [1]),
        .I3(\deskew_enable_gen.min_value_1 [1]),
        .O(\deskew_enable_gen.sel_mid1__22 [1]));
  LUT4 #(
    .INIT(16'h8778)) 
    \deskew_enable_gen.delay_tap[0]_i_4 
       (.I0(\deskew_enable_gen.min_value_0 [0]),
        .I1(\deskew_enable_gen.max_value_0 [0]),
        .I2(\deskew_enable_gen.max_value_0 [1]),
        .I3(\deskew_enable_gen.min_value_0 [1]),
        .O(\deskew_enable_gen.next_delay_tap1__28 [1]));
  LUT5 #(
    .INIT(32'h6F606060)) 
    \deskew_enable_gen.delay_tap[1]_i_1 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .I1(\deskew_enable_gen.delay_tap_reg[4]_0 [1]),
        .I2(\deskew_enable_gen.state [7]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(\deskew_enable_gen.delay_tap[1]_i_2_n_0 ),
        .O(\deskew_enable_gen.next_delay_tap [1]));
  LUT6 #(
    .INIT(64'hFC0CFD08FD08FD08)) 
    \deskew_enable_gen.delay_tap[1]_i_2 
       (.I0(\deskew_enable_gen.step_count [2]),
        .I1(\deskew_enable_gen.sel_mid1__22 [2]),
        .I2(\deskew_enable_gen.delay_tap[4]_i_9_n_0 ),
        .I3(\deskew_enable_gen.next_delay_tap1__28 [2]),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.delay_tap[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \deskew_enable_gen.delay_tap[1]_i_3 
       (.I0(\deskew_enable_gen.max_value_1 [0]),
        .I1(\deskew_enable_gen.min_value_1 [0]),
        .I2(\deskew_enable_gen.min_value_1 [1]),
        .I3(\deskew_enable_gen.max_value_1 [1]),
        .I4(\deskew_enable_gen.max_value_1 [2]),
        .I5(\deskew_enable_gen.min_value_1 [2]),
        .O(\deskew_enable_gen.sel_mid1__22 [2]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \deskew_enable_gen.delay_tap[1]_i_4 
       (.I0(\deskew_enable_gen.max_value_0 [0]),
        .I1(\deskew_enable_gen.min_value_0 [0]),
        .I2(\deskew_enable_gen.min_value_0 [1]),
        .I3(\deskew_enable_gen.max_value_0 [1]),
        .I4(\deskew_enable_gen.max_value_0 [2]),
        .I5(\deskew_enable_gen.min_value_0 [2]),
        .O(\deskew_enable_gen.next_delay_tap1__28 [2]));
  LUT6 #(
    .INIT(64'h78FF780078007800)) 
    \deskew_enable_gen.delay_tap[2]_i_1 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [1]),
        .I1(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .I2(\deskew_enable_gen.delay_tap_reg[4]_0 [2]),
        .I3(\deskew_enable_gen.state [7]),
        .I4(\deskew_enable_gen.state [8]),
        .I5(\deskew_enable_gen.delay_tap[2]_i_2_n_0 ),
        .O(\deskew_enable_gen.next_delay_tap [2]));
  LUT6 #(
    .INIT(64'hFC0CFD08FD08FD08)) 
    \deskew_enable_gen.delay_tap[2]_i_2 
       (.I0(\deskew_enable_gen.step_count [2]),
        .I1(\deskew_enable_gen.sel_mid1__22 [3]),
        .I2(\deskew_enable_gen.delay_tap[4]_i_9_n_0 ),
        .I3(\deskew_enable_gen.next_delay_tap1__28 [3]),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.delay_tap[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \deskew_enable_gen.delay_tap[2]_i_3 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_11_n_0 ),
        .I1(\deskew_enable_gen.max_value_1 [3]),
        .I2(\deskew_enable_gen.min_value_1 [3]),
        .O(\deskew_enable_gen.sel_mid1__22 [3]));
  LUT3 #(
    .INIT(8'h96)) 
    \deskew_enable_gen.delay_tap[2]_i_4 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_17_n_0 ),
        .I1(\deskew_enable_gen.max_value_0 [3]),
        .I2(\deskew_enable_gen.min_value_0 [3]),
        .O(\deskew_enable_gen.next_delay_tap1__28 [3]));
  LUT5 #(
    .INIT(32'h6F606060)) 
    \deskew_enable_gen.delay_tap[3]_i_1 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_5_n_0 ),
        .I1(\deskew_enable_gen.delay_tap_reg[4]_0 [3]),
        .I2(\deskew_enable_gen.state [7]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(\deskew_enable_gen.delay_tap[3]_i_2_n_0 ),
        .O(\deskew_enable_gen.next_delay_tap [3]));
  LUT6 #(
    .INIT(64'hFC0CFD08FD08FD08)) 
    \deskew_enable_gen.delay_tap[3]_i_2 
       (.I0(\deskew_enable_gen.step_count [2]),
        .I1(\deskew_enable_gen.sel_mid1__22 [4]),
        .I2(\deskew_enable_gen.delay_tap[4]_i_9_n_0 ),
        .I3(\deskew_enable_gen.next_delay_tap1__28 [4]),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.delay_tap[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \deskew_enable_gen.delay_tap[3]_i_3 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_11_n_0 ),
        .I1(\deskew_enable_gen.min_value_1 [3]),
        .I2(\deskew_enable_gen.max_value_1 [3]),
        .I3(\deskew_enable_gen.max_value_1 [4]),
        .I4(\deskew_enable_gen.min_value_1 [4]),
        .O(\deskew_enable_gen.sel_mid1__22 [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \deskew_enable_gen.delay_tap[3]_i_4 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_17_n_0 ),
        .I1(\deskew_enable_gen.min_value_0 [3]),
        .I2(\deskew_enable_gen.max_value_0 [3]),
        .I3(\deskew_enable_gen.max_value_0 [4]),
        .I4(\deskew_enable_gen.min_value_0 [4]),
        .O(\deskew_enable_gen.next_delay_tap1__28 [4]));
  LUT6 #(
    .INIT(64'h00020002AA280028)) 
    \deskew_enable_gen.delay_tap[4]_i_1 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [8]),
        .I3(\deskew_enable_gen.state [7]),
        .I4(\deskew_enable_gen.delay_tap[4]_i_4_n_0 ),
        .I5(\deskew_enable_gen.state [0]),
        .O(\deskew_enable_gen.delay_tap[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \deskew_enable_gen.delay_tap[4]_i_10 
       (.I0(\deskew_enable_gen.max_value_0 [4]),
        .I1(\deskew_enable_gen.min_value_0 [4]),
        .I2(\deskew_enable_gen.delay_tap[4]_i_17_n_0 ),
        .I3(\deskew_enable_gen.min_value_0 [3]),
        .I4(\deskew_enable_gen.max_value_0 [3]),
        .O(\deskew_enable_gen.next_delay_tap1__28 [5]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \deskew_enable_gen.delay_tap[4]_i_11 
       (.I0(\deskew_enable_gen.max_value_1 [2]),
        .I1(\deskew_enable_gen.min_value_1 [2]),
        .I2(\deskew_enable_gen.max_value_1 [0]),
        .I3(\deskew_enable_gen.min_value_1 [0]),
        .I4(\deskew_enable_gen.min_value_1 [1]),
        .I5(\deskew_enable_gen.max_value_1 [1]),
        .O(\deskew_enable_gen.delay_tap[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \deskew_enable_gen.delay_tap[4]_i_12 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_18_n_0 ),
        .I1(\deskew_enable_gen.sel_mid20_out [1]),
        .I2(\deskew_enable_gen.sel_mid22_out [1]),
        .I3(\deskew_enable_gen.sel_mid20_out [2]),
        .I4(\deskew_enable_gen.sel_mid22_out [2]),
        .O(\deskew_enable_gen.delay_tap[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \deskew_enable_gen.delay_tap[4]_i_13 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_23_n_0 ),
        .I1(\deskew_enable_gen.min_value_1 [3]),
        .I2(\deskew_enable_gen.max_value_1 [3]),
        .O(\deskew_enable_gen.sel_mid20_out [3]));
  LUT3 #(
    .INIT(8'h69)) 
    \deskew_enable_gen.delay_tap[4]_i_14 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_24_n_0 ),
        .I1(\deskew_enable_gen.min_value_0 [3]),
        .I2(\deskew_enable_gen.max_value_0 [3]),
        .O(\deskew_enable_gen.sel_mid22_out [3]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \deskew_enable_gen.delay_tap[4]_i_15 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_23_n_0 ),
        .I1(\deskew_enable_gen.max_value_1 [3]),
        .I2(\deskew_enable_gen.min_value_1 [3]),
        .I3(\deskew_enable_gen.min_value_1 [4]),
        .I4(\deskew_enable_gen.max_value_1 [4]),
        .O(\deskew_enable_gen.sel_mid20_out [4]));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \deskew_enable_gen.delay_tap[4]_i_16 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_24_n_0 ),
        .I1(\deskew_enable_gen.max_value_0 [3]),
        .I2(\deskew_enable_gen.min_value_0 [3]),
        .I3(\deskew_enable_gen.min_value_0 [4]),
        .I4(\deskew_enable_gen.max_value_0 [4]),
        .O(\deskew_enable_gen.sel_mid22_out [4]));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    \deskew_enable_gen.delay_tap[4]_i_17 
       (.I0(\deskew_enable_gen.max_value_0 [2]),
        .I1(\deskew_enable_gen.min_value_0 [2]),
        .I2(\deskew_enable_gen.max_value_0 [0]),
        .I3(\deskew_enable_gen.min_value_0 [0]),
        .I4(\deskew_enable_gen.min_value_0 [1]),
        .I5(\deskew_enable_gen.max_value_0 [1]),
        .O(\deskew_enable_gen.delay_tap[4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF66F)) 
    \deskew_enable_gen.delay_tap[4]_i_18 
       (.I0(\deskew_enable_gen.max_value_0 [0]),
        .I1(\deskew_enable_gen.min_value_0 [0]),
        .I2(\deskew_enable_gen.max_value_1 [0]),
        .I3(\deskew_enable_gen.min_value_1 [0]),
        .O(\deskew_enable_gen.delay_tap[4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \deskew_enable_gen.delay_tap[4]_i_19 
       (.I0(\deskew_enable_gen.min_value_1 [0]),
        .I1(\deskew_enable_gen.max_value_1 [0]),
        .I2(\deskew_enable_gen.min_value_1 [1]),
        .I3(\deskew_enable_gen.max_value_1 [1]),
        .O(\deskew_enable_gen.sel_mid20_out [1]));
  LUT6 #(
    .INIT(64'h78FF780078007800)) 
    \deskew_enable_gen.delay_tap[4]_i_2 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_5_n_0 ),
        .I1(\deskew_enable_gen.delay_tap_reg[4]_0 [3]),
        .I2(\deskew_enable_gen.delay_tap_reg[4]_0 [4]),
        .I3(\deskew_enable_gen.state [7]),
        .I4(\deskew_enable_gen.state [8]),
        .I5(\deskew_enable_gen.delay_tap[4]_i_6_n_0 ),
        .O(\deskew_enable_gen.next_delay_tap [4]));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \deskew_enable_gen.delay_tap[4]_i_20 
       (.I0(\deskew_enable_gen.min_value_0 [0]),
        .I1(\deskew_enable_gen.max_value_0 [0]),
        .I2(\deskew_enable_gen.min_value_0 [1]),
        .I3(\deskew_enable_gen.max_value_0 [1]),
        .O(\deskew_enable_gen.sel_mid22_out [1]));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \deskew_enable_gen.delay_tap[4]_i_21 
       (.I0(\deskew_enable_gen.max_value_1 [0]),
        .I1(\deskew_enable_gen.min_value_1 [0]),
        .I2(\deskew_enable_gen.max_value_1 [1]),
        .I3(\deskew_enable_gen.min_value_1 [1]),
        .I4(\deskew_enable_gen.min_value_1 [2]),
        .I5(\deskew_enable_gen.max_value_1 [2]),
        .O(\deskew_enable_gen.sel_mid20_out [2]));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \deskew_enable_gen.delay_tap[4]_i_22 
       (.I0(\deskew_enable_gen.max_value_0 [0]),
        .I1(\deskew_enable_gen.min_value_0 [0]),
        .I2(\deskew_enable_gen.max_value_0 [1]),
        .I3(\deskew_enable_gen.min_value_0 [1]),
        .I4(\deskew_enable_gen.min_value_0 [2]),
        .I5(\deskew_enable_gen.max_value_0 [2]),
        .O(\deskew_enable_gen.sel_mid22_out [2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \deskew_enable_gen.delay_tap[4]_i_23 
       (.I0(\deskew_enable_gen.min_value_1 [2]),
        .I1(\deskew_enable_gen.max_value_1 [2]),
        .I2(\deskew_enable_gen.max_value_1 [0]),
        .I3(\deskew_enable_gen.min_value_1 [0]),
        .I4(\deskew_enable_gen.max_value_1 [1]),
        .I5(\deskew_enable_gen.min_value_1 [1]),
        .O(\deskew_enable_gen.delay_tap[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \deskew_enable_gen.delay_tap[4]_i_24 
       (.I0(\deskew_enable_gen.min_value_0 [2]),
        .I1(\deskew_enable_gen.max_value_0 [2]),
        .I2(\deskew_enable_gen.max_value_0 [0]),
        .I3(\deskew_enable_gen.min_value_0 [0]),
        .I4(\deskew_enable_gen.max_value_0 [1]),
        .I5(\deskew_enable_gen.min_value_0 [1]),
        .O(\deskew_enable_gen.delay_tap[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \deskew_enable_gen.delay_tap[4]_i_3 
       (.I0(\deskew_enable_gen.flip_type_reg_0 ),
        .I1(\deskew_enable_gen.state [6]),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.state [2]),
        .I4(\deskew_enable_gen.state [1]),
        .I5(\deskew_enable_gen.grp_flip_reg_0 ),
        .O(\deskew_enable_gen.delay_tap[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000002A)) 
    \deskew_enable_gen.delay_tap[4]_i_4 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_7_n_0 ),
        .I1(\deskew_enable_gen.step_count [2]),
        .I2(\deskew_enable_gen.step_count [1]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.delay_tap[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \deskew_enable_gen.delay_tap[4]_i_5 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [2]),
        .I1(\deskew_enable_gen.delay_tap_reg[4]_0 [1]),
        .I2(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .O(\deskew_enable_gen.delay_tap[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFD08FD08FD08)) 
    \deskew_enable_gen.delay_tap[4]_i_6 
       (.I0(\deskew_enable_gen.step_count [2]),
        .I1(\deskew_enable_gen.sel_mid1__22 [5]),
        .I2(\deskew_enable_gen.delay_tap[4]_i_9_n_0 ),
        .I3(\deskew_enable_gen.next_delay_tap1__28 [5]),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.delay_tap[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \deskew_enable_gen.delay_tap[4]_i_7 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [3]),
        .I1(\deskew_enable_gen.delay_tap_reg[4]_0 [1]),
        .I2(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .I3(\deskew_enable_gen.delay_tap_reg[4]_0 [4]),
        .I4(\deskew_enable_gen.delay_tap_reg[4]_0 [2]),
        .O(\deskew_enable_gen.delay_tap[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \deskew_enable_gen.delay_tap[4]_i_8 
       (.I0(\deskew_enable_gen.max_value_1 [4]),
        .I1(\deskew_enable_gen.min_value_1 [4]),
        .I2(\deskew_enable_gen.delay_tap[4]_i_11_n_0 ),
        .I3(\deskew_enable_gen.min_value_1 [3]),
        .I4(\deskew_enable_gen.max_value_1 [3]),
        .O(\deskew_enable_gen.sel_mid1__22 [5]));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \deskew_enable_gen.delay_tap[4]_i_9 
       (.I0(\deskew_enable_gen.delay_tap[4]_i_12_n_0 ),
        .I1(\deskew_enable_gen.sel_mid20_out [3]),
        .I2(\deskew_enable_gen.sel_mid22_out [3]),
        .I3(\deskew_enable_gen.sel_mid20_out [4]),
        .I4(\deskew_enable_gen.sel_mid22_out [4]),
        .O(\deskew_enable_gen.delay_tap[4]_i_9_n_0 ));
  FDRE \deskew_enable_gen.delay_tap_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.delay_tap[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_delay_tap [0]),
        .Q(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_tap_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.delay_tap[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_delay_tap [1]),
        .Q(\deskew_enable_gen.delay_tap_reg[4]_0 [1]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_tap_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.delay_tap[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_delay_tap [2]),
        .Q(\deskew_enable_gen.delay_tap_reg[4]_0 [2]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_tap_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.delay_tap[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_delay_tap [3]),
        .Q(\deskew_enable_gen.delay_tap_reg[4]_0 [3]),
        .R(SR));
  FDRE \deskew_enable_gen.delay_tap_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.delay_tap[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_delay_tap [4]),
        .Q(\deskew_enable_gen.delay_tap_reg[4]_0 [4]),
        .R(SR));
  CARRY4 \deskew_enable_gen.dout_p0_val0_carry 
       (.CI(1'b0),
        .CO({\deskew_enable_gen.dout_p0_val0_carry_n_0 ,\deskew_enable_gen.dout_p0_val0_carry_n_1 ,\deskew_enable_gen.dout_p0_val0_carry_n_2 ,\deskew_enable_gen.dout_p0_val0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.dout_p0_val0_carry_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.dout_p0_val0_carry_i_1_n_0 ,\deskew_enable_gen.dout_p0_val0_carry_i_2_n_0 ,\deskew_enable_gen.dout_p0_val0_carry_i_3_n_0 ,\deskew_enable_gen.dout_p0_val0_carry_i_4_n_0 }));
  CARRY4 \deskew_enable_gen.dout_p0_val0_carry__0 
       (.CI(\deskew_enable_gen.dout_p0_val0_carry_n_0 ),
        .CO({\deskew_enable_gen.dout_p0_val0_carry__0_n_0 ,\deskew_enable_gen.dout_p0_val0_carry__0_n_1 ,\deskew_enable_gen.dout_p0_val0_carry__0_n_2 ,\deskew_enable_gen.dout_p0_val0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.dout_p0_val0_carry__0_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.dout_p0_val0_carry__0_i_1_n_0 ,\deskew_enable_gen.dout_p0_val0_carry__0_i_2_n_0 ,\deskew_enable_gen.dout_p0_val0_carry__0_i_3_n_0 ,\deskew_enable_gen.dout_p0_val0_carry__0_i_4_n_0 }));
  LUT4 #(
    .INIT(16'hF0F4)) 
    \deskew_enable_gen.dout_p0_val0_carry__0_i_1 
       (.I0(\deskew_enable_gen.selected_data [23]),
        .I1(\deskew_enable_gen.selected_data [22]),
        .I2(\deskew_enable_gen.dout_p0_val0_carry__0_i_5_n_0 ),
        .I3(\deskew_enable_gen.selected_data [21]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF2F2F200)) 
    \deskew_enable_gen.dout_p0_val0_carry__0_i_2 
       (.I0(\deskew_enable_gen.selected_data [18]),
        .I1(\deskew_enable_gen.selected_data [19]),
        .I2(\deskew_enable_gen.dout_p0_val0_carry__0_i_6_n_0 ),
        .I3(\deskew_enable_gen.dout_p0_val0_carry__0_i_5_n_0 ),
        .I4(\deskew_enable_gen.selected_data [20]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDC00DCDC)) 
    \deskew_enable_gen.dout_p0_val0_carry__0_i_3 
       (.I0(\deskew_enable_gen.selected_data [17]),
        .I1(\deskew_enable_gen.dout_p0_val0_carry__0_i_6_n_0 ),
        .I2(\deskew_enable_gen.selected_data [16]),
        .I3(\deskew_enable_gen.dout_p0_val0_carry__0_i_7_n_0 ),
        .I4(\deskew_enable_gen.selected_data [15]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F0000000F)) 
    \deskew_enable_gen.dout_p0_val0_carry__0_i_4 
       (.I0(\deskew_enable_gen.selected_data [12]),
        .I1(\deskew_enable_gen.selected_data [13]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [4]),
        .I5(\deskew_enable_gen.selected_data [14]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \deskew_enable_gen.dout_p0_val0_carry__0_i_5 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000515)) 
    \deskew_enable_gen.dout_p0_val0_carry__0_i_6 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \deskew_enable_gen.dout_p0_val0_carry__0_i_7 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__0_i_7_n_0 ));
  CARRY4 \deskew_enable_gen.dout_p0_val0_carry__1 
       (.CI(\deskew_enable_gen.dout_p0_val0_carry__0_n_0 ),
        .CO({\deskew_enable_gen.dout_p0_val0 ,\deskew_enable_gen.dout_p0_val0_carry__1_n_1 ,\deskew_enable_gen.dout_p0_val0_carry__1_n_2 ,\deskew_enable_gen.dout_p0_val0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.dout_p0_val0_carry__1_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.dout_p0_val0_carry__1_i_1_n_0 ,\deskew_enable_gen.dout_p0_val0_carry__1_i_2_n_0 ,\deskew_enable_gen.dout_p0_val0_carry__1_i_3_n_0 ,\deskew_enable_gen.dout_p0_val0_carry__1_i_4_n_0 }));
  LUT6 #(
    .INIT(64'h00550155FFFFFFFF)) 
    \deskew_enable_gen.dout_p0_val0_carry__1_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [6]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [4]),
        .I5(\deskew_enable_gen.selected_data [33]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__1_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h222F222F222F0000)) 
    \deskew_enable_gen.dout_p0_val0_carry__1_i_2 
       (.I0(\deskew_enable_gen.selected_data [30]),
        .I1(\deskew_enable_gen.selected_data [31]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.dout_p0_val0_carry__1_i_5_n_0 ),
        .I5(\deskew_enable_gen.selected_data [32]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__1_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5703000057035703)) 
    \deskew_enable_gen.dout_p0_val0_carry__1_i_3 
       (.I0(\deskew_enable_gen.selected_data [29]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.selected_data [28]),
        .I4(\deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0 ),
        .I5(\deskew_enable_gen.selected_data [27]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF2F0)) 
    \deskew_enable_gen.dout_p0_val0_carry__1_i_4 
       (.I0(\deskew_enable_gen.selected_data [24]),
        .I1(\deskew_enable_gen.selected_data [25]),
        .I2(\deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0 ),
        .I3(\deskew_enable_gen.selected_data [26]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__1_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00003337)) 
    \deskew_enable_gen.dout_p0_val0_carry__1_i_5 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__1_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00001555)) 
    \deskew_enable_gen.dout_p0_val0_carry__1_i_6 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [4]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry__1_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF0F4)) 
    \deskew_enable_gen.dout_p0_val0_carry_i_1 
       (.I0(\deskew_enable_gen.selected_data [11]),
        .I1(\deskew_enable_gen.selected_data [10]),
        .I2(\deskew_enable_gen.dout_p0_val0_carry_i_5_n_0 ),
        .I3(\deskew_enable_gen.selected_data [9]),
        .O(\deskew_enable_gen.dout_p0_val0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF2F2F200)) 
    \deskew_enable_gen.dout_p0_val0_carry_i_2 
       (.I0(\deskew_enable_gen.selected_data [6]),
        .I1(\deskew_enable_gen.selected_data [7]),
        .I2(\deskew_enable_gen.dout_p0_val0_carry_i_6_n_0 ),
        .I3(\deskew_enable_gen.dout_p0_val0_carry_i_5_n_0 ),
        .I4(\deskew_enable_gen.selected_data [8]),
        .O(\deskew_enable_gen.dout_p0_val0_carry_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDC00DCDC)) 
    \deskew_enable_gen.dout_p0_val0_carry_i_3 
       (.I0(\deskew_enable_gen.selected_data [5]),
        .I1(\deskew_enable_gen.dout_p0_val0_carry_i_6_n_0 ),
        .I2(\deskew_enable_gen.selected_data [4]),
        .I3(\deskew_enable_gen.dout_p0_val0_carry_i_7_n_0 ),
        .I4(\deskew_enable_gen.selected_data [3]),
        .O(\deskew_enable_gen.dout_p0_val0_carry_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF2F0)) 
    \deskew_enable_gen.dout_p0_val0_carry_i_4 
       (.I0(\deskew_enable_gen.selected_data [0]),
        .I1(\deskew_enable_gen.selected_data [1]),
        .I2(\deskew_enable_gen.dout_p0_val0_carry_i_7_n_0 ),
        .I3(\deskew_enable_gen.selected_data [2]),
        .O(\deskew_enable_gen.dout_p0_val0_carry_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00000111)) 
    \deskew_enable_gen.dout_p0_val0_carry_i_5 
       (.I0(\deskew_enable_gen.grp_count_mul [4]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \deskew_enable_gen.dout_p0_val0_carry_i_6 
       (.I0(\deskew_enable_gen.grp_count_mul [3]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \deskew_enable_gen.dout_p0_val0_carry_i_7 
       (.I0(\deskew_enable_gen.grp_count_mul [2]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.dout_p0_val0_carry_i_7_n_0 ));
  FDRE \deskew_enable_gen.dout_p0_val_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.dout_p0_val0 ),
        .Q(\deskew_enable_gen.dout_p0_val ),
        .R(1'b0));
  FDRE \deskew_enable_gen.f0_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(f0_val0),
        .Q(\deskew_enable_gen.f0_val_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg " *) 
  (* srl_name = "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f0_val_reg[2]_srl2 " *) 
  SRL16E \deskew_enable_gen.f0_val_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_ph_out),
        .D(\deskew_enable_gen.f0_val_reg_n_0_[0] ),
        .Q(\deskew_enable_gen.f0_val_reg[2]_srl2_n_0 ));
  FDRE \deskew_enable_gen.f0_val_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.f0_val_reg[2]_srl2_n_0 ),
        .Q(p_3_in),
        .R(1'b0));
  FDRE \deskew_enable_gen.f1_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(f1_val0),
        .Q(\deskew_enable_gen.f1_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \deskew_enable_gen.f1_val_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.f1_val_reg_n_0_[0] ),
        .Q(\deskew_enable_gen.f1_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \deskew_enable_gen.f1_val_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.f1_val_reg_n_0_[1] ),
        .Q(p_2_in5_in),
        .R(1'b0));
  FDRE \deskew_enable_gen.f2_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(f2_val0),
        .Q(\deskew_enable_gen.f2_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \deskew_enable_gen.f2_val_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.f2_val_reg_n_0_[0] ),
        .Q(p_0_in4_in),
        .R(1'b0));
  CARRY4 \deskew_enable_gen.f3_val_reg0_carry 
       (.CI(1'b0),
        .CO({\deskew_enable_gen.f3_val_reg0_carry_n_0 ,\deskew_enable_gen.f3_val_reg0_carry_n_1 ,\deskew_enable_gen.f3_val_reg0_carry_n_2 ,\deskew_enable_gen.f3_val_reg0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.f3_val_reg0_carry_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.f3_val_reg0_carry_i_1_n_0 ,\deskew_enable_gen.f3_val_reg0_carry_i_2_n_0 ,\deskew_enable_gen.f3_val_reg0_carry_i_3_n_0 ,\deskew_enable_gen.f3_val_reg0_carry_i_4_n_0 }));
  CARRY4 \deskew_enable_gen.f3_val_reg0_carry__0 
       (.CI(\deskew_enable_gen.f3_val_reg0_carry_n_0 ),
        .CO({\deskew_enable_gen.f3_val_reg0_carry__0_n_0 ,\deskew_enable_gen.f3_val_reg0_carry__0_n_1 ,\deskew_enable_gen.f3_val_reg0_carry__0_n_2 ,\deskew_enable_gen.f3_val_reg0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.f3_val_reg0_carry__0_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.f3_val_reg0_carry__0_i_1_n_0 ,\deskew_enable_gen.f3_val_reg0_carry__0_i_2_n_0 ,\deskew_enable_gen.f3_val_reg0_carry__0_i_3_n_0 ,\deskew_enable_gen.f3_val_reg0_carry__0_i_4_n_0 }));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    \deskew_enable_gen.f3_val_reg0_carry__0_i_1 
       (.I0(Q[20]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(Q[22]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(unalign_data[22]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.f3_val_reg0_carry__0_i_2 
       (.I0(unalign_data[18]),
        .I1(Q[18]),
        .I2(\deskew_enable_gen.grp_mask__40 [4]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(unalign_data[20]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00D5D5D5)) 
    \deskew_enable_gen.f3_val_reg0_carry__0_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [4]),
        .I1(Q[16]),
        .I2(unalign_data[16]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[14]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA2F300F3)) 
    \deskew_enable_gen.f3_val_reg0_carry__0_i_4 
       (.I0(unalign_data[12]),
        .I1(\deskew_enable_gen.grp_mask__40 [3]),
        .I2(unalign_data[14]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[12]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__0_i_4_n_0 ));
  CARRY4 \deskew_enable_gen.f3_val_reg0_carry__1 
       (.CI(\deskew_enable_gen.f3_val_reg0_carry__0_n_0 ),
        .CO({\deskew_enable_gen.f3_val_reg0 ,\deskew_enable_gen.f3_val_reg0_carry__1_n_1 ,\deskew_enable_gen.f3_val_reg0_carry__1_n_2 ,\deskew_enable_gen.f3_val_reg0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.f3_val_reg0_carry__1_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.f3_val_reg0_carry__1_i_1_n_0 ,\deskew_enable_gen.f3_val_reg0_carry__1_i_2_n_0 ,\deskew_enable_gen.f3_val_reg0_carry__1_i_3_n_0 ,\deskew_enable_gen.f3_val_reg0_carry__1_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFD)) 
    \deskew_enable_gen.f3_val_reg0_carry__1_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[32]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__1_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.f3_val_reg0_carry__1_i_2 
       (.I0(unalign_data[30]),
        .I1(Q[30]),
        .I2(\deskew_enable_gen.grp_mask__40 [7]),
        .I3(\deskew_enable_gen.grp_mask__40 [8]),
        .I4(unalign_data[32]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__1_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00D5D5D5)) 
    \deskew_enable_gen.f3_val_reg0_carry__1_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [7]),
        .I1(Q[28]),
        .I2(unalign_data[28]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[26]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__1_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA2F300F3)) 
    \deskew_enable_gen.f3_val_reg0_carry__1_i_4 
       (.I0(unalign_data[24]),
        .I1(\deskew_enable_gen.grp_mask__40 [6]),
        .I2(unalign_data[26]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[24]),
        .O(\deskew_enable_gen.f3_val_reg0_carry__1_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    \deskew_enable_gen.f3_val_reg0_carry_i_1 
       (.I0(Q[8]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(Q[10]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(unalign_data[10]),
        .O(\deskew_enable_gen.f3_val_reg0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.f3_val_reg0_carry_i_2 
       (.I0(unalign_data[6]),
        .I1(Q[6]),
        .I2(\deskew_enable_gen.grp_mask__40 [1]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(unalign_data[8]),
        .O(\deskew_enable_gen.f3_val_reg0_carry_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00D5D5D5)) 
    \deskew_enable_gen.f3_val_reg0_carry_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [1]),
        .I1(Q[4]),
        .I2(unalign_data[4]),
        .I3(\deskew_enable_gen.grp_mask__40 [0]),
        .I4(Q[2]),
        .O(\deskew_enable_gen.f3_val_reg0_carry_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB333)) 
    \deskew_enable_gen.f3_val_reg0_carry_i_4 
       (.I0(unalign_data[0]),
        .I1(\deskew_enable_gen.grp_mask__40 [0]),
        .I2(unalign_data[2]),
        .I3(Q[0]),
        .O(\deskew_enable_gen.f3_val_reg0_carry_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.f3_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.f3_val_reg0 ),
        .Q(f3_val[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.f3_val_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(f3_val[0]),
        .Q(f3_val[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.f3_val_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(f3_val[1]),
        .Q(f3_val[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.f3_val_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(f3_val[2]),
        .Q(f3_val[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \deskew_enable_gen.flip_type_i_2 
       (.I0(p_3_in),
        .I1(f3_val[0]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .O(flip_det__2));
  LUT4 #(
    .INIT(16'h8000)) 
    \deskew_enable_gen.flip_type_i_3 
       (.I0(p_3_in9_in),
        .I1(p3_val[0]),
        .I2(p_0_in7_in),
        .I3(p_2_in8_in),
        .O(data_det__2));
  LUT2 #(
    .INIT(4'h1)) 
    \deskew_enable_gen.flip_type_i_4 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.state [11]),
        .O(\deskew_enable_gen.flip_type_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \deskew_enable_gen.flip_type_i_5 
       (.I0(\deskew_enable_gen.state [9]),
        .I1(\deskew_enable_gen.state [8]),
        .O(\deskew_enable_gen.flip_type_reg_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \deskew_enable_gen.flip_type_i_6 
       (.I0(\deskew_enable_gen.flip_type_i_7_n_0 ),
        .I1(\deskew_enable_gen.state [1]),
        .I2(\deskew_enable_gen.state [2]),
        .I3(\deskew_enable_gen.state [3]),
        .I4(\deskew_enable_gen.state [0]),
        .O(\deskew_enable_gen.flip_type_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deskew_enable_gen.flip_type_i_7 
       (.I0(\deskew_enable_gen.state [6]),
        .I1(\deskew_enable_gen.state [7]),
        .I2(\deskew_enable_gen.state [4]),
        .I3(\deskew_enable_gen.state [5]),
        .O(\deskew_enable_gen.flip_type_i_7_n_0 ));
  FDRE \deskew_enable_gen.flip_type_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.flip_type_reg_3 ),
        .Q(flip_type),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \deskew_enable_gen.grp_count[0]_i_1 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.grp_count_mul [2]),
        .O(\deskew_enable_gen.grp_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \deskew_enable_gen.grp_count[1]_i_1 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .O(\deskew_enable_gen.next_grp_count [1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \deskew_enable_gen.grp_count[2]_i_1 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .O(\deskew_enable_gen.next_grp_count [2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \deskew_enable_gen.grp_count[3]_i_1 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .O(\deskew_enable_gen.next_grp_count [3]));
  LUT5 #(
    .INIT(32'h08A80808)) 
    \deskew_enable_gen.grp_count[4]_i_1 
       (.I0(\deskew_enable_gen.grp_count[4]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state[9]_i_3_n_0 ),
        .I2(\deskew_enable_gen.state [7]),
        .I3(\deskew_enable_gen.state [10]),
        .I4(\deskew_enable_gen.state[9]_i_2_n_0 ),
        .O(\deskew_enable_gen.grp_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \deskew_enable_gen.grp_count[4]_i_2 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.grp_count_mul [6]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [2]),
        .I5(\deskew_enable_gen.grp_count_mul [4]),
        .O(\deskew_enable_gen.next_grp_count [4]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \deskew_enable_gen.grp_count[4]_i_3 
       (.I0(\deskew_enable_gen.state [11]),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.step_count[2]_i_6_n_0 ),
        .I3(\deskew_enable_gen.state [6]),
        .I4(\deskew_enable_gen.state [8]),
        .I5(\deskew_enable_gen.grp_count[4]_i_4_n_0 ),
        .O(\deskew_enable_gen.grp_count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \deskew_enable_gen.grp_count[4]_i_4 
       (.I0(\deskew_enable_gen.state [5]),
        .I1(\deskew_enable_gen.state [4]),
        .O(\deskew_enable_gen.grp_count[4]_i_4_n_0 ));
  FDRE \deskew_enable_gen.grp_count_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.grp_count[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.grp_count[0]_i_1_n_0 ),
        .Q(\deskew_enable_gen.grp_count_mul [2]),
        .R(SR));
  FDRE \deskew_enable_gen.grp_count_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.grp_count[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_grp_count [1]),
        .Q(\deskew_enable_gen.grp_count_mul [3]),
        .R(SR));
  FDRE \deskew_enable_gen.grp_count_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.grp_count[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_grp_count [2]),
        .Q(\deskew_enable_gen.grp_count_mul [4]),
        .R(SR));
  FDRE \deskew_enable_gen.grp_count_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.grp_count[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_grp_count [3]),
        .Q(\deskew_enable_gen.grp_count_mul [5]),
        .R(SR));
  FDRE \deskew_enable_gen.grp_count_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.grp_count[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_grp_count [4]),
        .Q(\deskew_enable_gen.grp_count_mul [6]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \deskew_enable_gen.grp_flip_i_1 
       (.I0(\deskew_enable_gen.grp_flip_i_2_n_0 ),
        .I1(\deskew_enable_gen.state [8]),
        .I2(\deskew_enable_gen.grp_flip_reg_0 ),
        .I3(\deskew_enable_gen.grp_flip_i_4_n_0 ),
        .I4(\deskew_enable_gen.state [2]),
        .I5(\deskew_enable_gen.grp_flip_i_5_n_0 ),
        .O(\deskew_enable_gen.next_grp_flip ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \deskew_enable_gen.grp_flip_i_2 
       (.I0(\deskew_enable_gen.state [1]),
        .I1(\deskew_enable_gen.state [11]),
        .I2(\deskew_enable_gen.state [9]),
        .I3(\deskew_enable_gen.state [10]),
        .O(\deskew_enable_gen.grp_flip_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \deskew_enable_gen.grp_flip_i_3 
       (.I0(\deskew_enable_gen.state [4]),
        .I1(\deskew_enable_gen.state [3]),
        .O(\deskew_enable_gen.grp_flip_reg_0 ));
  LUT6 #(
    .INIT(64'hFC0CFD08FD08FD08)) 
    \deskew_enable_gen.grp_flip_i_4 
       (.I0(\deskew_enable_gen.step_count [2]),
        .I1(\deskew_enable_gen.min_flip_1 ),
        .I2(\deskew_enable_gen.delay_tap[4]_i_9_n_0 ),
        .I3(\deskew_enable_gen.min_flip_0 ),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.grp_flip_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \deskew_enable_gen.grp_flip_i_5 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.state [0]),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.grp_flip_i_5_n_0 ));
  FDRE \deskew_enable_gen.grp_flip_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.next_grp_flip ),
        .Q(\deskew_enable_gen.grp_flip ),
        .R(SR));
  CARRY4 \deskew_enable_gen.grp_p0_val0_carry 
       (.CI(1'b0),
        .CO({\deskew_enable_gen.grp_p0_val0_carry_n_0 ,\deskew_enable_gen.grp_p0_val0_carry_n_1 ,\deskew_enable_gen.grp_p0_val0_carry_n_2 ,\deskew_enable_gen.grp_p0_val0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p0_val0_carry_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p0_val0_carry_i_1_n_0 ,\deskew_enable_gen.grp_p0_val0_carry_i_2_n_0 ,\deskew_enable_gen.grp_p0_val0_carry_i_3_n_0 ,\deskew_enable_gen.grp_p0_val0_carry_i_4_n_0 }));
  CARRY4 \deskew_enable_gen.grp_p0_val0_carry__0 
       (.CI(\deskew_enable_gen.grp_p0_val0_carry_n_0 ),
        .CO({\deskew_enable_gen.grp_p0_val0_carry__0_n_0 ,\deskew_enable_gen.grp_p0_val0_carry__0_n_1 ,\deskew_enable_gen.grp_p0_val0_carry__0_n_2 ,\deskew_enable_gen.grp_p0_val0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p0_val0_carry__0_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p0_val0_carry__0_i_1_n_0 ,\deskew_enable_gen.grp_p0_val0_carry__0_i_2_n_0 ,\deskew_enable_gen.grp_p0_val0_carry__0_i_3_n_0 ,\deskew_enable_gen.grp_p0_val0_carry__0_i_4_n_0 }));
  LUT4 #(
    .INIT(16'h333B)) 
    \deskew_enable_gen.grp_p0_val0_carry__0_i_1 
       (.I0(\deskew_enable_gen.selected_data [22]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(\deskew_enable_gen.selected_data [23]),
        .I3(\deskew_enable_gen.selected_data [21]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p0_val0_carry__0_i_2 
       (.I0(\deskew_enable_gen.selected_data [18]),
        .I1(\deskew_enable_gen.selected_data [19]),
        .I2(\deskew_enable_gen.grp_mask__40 [4]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(\deskew_enable_gen.selected_data [20]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0073)) 
    \deskew_enable_gen.grp_p0_val0_carry__0_i_3 
       (.I0(\deskew_enable_gen.selected_data [17]),
        .I1(\deskew_enable_gen.grp_mask__40 [4]),
        .I2(\deskew_enable_gen.selected_data [16]),
        .I3(\deskew_enable_gen.masked_dout__33 [15]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p0_val0_carry__0_i_4 
       (.I0(\deskew_enable_gen.selected_data [12]),
        .I1(\deskew_enable_gen.selected_data [13]),
        .I2(\deskew_enable_gen.grp_mask__40 [3]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(\deskew_enable_gen.selected_data [14]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__0_i_4_n_0 ));
  CARRY4 \deskew_enable_gen.grp_p0_val0_carry__1 
       (.CI(\deskew_enable_gen.grp_p0_val0_carry__0_n_0 ),
        .CO({\deskew_enable_gen.grp_p0_val0 ,\deskew_enable_gen.grp_p0_val0_carry__1_n_1 ,\deskew_enable_gen.grp_p0_val0_carry__1_n_2 ,\deskew_enable_gen.grp_p0_val0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p0_val0_carry__1_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p0_val0_carry__1_i_1_n_0 ,\deskew_enable_gen.grp_p0_val0_carry__1_i_2_n_0 ,\deskew_enable_gen.grp_p0_val0_carry__1_i_3_n_0 ,\deskew_enable_gen.grp_p0_val0_carry__1_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hFFBFFFFDFFFFFFFF)) 
    \deskew_enable_gen.grp_p0_val0_carry__1_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(\deskew_enable_gen.selected_data [33]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__1_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p0_val0_carry__1_i_2 
       (.I0(\deskew_enable_gen.selected_data [30]),
        .I1(\deskew_enable_gen.selected_data [31]),
        .I2(\deskew_enable_gen.grp_mask__40 [7]),
        .I3(\deskew_enable_gen.grp_mask__40 [8]),
        .I4(\deskew_enable_gen.selected_data [32]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__1_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0073)) 
    \deskew_enable_gen.grp_p0_val0_carry__1_i_3 
       (.I0(\deskew_enable_gen.selected_data [29]),
        .I1(\deskew_enable_gen.grp_mask__40 [7]),
        .I2(\deskew_enable_gen.selected_data [28]),
        .I3(\deskew_enable_gen.masked_dout__33 [27]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__1_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p0_val0_carry__1_i_4 
       (.I0(\deskew_enable_gen.selected_data [24]),
        .I1(\deskew_enable_gen.selected_data [25]),
        .I2(\deskew_enable_gen.grp_mask__40 [6]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(\deskew_enable_gen.selected_data [26]),
        .O(\deskew_enable_gen.grp_p0_val0_carry__1_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h333B)) 
    \deskew_enable_gen.grp_p0_val0_carry_i_1 
       (.I0(\deskew_enable_gen.selected_data [10]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(\deskew_enable_gen.selected_data [11]),
        .I3(\deskew_enable_gen.selected_data [9]),
        .O(\deskew_enable_gen.grp_p0_val0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p0_val0_carry_i_2 
       (.I0(\deskew_enable_gen.selected_data [6]),
        .I1(\deskew_enable_gen.selected_data [7]),
        .I2(\deskew_enable_gen.grp_mask__40 [1]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(\deskew_enable_gen.selected_data [8]),
        .O(\deskew_enable_gen.grp_p0_val0_carry_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0073)) 
    \deskew_enable_gen.grp_p0_val0_carry_i_3 
       (.I0(\deskew_enable_gen.selected_data [5]),
        .I1(\deskew_enable_gen.grp_mask__40 [1]),
        .I2(\deskew_enable_gen.selected_data [4]),
        .I3(\deskew_enable_gen.masked_dout__33 [3]),
        .O(\deskew_enable_gen.grp_p0_val0_carry_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F0F)) 
    \deskew_enable_gen.grp_p0_val0_carry_i_4 
       (.I0(\deskew_enable_gen.selected_data [0]),
        .I1(\deskew_enable_gen.selected_data [1]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(\deskew_enable_gen.selected_data [2]),
        .O(\deskew_enable_gen.grp_p0_val0_carry_i_4_n_0 ));
  FDRE \deskew_enable_gen.grp_p0_val_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.grp_p0_val0 ),
        .Q(\deskew_enable_gen.grp_p0_val ),
        .R(1'b0));
  CARRY4 \deskew_enable_gen.grp_p1_val0_carry 
       (.CI(1'b0),
        .CO({\deskew_enable_gen.grp_p1_val0_carry_n_0 ,\deskew_enable_gen.grp_p1_val0_carry_n_1 ,\deskew_enable_gen.grp_p1_val0_carry_n_2 ,\deskew_enable_gen.grp_p1_val0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p1_val0_carry_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p1_val0_carry_i_1_n_0 ,\deskew_enable_gen.grp_p1_val0_carry_i_2_n_0 ,\deskew_enable_gen.grp_p1_val0_carry_i_3_n_0 ,\deskew_enable_gen.grp_p1_val0_carry_i_4_n_0 }));
  CARRY4 \deskew_enable_gen.grp_p1_val0_carry__0 
       (.CI(\deskew_enable_gen.grp_p1_val0_carry_n_0 ),
        .CO({\deskew_enable_gen.grp_p1_val0_carry__0_n_0 ,\deskew_enable_gen.grp_p1_val0_carry__0_n_1 ,\deskew_enable_gen.grp_p1_val0_carry__0_n_2 ,\deskew_enable_gen.grp_p1_val0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p1_val0_carry__0_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p1_val0_carry__0_i_1_n_0 ,\deskew_enable_gen.grp_p1_val0_carry__0_i_2_n_0 ,\deskew_enable_gen.grp_p1_val0_carry__0_i_3_n_0 ,\deskew_enable_gen.grp_p1_val0_carry__0_i_4_n_0 }));
  LUT4 #(
    .INIT(16'h3B33)) 
    \deskew_enable_gen.grp_p1_val0_carry__0_i_1 
       (.I0(\deskew_enable_gen.selected_data [22]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(\deskew_enable_gen.selected_data [23]),
        .I3(\deskew_enable_gen.selected_data [21]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    \deskew_enable_gen.grp_p1_val0_carry__0_i_2 
       (.I0(\deskew_enable_gen.selected_data [18]),
        .I1(\deskew_enable_gen.selected_data [20]),
        .I2(\deskew_enable_gen.grp_mask__40 [5]),
        .I3(\deskew_enable_gen.selected_data [19]),
        .I4(\deskew_enable_gen.grp_mask__40 [4]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0073)) 
    \deskew_enable_gen.grp_p1_val0_carry__0_i_3 
       (.I0(\deskew_enable_gen.selected_data [16]),
        .I1(\deskew_enable_gen.grp_mask__40 [4]),
        .I2(\deskew_enable_gen.selected_data [17]),
        .I3(\deskew_enable_gen.masked_dout__33 [15]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h33B3)) 
    \deskew_enable_gen.grp_p1_val0_carry__0_i_4 
       (.I0(\deskew_enable_gen.selected_data [13]),
        .I1(\deskew_enable_gen.grp_mask__40 [3]),
        .I2(\deskew_enable_gen.selected_data [14]),
        .I3(\deskew_enable_gen.selected_data [12]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__0_i_4_n_0 ));
  CARRY4 \deskew_enable_gen.grp_p1_val0_carry__1 
       (.CI(\deskew_enable_gen.grp_p1_val0_carry__0_n_0 ),
        .CO({\deskew_enable_gen.grp_p1_val0 ,\deskew_enable_gen.grp_p1_val0_carry__1_n_1 ,\deskew_enable_gen.grp_p1_val0_carry__1_n_2 ,\deskew_enable_gen.grp_p1_val0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p1_val0_carry__1_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p1_val0_carry__1_i_1_n_0 ,\deskew_enable_gen.grp_p1_val0_carry__1_i_2_n_0 ,\deskew_enable_gen.grp_p1_val0_carry__1_i_3_n_0 ,\deskew_enable_gen.grp_p1_val0_carry__1_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFD)) 
    \deskew_enable_gen.grp_p1_val0_carry__1_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(\deskew_enable_gen.selected_data [33]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__1_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    \deskew_enable_gen.grp_p1_val0_carry__1_i_2 
       (.I0(\deskew_enable_gen.selected_data [30]),
        .I1(\deskew_enable_gen.selected_data [32]),
        .I2(\deskew_enable_gen.grp_mask__40 [8]),
        .I3(\deskew_enable_gen.selected_data [31]),
        .I4(\deskew_enable_gen.grp_mask__40 [7]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__1_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0073)) 
    \deskew_enable_gen.grp_p1_val0_carry__1_i_3 
       (.I0(\deskew_enable_gen.selected_data [28]),
        .I1(\deskew_enable_gen.grp_mask__40 [7]),
        .I2(\deskew_enable_gen.selected_data [29]),
        .I3(\deskew_enable_gen.masked_dout__33 [27]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h33B3)) 
    \deskew_enable_gen.grp_p1_val0_carry__1_i_4 
       (.I0(\deskew_enable_gen.selected_data [25]),
        .I1(\deskew_enable_gen.grp_mask__40 [6]),
        .I2(\deskew_enable_gen.selected_data [26]),
        .I3(\deskew_enable_gen.selected_data [24]),
        .O(\deskew_enable_gen.grp_p1_val0_carry__1_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h3B33)) 
    \deskew_enable_gen.grp_p1_val0_carry_i_1 
       (.I0(\deskew_enable_gen.selected_data [10]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(\deskew_enable_gen.selected_data [11]),
        .I3(\deskew_enable_gen.selected_data [9]),
        .O(\deskew_enable_gen.grp_p1_val0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    \deskew_enable_gen.grp_p1_val0_carry_i_2 
       (.I0(\deskew_enable_gen.selected_data [6]),
        .I1(\deskew_enable_gen.selected_data [8]),
        .I2(\deskew_enable_gen.grp_mask__40 [2]),
        .I3(\deskew_enable_gen.selected_data [7]),
        .I4(\deskew_enable_gen.grp_mask__40 [1]),
        .O(\deskew_enable_gen.grp_p1_val0_carry_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0073)) 
    \deskew_enable_gen.grp_p1_val0_carry_i_3 
       (.I0(\deskew_enable_gen.selected_data [4]),
        .I1(\deskew_enable_gen.grp_mask__40 [1]),
        .I2(\deskew_enable_gen.selected_data [5]),
        .I3(\deskew_enable_gen.masked_dout__33 [3]),
        .O(\deskew_enable_gen.grp_p1_val0_carry_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0F8F)) 
    \deskew_enable_gen.grp_p1_val0_carry_i_4 
       (.I0(\deskew_enable_gen.selected_data [2]),
        .I1(\deskew_enable_gen.selected_data [1]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(\deskew_enable_gen.selected_data [0]),
        .O(\deskew_enable_gen.grp_p1_val0_carry_i_4_n_0 ));
  FDRE \deskew_enable_gen.grp_p1_val_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.grp_p1_val0 ),
        .Q(\deskew_enable_gen.grp_p1_val ),
        .R(1'b0));
  CARRY4 \deskew_enable_gen.grp_p3_val0_carry 
       (.CI(1'b0),
        .CO({\deskew_enable_gen.grp_p3_val0_carry_n_0 ,\deskew_enable_gen.grp_p3_val0_carry_n_1 ,\deskew_enable_gen.grp_p3_val0_carry_n_2 ,\deskew_enable_gen.grp_p3_val0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p3_val0_carry_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p3_val0_carry_i_1_n_0 ,\deskew_enable_gen.grp_p3_val0_carry_i_2_n_0 ,\deskew_enable_gen.grp_p3_val0_carry_i_3_n_0 ,\deskew_enable_gen.grp_p3_val0_carry_i_4_n_0 }));
  CARRY4 \deskew_enable_gen.grp_p3_val0_carry__0 
       (.CI(\deskew_enable_gen.grp_p3_val0_carry_n_0 ),
        .CO({\deskew_enable_gen.grp_p3_val0_carry__0_n_0 ,\deskew_enable_gen.grp_p3_val0_carry__0_n_1 ,\deskew_enable_gen.grp_p3_val0_carry__0_n_2 ,\deskew_enable_gen.grp_p3_val0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p3_val0_carry__0_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0 ,\deskew_enable_gen.grp_p3_val0_carry__0_i_2_n_0 ,\deskew_enable_gen.grp_p3_val0_carry__0_i_3_n_0 ,\deskew_enable_gen.grp_p3_val0_carry__0_i_4_n_0 }));
  LUT4 #(
    .INIT(16'h3B33)) 
    \deskew_enable_gen.grp_p3_val0_carry__0_i_1 
       (.I0(\deskew_enable_gen.selected_data [22]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(\deskew_enable_gen.selected_data [23]),
        .I3(\deskew_enable_gen.selected_data [21]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p3_val0_carry__0_i_2 
       (.I0(\deskew_enable_gen.selected_data [18]),
        .I1(\deskew_enable_gen.selected_data [19]),
        .I2(\deskew_enable_gen.grp_mask__40 [4]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(\deskew_enable_gen.selected_data [20]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00D5)) 
    \deskew_enable_gen.grp_p3_val0_carry__0_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [4]),
        .I1(\deskew_enable_gen.selected_data [17]),
        .I2(\deskew_enable_gen.selected_data [16]),
        .I3(\deskew_enable_gen.masked_dout__33 [15]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB333)) 
    \deskew_enable_gen.grp_p3_val0_carry__0_i_4 
       (.I0(\deskew_enable_gen.selected_data [13]),
        .I1(\deskew_enable_gen.grp_mask__40 [3]),
        .I2(\deskew_enable_gen.selected_data [14]),
        .I3(\deskew_enable_gen.selected_data [12]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \deskew_enable_gen.grp_p3_val0_carry__0_i_5 
       (.I0(\deskew_enable_gen.selected_data [15]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(\deskew_enable_gen.grp_count_mul [4]),
        .O(\deskew_enable_gen.masked_dout__33 [15]));
  CARRY4 \deskew_enable_gen.grp_p3_val0_carry__1 
       (.CI(\deskew_enable_gen.grp_p3_val0_carry__0_n_0 ),
        .CO({\deskew_enable_gen.grp_p3_val0 ,\deskew_enable_gen.grp_p3_val0_carry__1_n_1 ,\deskew_enable_gen.grp_p3_val0_carry__1_n_2 ,\deskew_enable_gen.grp_p3_val0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.grp_p3_val0_carry__1_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.grp_p3_val0_carry__1_i_1_n_0 ,\deskew_enable_gen.grp_p3_val0_carry__1_i_2_n_0 ,\deskew_enable_gen.grp_p3_val0_carry__1_i_3_n_0 ,\deskew_enable_gen.grp_p3_val0_carry__1_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFD)) 
    \deskew_enable_gen.grp_p3_val0_carry__1_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(\deskew_enable_gen.selected_data [33]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__1_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p3_val0_carry__1_i_2 
       (.I0(\deskew_enable_gen.selected_data [30]),
        .I1(\deskew_enable_gen.selected_data [31]),
        .I2(\deskew_enable_gen.grp_mask__40 [7]),
        .I3(\deskew_enable_gen.grp_mask__40 [8]),
        .I4(\deskew_enable_gen.selected_data [32]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__1_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00D5)) 
    \deskew_enable_gen.grp_p3_val0_carry__1_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [7]),
        .I1(\deskew_enable_gen.selected_data [29]),
        .I2(\deskew_enable_gen.selected_data [28]),
        .I3(\deskew_enable_gen.masked_dout__33 [27]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB333)) 
    \deskew_enable_gen.grp_p3_val0_carry__1_i_4 
       (.I0(\deskew_enable_gen.selected_data [25]),
        .I1(\deskew_enable_gen.grp_mask__40 [6]),
        .I2(\deskew_enable_gen.selected_data [26]),
        .I3(\deskew_enable_gen.selected_data [24]),
        .O(\deskew_enable_gen.grp_p3_val0_carry__1_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \deskew_enable_gen.grp_p3_val0_carry__1_i_5 
       (.I0(\deskew_enable_gen.selected_data [27]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [4]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [2]),
        .I5(\deskew_enable_gen.grp_count_mul [3]),
        .O(\deskew_enable_gen.masked_dout__33 [27]));
  LUT4 #(
    .INIT(16'h3B33)) 
    \deskew_enable_gen.grp_p3_val0_carry_i_1 
       (.I0(\deskew_enable_gen.selected_data [10]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(\deskew_enable_gen.selected_data [11]),
        .I3(\deskew_enable_gen.selected_data [9]),
        .O(\deskew_enable_gen.grp_p3_val0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.grp_p3_val0_carry_i_2 
       (.I0(\deskew_enable_gen.selected_data [6]),
        .I1(\deskew_enable_gen.selected_data [7]),
        .I2(\deskew_enable_gen.grp_mask__40 [1]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(\deskew_enable_gen.selected_data [8]),
        .O(\deskew_enable_gen.grp_p3_val0_carry_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00D5)) 
    \deskew_enable_gen.grp_p3_val0_carry_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [1]),
        .I1(\deskew_enable_gen.selected_data [5]),
        .I2(\deskew_enable_gen.selected_data [4]),
        .I3(\deskew_enable_gen.masked_dout__33 [3]),
        .O(\deskew_enable_gen.grp_p3_val0_carry_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB333)) 
    \deskew_enable_gen.grp_p3_val0_carry_i_4 
       (.I0(\deskew_enable_gen.selected_data [0]),
        .I1(\deskew_enable_gen.grp_mask__40 [0]),
        .I2(\deskew_enable_gen.selected_data [2]),
        .I3(\deskew_enable_gen.selected_data [1]),
        .O(\deskew_enable_gen.grp_p3_val0_carry_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \deskew_enable_gen.grp_p3_val0_carry_i_5 
       (.I0(\deskew_enable_gen.selected_data [3]),
        .I1(\deskew_enable_gen.grp_count_mul [5]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [2]),
        .I5(\deskew_enable_gen.grp_count_mul [4]),
        .O(\deskew_enable_gen.masked_dout__33 [3]));
  FDRE \deskew_enable_gen.grp_p3_val_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.grp_p3_val0 ),
        .Q(\deskew_enable_gen.grp_p3_val ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08080828)) 
    \deskew_enable_gen.max_value_0[4]_i_1 
       (.I0(\deskew_enable_gen.min_value_1[4]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.step_count [2]),
        .I4(\deskew_enable_gen.step_count[1]_i_2_n_0 ),
        .O(\deskew_enable_gen.next_max_value_0 ));
  FDRE \deskew_enable_gen.max_value_0_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_0 ),
        .D(\deskew_enable_gen.min_value_1[0]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_0 [0]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_0_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_0 ),
        .D(\deskew_enable_gen.min_value_1[1]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_0 [1]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_0_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_0 ),
        .D(\deskew_enable_gen.min_value_1[2]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_0 [2]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_0_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_0 ),
        .D(\deskew_enable_gen.min_value_1[3]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_0 [3]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_0_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_0 ),
        .D(\deskew_enable_gen.min_value_1[4]_i_2_n_0 ),
        .Q(\deskew_enable_gen.max_value_0 [4]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2808)) 
    \deskew_enable_gen.max_value_1[4]_i_1 
       (.I0(\deskew_enable_gen.min_value_1[4]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.max_value_1[4]_i_2_n_0 ),
        .O(\deskew_enable_gen.next_max_value_1 ));
  LUT6 #(
    .INIT(64'h00000000AF605F60)) 
    \deskew_enable_gen.max_value_1[4]_i_2 
       (.I0(flip_type),
        .I1(\deskew_enable_gen.min_flip_0 ),
        .I2(\deskew_enable_gen.step_count [0]),
        .I3(\deskew_enable_gen.step_count [1]),
        .I4(\deskew_enable_gen.min_flip_1 ),
        .I5(\deskew_enable_gen.step_count [2]),
        .O(\deskew_enable_gen.max_value_1[4]_i_2_n_0 ));
  FDRE \deskew_enable_gen.max_value_1_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_1 ),
        .D(\deskew_enable_gen.min_value_1[0]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_1 [0]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_1_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_1 ),
        .D(\deskew_enable_gen.min_value_1[1]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_1 [1]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_1_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_1 ),
        .D(\deskew_enable_gen.min_value_1[2]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_1 [2]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_1_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_1 ),
        .D(\deskew_enable_gen.min_value_1[3]_i_1_n_0 ),
        .Q(\deskew_enable_gen.max_value_1 [3]),
        .R(SR));
  FDRE \deskew_enable_gen.max_value_1_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_max_value_1 ),
        .D(\deskew_enable_gen.min_value_1[4]_i_2_n_0 ),
        .Q(\deskew_enable_gen.max_value_1 [4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \deskew_enable_gen.min_flip_0_i_2 
       (.I0(\deskew_enable_gen.state [5]),
        .I1(\deskew_enable_gen.state [10]),
        .I2(\deskew_enable_gen.state [9]),
        .I3(\deskew_enable_gen.state [11]),
        .I4(\deskew_enable_gen.state [1]),
        .O(\deskew_enable_gen.min_flip_1_reg_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \deskew_enable_gen.min_flip_0_i_3 
       (.I0(\deskew_enable_gen.state [3]),
        .I1(\deskew_enable_gen.state [4]),
        .I2(\deskew_enable_gen.step_count [1]),
        .I3(\deskew_enable_gen.step_count [0]),
        .I4(\deskew_enable_gen.step_count [2]),
        .I5(\deskew_enable_gen.state [2]),
        .O(\deskew_enable_gen.min_flip_0_reg_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \deskew_enable_gen.min_flip_0_i_4 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.state [8]),
        .I2(\deskew_enable_gen.state [0]),
        .I3(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.min_flip_1_reg_1 ));
  FDRE \deskew_enable_gen.min_flip_0_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.flip_type_reg_4 ),
        .Q(\deskew_enable_gen.min_flip_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEEEEFEEFFFFF)) 
    \deskew_enable_gen.min_flip_1_i_2 
       (.I0(\deskew_enable_gen.state [2]),
        .I1(\deskew_enable_gen.step_count [2]),
        .I2(\deskew_enable_gen.min_flip_0 ),
        .I3(flip_type),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.min_flip_1_reg_0 ));
  FDRE \deskew_enable_gen.min_flip_1_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.flip_type_reg_5 ),
        .Q(\deskew_enable_gen.min_flip_1 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0808080808080828)) 
    \deskew_enable_gen.min_value_0[4]_i_1 
       (.I0(\deskew_enable_gen.min_value_1[4]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.step_count [1]),
        .I4(\deskew_enable_gen.step_count [0]),
        .I5(\deskew_enable_gen.step_count [2]),
        .O(\deskew_enable_gen.min_value_0[4]_i_1_n_0 ));
  FDRE \deskew_enable_gen.min_value_0_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.min_value_0[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.min_value_1[0]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_0 [0]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_0_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.min_value_0[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.min_value_1[1]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_0 [1]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_0_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.min_value_0[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.min_value_1[2]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_0 [2]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_0_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.min_value_0[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.min_value_1[3]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_0 [3]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_0_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.min_value_0[4]_i_1_n_0 ),
        .D(\deskew_enable_gen.min_value_1[4]_i_2_n_0 ),
        .Q(\deskew_enable_gen.min_value_0 [4]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \deskew_enable_gen.min_value_1[0]_i_1 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .I1(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.min_value_1[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \deskew_enable_gen.min_value_1[1]_i_1 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [1]),
        .I1(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.min_value_1[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \deskew_enable_gen.min_value_1[2]_i_1 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [2]),
        .I1(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.min_value_1[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \deskew_enable_gen.min_value_1[3]_i_1 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [3]),
        .I1(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.min_value_1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2808)) 
    \deskew_enable_gen.min_value_1[4]_i_1 
       (.I0(\deskew_enable_gen.min_value_1[4]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.min_value_1[4]_i_4_n_0 ),
        .O(\deskew_enable_gen.next_min_value_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \deskew_enable_gen.min_value_1[4]_i_2 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [4]),
        .I1(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.min_value_1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \deskew_enable_gen.min_value_1[4]_i_3 
       (.I0(\deskew_enable_gen.flip_type_reg_0 ),
        .I1(\deskew_enable_gen.step_count[2]_i_6_n_0 ),
        .I2(\deskew_enable_gen.state [7]),
        .I3(\deskew_enable_gen.state [8]),
        .I4(\deskew_enable_gen.state [4]),
        .I5(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.min_value_1[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00002662)) 
    \deskew_enable_gen.min_value_1[4]_i_4 
       (.I0(\deskew_enable_gen.step_count [1]),
        .I1(\deskew_enable_gen.step_count [0]),
        .I2(flip_type),
        .I3(\deskew_enable_gen.min_flip_0 ),
        .I4(\deskew_enable_gen.step_count [2]),
        .O(\deskew_enable_gen.min_value_1[4]_i_4_n_0 ));
  FDRE \deskew_enable_gen.min_value_1_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_min_value_1 ),
        .D(\deskew_enable_gen.min_value_1[0]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_1 [0]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_1_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_min_value_1 ),
        .D(\deskew_enable_gen.min_value_1[1]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_1 [1]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_1_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_min_value_1 ),
        .D(\deskew_enable_gen.min_value_1[2]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_1 [2]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_1_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_min_value_1 ),
        .D(\deskew_enable_gen.min_value_1[3]_i_1_n_0 ),
        .Q(\deskew_enable_gen.min_value_1 [3]),
        .R(SR));
  FDRE \deskew_enable_gen.min_value_1_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.next_min_value_1 ),
        .D(\deskew_enable_gen.min_value_1[4]_i_2_n_0 ),
        .Q(\deskew_enable_gen.min_value_1 [4]),
        .R(SR));
  FDRE \deskew_enable_gen.p0_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p0_val0),
        .Q(\deskew_enable_gen.p0_val_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg " *) 
  (* srl_name = "inst/\slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl2 " *) 
  SRL16E \deskew_enable_gen.p0_val_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_ph_out),
        .D(\deskew_enable_gen.p0_val_reg_n_0_[0] ),
        .Q(\deskew_enable_gen.p0_val_reg[2]_srl2_n_0 ));
  FDRE \deskew_enable_gen.p0_val_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.p0_val_reg[2]_srl2_n_0 ),
        .Q(p_3_in9_in),
        .R(1'b0));
  FDRE \deskew_enable_gen.p1_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p1_val0),
        .Q(\deskew_enable_gen.p1_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \deskew_enable_gen.p1_val_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.p1_val_reg_n_0_[0] ),
        .Q(\deskew_enable_gen.p1_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \deskew_enable_gen.p1_val_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.p1_val_reg_n_0_[1] ),
        .Q(p_2_in8_in),
        .R(1'b0));
  FDRE \deskew_enable_gen.p2_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p2_val0),
        .Q(\deskew_enable_gen.p2_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \deskew_enable_gen.p2_val_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.p2_val_reg_n_0_[0] ),
        .Q(p_0_in7_in),
        .R(1'b0));
  CARRY4 \deskew_enable_gen.p3_val_reg0_carry 
       (.CI(1'b0),
        .CO({\deskew_enable_gen.p3_val_reg0_carry_n_0 ,\deskew_enable_gen.p3_val_reg0_carry_n_1 ,\deskew_enable_gen.p3_val_reg0_carry_n_2 ,\deskew_enable_gen.p3_val_reg0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.p3_val_reg0_carry_O_UNCONNECTED [3:0]),
        .S(\data_out_reg[9]_0 ));
  CARRY4 \deskew_enable_gen.p3_val_reg0_carry__0 
       (.CI(\deskew_enable_gen.p3_val_reg0_carry_n_0 ),
        .CO({\deskew_enable_gen.p3_val_reg0_carry__0_n_0 ,\deskew_enable_gen.p3_val_reg0_carry__0_n_1 ,\deskew_enable_gen.p3_val_reg0_carry__0_n_2 ,\deskew_enable_gen.p3_val_reg0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.p3_val_reg0_carry__0_O_UNCONNECTED [3:0]),
        .S(\data_out_reg[21]_0 ));
  CARRY4 \deskew_enable_gen.p3_val_reg0_carry__1 
       (.CI(\deskew_enable_gen.p3_val_reg0_carry__0_n_0 ),
        .CO({\deskew_enable_gen.p3_val_reg0 ,\deskew_enable_gen.p3_val_reg0_carry__1_n_1 ,\deskew_enable_gen.p3_val_reg0_carry__1_n_2 ,\deskew_enable_gen.p3_val_reg0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_deskew_enable_gen.p3_val_reg0_carry__1_O_UNCONNECTED [3:0]),
        .S({\deskew_enable_gen.p3_val_reg0_carry__1_i_1_n_0 ,\data_out_reg[30]_1 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFD)) 
    \deskew_enable_gen.p3_val_reg0_carry__1_i_1 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[33]),
        .O(\deskew_enable_gen.p3_val_reg0_carry__1_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.p3_val_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.p3_val_reg0 ),
        .Q(p3_val[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.p3_val_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p3_val[0]),
        .Q(p3_val[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.p3_val_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p3_val[1]),
        .Q(p3_val[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \deskew_enable_gen.p3_val_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p3_val[2]),
        .Q(p3_val[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h0F80)) 
    \deskew_enable_gen.pat_count[0]_i_1 
       (.I0(\deskew_enable_gen.state [4]),
        .I1(next_pat_count1__2),
        .I2(\deskew_enable_gen.pat_count[2]_i_2_n_0 ),
        .I3(pat_count[0]),
        .O(\deskew_enable_gen.pat_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h20FF8000)) 
    \deskew_enable_gen.pat_count[1]_i_1 
       (.I0(\deskew_enable_gen.state [4]),
        .I1(pat_count[0]),
        .I2(next_pat_count1__2),
        .I3(\deskew_enable_gen.pat_count[2]_i_2_n_0 ),
        .I4(pat_count[1]),
        .O(\deskew_enable_gen.pat_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A00FFFF80000000)) 
    \deskew_enable_gen.pat_count[2]_i_1 
       (.I0(\deskew_enable_gen.state [4]),
        .I1(pat_count[0]),
        .I2(pat_count[1]),
        .I3(next_pat_count1__2),
        .I4(\deskew_enable_gen.pat_count[2]_i_2_n_0 ),
        .I5(pat_count[2]),
        .O(\deskew_enable_gen.pat_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200020228)) 
    \deskew_enable_gen.pat_count[2]_i_2 
       (.I0(\deskew_enable_gen.pat_count[2]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [4]),
        .I3(\deskew_enable_gen.state [2]),
        .I4(\deskew_enable_gen.state [1]),
        .I5(\deskew_enable_gen.state [0]),
        .O(\deskew_enable_gen.pat_count[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \deskew_enable_gen.pat_count[2]_i_3 
       (.I0(\deskew_enable_gen.state [11]),
        .I1(\deskew_enable_gen.state [8]),
        .I2(\deskew_enable_gen.state [10]),
        .I3(\deskew_enable_gen.state [5]),
        .I4(\deskew_enable_gen.state [3]),
        .I5(\deskew_enable_gen.pat_count[2]_i_4_n_0 ),
        .O(\deskew_enable_gen.pat_count[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \deskew_enable_gen.pat_count[2]_i_4 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.pat_count[2]_i_4_n_0 ));
  FDRE \deskew_enable_gen.pat_count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.pat_count[0]_i_1_n_0 ),
        .Q(pat_count[0]),
        .R(SR));
  FDRE \deskew_enable_gen.pat_count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.pat_count[1]_i_1_n_0 ),
        .Q(pat_count[1]),
        .R(SR));
  FDRE \deskew_enable_gen.pat_count_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.pat_count[2]_i_1_n_0 ),
        .Q(pat_count[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \deskew_enable_gen.state[0]_i_1 
       (.I0(\deskew_enable_gen.state [0]),
        .I1(calib_start),
        .O(\deskew_enable_gen.state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \deskew_enable_gen.state[10]_i_1 
       (.I0(\deskew_enable_gen.state[10]_i_2_n_0 ),
        .I1(\deskew_enable_gen.step_count [0]),
        .I2(\deskew_enable_gen.step_count [2]),
        .I3(\deskew_enable_gen.step_count [1]),
        .I4(\deskew_enable_gen.state [7]),
        .I5(\deskew_enable_gen.state[10]_i_3_n_0 ),
        .O(\deskew_enable_gen.next_state [10]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \deskew_enable_gen.state[10]_i_2 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [6]),
        .I3(\deskew_enable_gen.grp_count_mul [3]),
        .I4(\deskew_enable_gen.grp_count_mul [2]),
        .O(\deskew_enable_gen.state[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAA2A222)) 
    \deskew_enable_gen.state[10]_i_3 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.dout_p0_val ),
        .I2(\deskew_enable_gen.grp_p1_val ),
        .I3(\deskew_enable_gen.grp_p0_val ),
        .I4(\deskew_enable_gen.grp_p3_val ),
        .O(\deskew_enable_gen.state[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A000A0AAC)) 
    \deskew_enable_gen.state[11]_i_1 
       (.I0(\deskew_enable_gen.state[11]_i_3_n_0 ),
        .I1(\deskew_enable_gen.state[11]_i_4_n_0 ),
        .I2(\deskew_enable_gen.state [3]),
        .I3(\deskew_enable_gen.state [1]),
        .I4(\deskew_enable_gen.state [2]),
        .I5(\deskew_enable_gen.state [0]),
        .O(\deskew_enable_gen.state[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010116)) 
    \deskew_enable_gen.state[11]_i_10 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.state [8]),
        .I2(\deskew_enable_gen.state [9]),
        .I3(\deskew_enable_gen.state [10]),
        .I4(\deskew_enable_gen.state [11]),
        .O(\deskew_enable_gen.state[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \deskew_enable_gen.state[11]_i_2 
       (.I0(\deskew_enable_gen.state[11]_i_5_n_0 ),
        .I1(\deskew_enable_gen.state [7]),
        .I2(\deskew_enable_gen.state[11]_i_6_n_0 ),
        .I3(\deskew_enable_gen.state [11]),
        .I4(\deskew_enable_gen.state [9]),
        .I5(\deskew_enable_gen.grp_count_done__3 ),
        .O(\deskew_enable_gen.next_state [11]));
  LUT3 #(
    .INIT(8'h04)) 
    \deskew_enable_gen.state[11]_i_3 
       (.I0(\deskew_enable_gen.state [5]),
        .I1(\deskew_enable_gen.state[11]_i_8_n_0 ),
        .I2(\deskew_enable_gen.state [4]),
        .O(\deskew_enable_gen.state[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A0AAC)) 
    \deskew_enable_gen.state[11]_i_4 
       (.I0(\deskew_enable_gen.state[11]_i_9_n_0 ),
        .I1(\deskew_enable_gen.state[11]_i_10_n_0 ),
        .I2(\deskew_enable_gen.state [6]),
        .I3(\deskew_enable_gen.state [4]),
        .I4(\deskew_enable_gen.state [5]),
        .O(\deskew_enable_gen.state[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \deskew_enable_gen.state[11]_i_5 
       (.I0(\deskew_enable_gen.step_count [1]),
        .I1(\deskew_enable_gen.step_count [2]),
        .I2(\deskew_enable_gen.step_count [0]),
        .O(\deskew_enable_gen.state[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \deskew_enable_gen.state[11]_i_6 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.dout_p0_val ),
        .I2(\deskew_enable_gen.grp_p0_val ),
        .I3(\deskew_enable_gen.grp_p3_val ),
        .I4(\deskew_enable_gen.grp_p1_val ),
        .O(\deskew_enable_gen.state[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \deskew_enable_gen.state[11]_i_7 
       (.I0(\deskew_enable_gen.grp_count_mul [6]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .O(\deskew_enable_gen.grp_count_done__3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \deskew_enable_gen.state[11]_i_8 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [10]),
        .I3(\deskew_enable_gen.state [11]),
        .I4(\deskew_enable_gen.state [8]),
        .I5(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.state[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \deskew_enable_gen.state[11]_i_9 
       (.I0(\deskew_enable_gen.state [8]),
        .I1(\deskew_enable_gen.state [11]),
        .I2(\deskew_enable_gen.state [10]),
        .I3(\deskew_enable_gen.state [9]),
        .I4(\deskew_enable_gen.state [7]),
        .O(\deskew_enable_gen.state[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF222)) 
    \deskew_enable_gen.state[1]_i_1 
       (.I0(\deskew_enable_gen.state [1]),
        .I1(p_0_in[0]),
        .I2(\deskew_enable_gen.state [0]),
        .I3(calib_start),
        .I4(\deskew_enable_gen.state[1]_i_2_n_0 ),
        .I5(\deskew_enable_gen.state[1]_i_3_n_0 ),
        .O(\deskew_enable_gen.next_state [1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \deskew_enable_gen.state[1]_i_2 
       (.I0(\deskew_enable_gen.state [9]),
        .I1(\deskew_enable_gen.grp_count_mul [3]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [5]),
        .I4(\deskew_enable_gen.grp_count_mul [4]),
        .I5(\deskew_enable_gen.grp_count_mul [6]),
        .O(\deskew_enable_gen.state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFFFF2A00)) 
    \deskew_enable_gen.state[1]_i_3 
       (.I0(\deskew_enable_gen.state[8]_i_2_n_0 ),
        .I1(\deskew_enable_gen.step_count [2]),
        .I2(\deskew_enable_gen.step_count [1]),
        .I3(\deskew_enable_gen.state [7]),
        .I4(\deskew_enable_gen.state [8]),
        .O(\deskew_enable_gen.state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000BFFF80008000)) 
    \deskew_enable_gen.state[2]_i_1 
       (.I0(\deskew_enable_gen.state [1]),
        .I1(count[0]),
        .I2(count[2]),
        .I3(count[1]),
        .I4(p_0_in[1]),
        .I5(\deskew_enable_gen.state [2]),
        .O(\deskew_enable_gen.next_state [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F88888)) 
    \deskew_enable_gen.state[3]_i_1 
       (.I0(p_0_in[1]),
        .I1(\deskew_enable_gen.state [2]),
        .I2(\deskew_enable_gen.state [4]),
        .I3(\deskew_enable_gen.next_state1__1 ),
        .I4(next_pat_count1__2),
        .I5(\deskew_enable_gen.state[3]_i_3_n_0 ),
        .O(\deskew_enable_gen.next_state [3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \deskew_enable_gen.state[3]_i_2 
       (.I0(pat_count[1]),
        .I1(pat_count[2]),
        .I2(pat_count[0]),
        .O(\deskew_enable_gen.next_state1__1 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \deskew_enable_gen.state[3]_i_3 
       (.I0(\deskew_enable_gen.state [3]),
        .I1(count[1]),
        .I2(count[0]),
        .I3(count[2]),
        .O(\deskew_enable_gen.state[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \deskew_enable_gen.state[4]_i_1 
       (.I0(\deskew_enable_gen.state [3]),
        .I1(count[1]),
        .I2(count[0]),
        .I3(count[2]),
        .O(\deskew_enable_gen.state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \deskew_enable_gen.state[5]_i_1 
       (.I0(\deskew_enable_gen.state [4]),
        .I1(next_pat_count1__2),
        .I2(pat_count[1]),
        .I3(pat_count[2]),
        .I4(pat_count[0]),
        .O(\deskew_enable_gen.next_state [5]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \deskew_enable_gen.state[6]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(\deskew_enable_gen.state [2]),
        .I3(next_pat_count1__2),
        .I4(\deskew_enable_gen.state [4]),
        .O(\deskew_enable_gen.next_state [6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \deskew_enable_gen.state[6]_i_2 
       (.I0(count[1]),
        .I1(count[2]),
        .I2(count[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \deskew_enable_gen.state[6]_i_3 
       (.I0(p_2_in8_in),
        .I1(p_0_in7_in),
        .I2(p3_val[0]),
        .I3(p_3_in9_in),
        .I4(flip_det__2),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hFFFF800000008000)) 
    \deskew_enable_gen.state[6]_i_4 
       (.I0(p_3_in9_in),
        .I1(p3_val[0]),
        .I2(p_0_in7_in),
        .I3(p_2_in8_in),
        .I4(flip_type),
        .I5(flip_det__2),
        .O(next_pat_count1__2));
  LUT2 #(
    .INIT(4'hE)) 
    \deskew_enable_gen.state[7]_i_1 
       (.I0(\deskew_enable_gen.state [5]),
        .I1(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.next_state [7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \deskew_enable_gen.state[8]_i_1 
       (.I0(\deskew_enable_gen.state [7]),
        .I1(\deskew_enable_gen.step_count [1]),
        .I2(\deskew_enable_gen.step_count [2]),
        .I3(\deskew_enable_gen.state[8]_i_2_n_0 ),
        .O(\deskew_enable_gen.next_state [8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \deskew_enable_gen.state[8]_i_2 
       (.I0(\deskew_enable_gen.delay_tap_reg[4]_0 [3]),
        .I1(\deskew_enable_gen.delay_tap_reg[4]_0 [4]),
        .I2(\deskew_enable_gen.delay_tap_reg[4]_0 [0]),
        .I3(\deskew_enable_gen.delay_tap_reg[4]_0 [1]),
        .I4(\deskew_enable_gen.delay_tap_reg[4]_0 [2]),
        .O(\deskew_enable_gen.state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2AAA0000)) 
    \deskew_enable_gen.state[9]_i_1 
       (.I0(\deskew_enable_gen.state[9]_i_2_n_0 ),
        .I1(\deskew_enable_gen.step_count [0]),
        .I2(\deskew_enable_gen.step_count [2]),
        .I3(\deskew_enable_gen.step_count [1]),
        .I4(\deskew_enable_gen.state [7]),
        .I5(\deskew_enable_gen.state[9]_i_3_n_0 ),
        .O(\deskew_enable_gen.next_state [9]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \deskew_enable_gen.state[9]_i_2 
       (.I0(\deskew_enable_gen.step_count [0]),
        .I1(\deskew_enable_gen.grp_count_mul [6]),
        .I2(\deskew_enable_gen.grp_count_mul [3]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.state[9]_i_4_n_0 ),
        .I5(\deskew_enable_gen.state[9]_i_5_n_0 ),
        .O(\deskew_enable_gen.state[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00080880)) 
    \deskew_enable_gen.state[9]_i_3 
       (.I0(\deskew_enable_gen.state [10]),
        .I1(\deskew_enable_gen.dout_p0_val ),
        .I2(\deskew_enable_gen.grp_p3_val ),
        .I3(\deskew_enable_gen.grp_p1_val ),
        .I4(\deskew_enable_gen.grp_p0_val ),
        .O(\deskew_enable_gen.state[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \deskew_enable_gen.state[9]_i_4 
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .O(\deskew_enable_gen.state[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \deskew_enable_gen.state[9]_i_5 
       (.I0(\deskew_enable_gen.step_count [1]),
        .I1(\deskew_enable_gen.step_count [2]),
        .O(\deskew_enable_gen.state[9]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDSE \deskew_enable_gen.state_reg[0] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.state[0]_i_1_n_0 ),
        .Q(\deskew_enable_gen.state [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[10] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [10]),
        .Q(\deskew_enable_gen.state [10]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[11] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [11]),
        .Q(\deskew_enable_gen.state [11]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[1] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [1]),
        .Q(\deskew_enable_gen.state [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[2] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [2]),
        .Q(\deskew_enable_gen.state [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[3] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [3]),
        .Q(\deskew_enable_gen.state [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[4] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.state[4]_i_1_n_0 ),
        .Q(\deskew_enable_gen.state [4]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[5] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [5]),
        .Q(\deskew_enable_gen.state [5]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[6] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [6]),
        .Q(\deskew_enable_gen.state [6]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[7] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [7]),
        .Q(\deskew_enable_gen.state [7]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[8] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [8]),
        .Q(\deskew_enable_gen.state [8]),
        .R(SR));
  (* FSM_ENCODED_STATES = "COMP_MID:000100000000,DATA_WAIT:000000001000,NEXT_STEP:000010000000,DET_START:000000000100,DONE:100000000000,WAIT:000000000010,FAIL_STEP:000001000000,NEXT_GRP:001000000000,DATA_CHECK:000000010000,WAIT_P0:010000000000,IDLE:000000000001,PASS_STEP:000000100000" *) 
  FDRE \deskew_enable_gen.state_reg[9] 
       (.C(clk_ph_out),
        .CE(\deskew_enable_gen.state[11]_i_1_n_0 ),
        .D(\deskew_enable_gen.next_state [9]),
        .Q(\deskew_enable_gen.state [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \deskew_enable_gen.step_count[0]_i_1 
       (.I0(\deskew_enable_gen.step_count[2]_i_2_n_0 ),
        .I1(\deskew_enable_gen.state [5]),
        .I2(\deskew_enable_gen.step_count[0]_i_2_n_0 ),
        .I3(\deskew_enable_gen.step_count[2]_i_4_n_0 ),
        .I4(\deskew_enable_gen.step_count [0]),
        .O(\deskew_enable_gen.step_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \deskew_enable_gen.step_count[0]_i_2 
       (.I0(\deskew_enable_gen.step_count [0]),
        .I1(\deskew_enable_gen.step_count [1]),
        .I2(\deskew_enable_gen.step_count [2]),
        .I3(\deskew_enable_gen.state [6]),
        .I4(\deskew_enable_gen.state [10]),
        .O(\deskew_enable_gen.step_count[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \deskew_enable_gen.step_count[1]_i_1 
       (.I0(\deskew_enable_gen.step_count[1]_i_2_n_0 ),
        .I1(\deskew_enable_gen.step_count[2]_i_2_n_0 ),
        .I2(\deskew_enable_gen.state [5]),
        .I3(\deskew_enable_gen.step_count[1]_i_3_n_0 ),
        .I4(\deskew_enable_gen.step_count[2]_i_4_n_0 ),
        .I5(\deskew_enable_gen.step_count [1]),
        .O(\deskew_enable_gen.step_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBEAA)) 
    \deskew_enable_gen.step_count[1]_i_2 
       (.I0(\deskew_enable_gen.step_count [1]),
        .I1(flip_type),
        .I2(\deskew_enable_gen.min_flip_0 ),
        .I3(\deskew_enable_gen.step_count [0]),
        .O(\deskew_enable_gen.step_count[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \deskew_enable_gen.step_count[1]_i_3 
       (.I0(\deskew_enable_gen.step_count [0]),
        .I1(\deskew_enable_gen.step_count [1]),
        .I2(\deskew_enable_gen.state [6]),
        .I3(\deskew_enable_gen.step_count[2]_i_5_n_0 ),
        .O(\deskew_enable_gen.step_count[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \deskew_enable_gen.step_count[2]_i_1 
       (.I0(\deskew_enable_gen.step_count[2]_i_2_n_0 ),
        .I1(\deskew_enable_gen.state [5]),
        .I2(\deskew_enable_gen.step_count[2]_i_3_n_0 ),
        .I3(\deskew_enable_gen.step_count[2]_i_4_n_0 ),
        .I4(\deskew_enable_gen.step_count [2]),
        .O(\deskew_enable_gen.step_count[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9FFF)) 
    \deskew_enable_gen.step_count[2]_i_2 
       (.I0(\deskew_enable_gen.min_flip_1 ),
        .I1(flip_type),
        .I2(\deskew_enable_gen.step_count [1]),
        .I3(\deskew_enable_gen.step_count [0]),
        .O(\deskew_enable_gen.step_count[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \deskew_enable_gen.step_count[2]_i_3 
       (.I0(\deskew_enable_gen.step_count [1]),
        .I1(\deskew_enable_gen.step_count [0]),
        .I2(\deskew_enable_gen.step_count [2]),
        .I3(\deskew_enable_gen.state [6]),
        .I4(\deskew_enable_gen.step_count[2]_i_5_n_0 ),
        .O(\deskew_enable_gen.step_count[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \deskew_enable_gen.step_count[2]_i_4 
       (.I0(\deskew_enable_gen.step_count[2]_i_6_n_0 ),
        .I1(\deskew_enable_gen.state [7]),
        .I2(\deskew_enable_gen.state [4]),
        .I3(\deskew_enable_gen.state [11]),
        .I4(\deskew_enable_gen.step_count_reg[2]_i_7_n_0 ),
        .O(\deskew_enable_gen.step_count[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000010FFFFFFFF)) 
    \deskew_enable_gen.step_count[2]_i_5 
       (.I0(\deskew_enable_gen.grp_count_mul [6]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [5]),
        .I3(\deskew_enable_gen.grp_count_mul [2]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(\deskew_enable_gen.state [9]),
        .O(\deskew_enable_gen.step_count[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \deskew_enable_gen.step_count[2]_i_6 
       (.I0(\deskew_enable_gen.state [2]),
        .I1(\deskew_enable_gen.state [3]),
        .I2(\deskew_enable_gen.state [0]),
        .I3(\deskew_enable_gen.state [1]),
        .O(\deskew_enable_gen.step_count[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFEE8FEF9)) 
    \deskew_enable_gen.step_count[2]_i_8 
       (.I0(\deskew_enable_gen.state [6]),
        .I1(\deskew_enable_gen.state [8]),
        .I2(\deskew_enable_gen.state [10]),
        .I3(\deskew_enable_gen.state [9]),
        .I4(\deskew_enable_gen.state[11]_i_6_n_0 ),
        .O(\deskew_enable_gen.step_count[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \deskew_enable_gen.step_count[2]_i_9 
       (.I0(\deskew_enable_gen.step_count [2]),
        .I1(\deskew_enable_gen.state [9]),
        .I2(\deskew_enable_gen.state [8]),
        .I3(\deskew_enable_gen.state [10]),
        .I4(\deskew_enable_gen.state [6]),
        .O(\deskew_enable_gen.step_count[2]_i_9_n_0 ));
  FDRE \deskew_enable_gen.step_count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.step_count[0]_i_1_n_0 ),
        .Q(\deskew_enable_gen.step_count [0]),
        .R(SR));
  FDRE \deskew_enable_gen.step_count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.step_count[1]_i_1_n_0 ),
        .Q(\deskew_enable_gen.step_count [1]),
        .R(SR));
  FDRE \deskew_enable_gen.step_count_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.step_count[2]_i_1_n_0 ),
        .Q(\deskew_enable_gen.step_count [2]),
        .R(SR));
  MUXF7 \deskew_enable_gen.step_count_reg[2]_i_7 
       (.I0(\deskew_enable_gen.step_count[2]_i_8_n_0 ),
        .I1(\deskew_enable_gen.step_count[2]_i_9_n_0 ),
        .O(\deskew_enable_gen.step_count_reg[2]_i_7_n_0 ),
        .S(\deskew_enable_gen.state [5]));
  CARRY4 f0_val0_carry
       (.CI(1'b0),
        .CO({f0_val0_carry_n_0,f0_val0_carry_n_1,f0_val0_carry_n_2,f0_val0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f0_val0_carry_O_UNCONNECTED[3:0]),
        .S({f0_val0_carry_i_1_n_0,f0_val0_carry_i_2_n_0,f0_val0_carry_i_3_n_0,f0_val0_carry_i_4_n_0}));
  CARRY4 f0_val0_carry__0
       (.CI(f0_val0_carry_n_0),
        .CO({f0_val0_carry__0_n_0,f0_val0_carry__0_n_1,f0_val0_carry__0_n_2,f0_val0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f0_val0_carry__0_O_UNCONNECTED[3:0]),
        .S({f0_val0_carry__0_i_1_n_0,f0_val0_carry__0_i_2_n_0,f0_val0_carry__0_i_3_n_0,f0_val0_carry__0_i_4_n_0}));
  LUT5 #(
    .INIT(32'h00737373)) 
    f0_val0_carry__0_i_1
       (.I0(Q[22]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(unalign_data[22]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[20]),
        .O(f0_val0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    f0_val0_carry__0_i_2
       (.I0(unalign_data[18]),
        .I1(Q[18]),
        .I2(\deskew_enable_gen.grp_mask__40 [4]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(unalign_data[20]),
        .O(f0_val0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f0_val0_carry__0_i_3
       (.I0(Q[16]),
        .I1(\deskew_enable_gen.grp_mask__40 [4]),
        .I2(unalign_data[16]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[14]),
        .O(f0_val0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    f0_val0_carry__0_i_4
       (.I0(unalign_data[12]),
        .I1(Q[12]),
        .I2(\deskew_enable_gen.grp_mask__40 [3]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(unalign_data[14]),
        .O(f0_val0_carry__0_i_4_n_0));
  CARRY4 f0_val0_carry__1
       (.CI(f0_val0_carry__0_n_0),
        .CO({f0_val0,f0_val0_carry__1_n_1,f0_val0_carry__1_n_2,f0_val0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f0_val0_carry__1_O_UNCONNECTED[3:0]),
        .S({f0_val0_carry__1_i_1_n_0,f0_val0_carry__1_i_2_n_0,f0_val0_carry__1_i_3_n_0,f0_val0_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFBFFFFDFFFFFFFF)) 
    f0_val0_carry__1_i_1
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[32]),
        .O(f0_val0_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    f0_val0_carry__1_i_2
       (.I0(unalign_data[30]),
        .I1(Q[30]),
        .I2(\deskew_enable_gen.grp_mask__40 [7]),
        .I3(\deskew_enable_gen.grp_mask__40 [8]),
        .I4(unalign_data[32]),
        .O(f0_val0_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f0_val0_carry__1_i_3
       (.I0(Q[28]),
        .I1(\deskew_enable_gen.grp_mask__40 [7]),
        .I2(unalign_data[28]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[26]),
        .O(f0_val0_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    f0_val0_carry__1_i_4
       (.I0(unalign_data[24]),
        .I1(Q[24]),
        .I2(\deskew_enable_gen.grp_mask__40 [6]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(unalign_data[26]),
        .O(f0_val0_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f0_val0_carry_i_1
       (.I0(Q[10]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(unalign_data[10]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[8]),
        .O(f0_val0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    f0_val0_carry_i_2
       (.I0(unalign_data[6]),
        .I1(Q[6]),
        .I2(\deskew_enable_gen.grp_mask__40 [1]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(unalign_data[8]),
        .O(f0_val0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f0_val0_carry_i_3
       (.I0(Q[4]),
        .I1(\deskew_enable_gen.grp_mask__40 [1]),
        .I2(unalign_data[4]),
        .I3(\deskew_enable_gen.grp_mask__40 [0]),
        .I4(Q[2]),
        .O(f0_val0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F0F)) 
    f0_val0_carry_i_4
       (.I0(unalign_data[0]),
        .I1(Q[0]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(unalign_data[2]),
        .O(f0_val0_carry_i_4_n_0));
  CARRY4 f1_val0_carry
       (.CI(1'b0),
        .CO({f1_val0_carry_n_0,f1_val0_carry_n_1,f1_val0_carry_n_2,f1_val0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f1_val0_carry_O_UNCONNECTED[3:0]),
        .S({f1_val0_carry_i_1_n_0,f1_val0_carry_i_2_n_0,f1_val0_carry_i_3_n_0,f1_val0_carry_i_4_n_0}));
  CARRY4 f1_val0_carry__0
       (.CI(f1_val0_carry_n_0),
        .CO({f1_val0_carry__0_n_0,f1_val0_carry__0_n_1,f1_val0_carry__0_n_2,f1_val0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f1_val0_carry__0_O_UNCONNECTED[3:0]),
        .S({f1_val0_carry__0_i_1_n_0,f1_val0_carry__0_i_2_n_0,f1_val0_carry__0_i_3_n_0,f1_val0_carry__0_i_4_n_0}));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    f1_val0_carry__0_i_1
       (.I0(Q[20]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(Q[22]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(unalign_data[22]),
        .O(f1_val0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    f1_val0_carry__0_i_2
       (.I0(unalign_data[18]),
        .I1(unalign_data[20]),
        .I2(\deskew_enable_gen.grp_mask__40 [5]),
        .I3(Q[18]),
        .I4(\deskew_enable_gen.grp_mask__40 [4]),
        .O(f1_val0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f1_val0_carry__0_i_3
       (.I0(unalign_data[16]),
        .I1(\deskew_enable_gen.grp_mask__40 [4]),
        .I2(Q[16]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[14]),
        .O(f1_val0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    f1_val0_carry__0_i_4
       (.I0(\deskew_enable_gen.grp_mask__40 [3]),
        .I1(unalign_data[14]),
        .I2(Q[12]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(unalign_data[12]),
        .O(f1_val0_carry__0_i_4_n_0));
  CARRY4 f1_val0_carry__1
       (.CI(f1_val0_carry__0_n_0),
        .CO({f1_val0,f1_val0_carry__1_n_1,f1_val0_carry__1_n_2,f1_val0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f1_val0_carry__1_O_UNCONNECTED[3:0]),
        .S({f1_val0_carry__1_i_1_n_0,f1_val0_carry__1_i_2_n_0,f1_val0_carry__1_i_3_n_0,f1_val0_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFD)) 
    f1_val0_carry__1_i_1
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[32]),
        .O(f1_val0_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    f1_val0_carry__1_i_2
       (.I0(unalign_data[30]),
        .I1(unalign_data[32]),
        .I2(\deskew_enable_gen.grp_mask__40 [8]),
        .I3(Q[30]),
        .I4(\deskew_enable_gen.grp_mask__40 [7]),
        .O(f1_val0_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f1_val0_carry__1_i_3
       (.I0(unalign_data[28]),
        .I1(\deskew_enable_gen.grp_mask__40 [7]),
        .I2(Q[28]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[26]),
        .O(f1_val0_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    f1_val0_carry__1_i_4
       (.I0(\deskew_enable_gen.grp_mask__40 [6]),
        .I1(unalign_data[26]),
        .I2(Q[24]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(unalign_data[24]),
        .O(f1_val0_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    f1_val0_carry_i_1
       (.I0(Q[8]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(Q[10]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(unalign_data[10]),
        .O(f1_val0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    f1_val0_carry_i_2
       (.I0(unalign_data[6]),
        .I1(unalign_data[8]),
        .I2(\deskew_enable_gen.grp_mask__40 [2]),
        .I3(Q[6]),
        .I4(\deskew_enable_gen.grp_mask__40 [1]),
        .O(f1_val0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f1_val0_carry_i_3
       (.I0(unalign_data[4]),
        .I1(\deskew_enable_gen.grp_mask__40 [1]),
        .I2(Q[4]),
        .I3(\deskew_enable_gen.grp_mask__40 [0]),
        .I4(Q[2]),
        .O(f1_val0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h0F8F)) 
    f1_val0_carry_i_4
       (.I0(unalign_data[2]),
        .I1(Q[0]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(unalign_data[0]),
        .O(f1_val0_carry_i_4_n_0));
  CARRY4 f2_val0_carry
       (.CI(1'b0),
        .CO({f2_val0_carry_n_0,f2_val0_carry_n_1,f2_val0_carry_n_2,f2_val0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f2_val0_carry_O_UNCONNECTED[3:0]),
        .S({f2_val0_carry_i_1_n_0,f2_val0_carry_i_2_n_0,f2_val0_carry_i_3_n_0,f2_val0_carry_i_4_n_0}));
  CARRY4 f2_val0_carry__0
       (.CI(f2_val0_carry_n_0),
        .CO({f2_val0_carry__0_n_0,f2_val0_carry__0_n_1,f2_val0_carry__0_n_2,f2_val0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f2_val0_carry__0_O_UNCONNECTED[3:0]),
        .S({f2_val0_carry__0_i_1_n_0,f2_val0_carry__0_i_2_n_0,f2_val0_carry__0_i_3_n_0,f2_val0_carry__0_i_4_n_0}));
  LUT5 #(
    .INIT(32'h00737373)) 
    f2_val0_carry__0_i_1
       (.I0(unalign_data[22]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(Q[22]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[20]),
        .O(f2_val0_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    f2_val0_carry__0_i_2
       (.I0(\deskew_enable_gen.grp_mask__40 [5]),
        .I1(unalign_data[20]),
        .I2(Q[18]),
        .I3(\deskew_enable_gen.grp_mask__40 [4]),
        .I4(unalign_data[18]),
        .O(f2_val0_carry__0_i_2_n_0));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    f2_val0_carry__0_i_3
       (.I0(Q[14]),
        .I1(\deskew_enable_gen.grp_mask__40 [3]),
        .I2(Q[16]),
        .I3(\deskew_enable_gen.grp_mask__40 [4]),
        .I4(unalign_data[16]),
        .O(f2_val0_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    f2_val0_carry__0_i_4
       (.I0(unalign_data[12]),
        .I1(unalign_data[14]),
        .I2(\deskew_enable_gen.grp_mask__40 [3]),
        .I3(Q[12]),
        .I4(\deskew_enable_gen.grp_mask__40 [3]),
        .O(f2_val0_carry__0_i_4_n_0));
  CARRY4 f2_val0_carry__1
       (.CI(f2_val0_carry__0_n_0),
        .CO({f2_val0,f2_val0_carry__1_n_1,f2_val0_carry__1_n_2,f2_val0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_f2_val0_carry__1_O_UNCONNECTED[3:0]),
        .S({f2_val0_carry__1_i_1_n_0,f2_val0_carry__1_i_2_n_0,f2_val0_carry__1_i_3_n_0,f2_val0_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'hFFBFFFFDFFFFFFFF)) 
    f2_val0_carry__1_i_1
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[32]),
        .O(f2_val0_carry__1_i_1_n_0));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    f2_val0_carry__1_i_2
       (.I0(\deskew_enable_gen.grp_mask__40 [8]),
        .I1(unalign_data[32]),
        .I2(Q[30]),
        .I3(\deskew_enable_gen.grp_mask__40 [7]),
        .I4(unalign_data[30]),
        .O(f2_val0_carry__1_i_2_n_0));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    f2_val0_carry__1_i_3
       (.I0(Q[26]),
        .I1(\deskew_enable_gen.grp_mask__40 [6]),
        .I2(Q[28]),
        .I3(\deskew_enable_gen.grp_mask__40 [7]),
        .I4(unalign_data[28]),
        .O(f2_val0_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    f2_val0_carry__1_i_4
       (.I0(unalign_data[24]),
        .I1(unalign_data[26]),
        .I2(\deskew_enable_gen.grp_mask__40 [6]),
        .I3(Q[24]),
        .I4(\deskew_enable_gen.grp_mask__40 [6]),
        .O(f2_val0_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h00737373)) 
    f2_val0_carry_i_1
       (.I0(unalign_data[10]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(Q[10]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[8]),
        .O(f2_val0_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    f2_val0_carry_i_2
       (.I0(\deskew_enable_gen.grp_mask__40 [2]),
        .I1(unalign_data[8]),
        .I2(Q[6]),
        .I3(\deskew_enable_gen.grp_mask__40 [1]),
        .I4(unalign_data[6]),
        .O(f2_val0_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    f2_val0_carry_i_3
       (.I0(Q[2]),
        .I1(\deskew_enable_gen.grp_mask__40 [0]),
        .I2(Q[4]),
        .I3(\deskew_enable_gen.grp_mask__40 [1]),
        .I4(unalign_data[4]),
        .O(f2_val0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h0F2F)) 
    f2_val0_carry_i_4
       (.I0(unalign_data[0]),
        .I1(unalign_data[2]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(Q[0]),
        .O(f2_val0_carry_i_4_n_0));
  CARRY4 p0_val0_carry
       (.CI(1'b0),
        .CO({p0_val0_carry_n_0,p0_val0_carry_n_1,p0_val0_carry_n_2,p0_val0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p0_val0_carry_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[11] ));
  CARRY4 p0_val0_carry__0
       (.CI(p0_val0_carry_n_0),
        .CO({p0_val0_carry__0_n_0,p0_val0_carry__0_n_1,p0_val0_carry__0_n_2,p0_val0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p0_val0_carry__0_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[23] ));
  CARRY4 p0_val0_carry__1
       (.CI(p0_val0_carry__0_n_0),
        .CO({p0_val0,p0_val0_carry__1_n_1,p0_val0_carry__1_n_2,p0_val0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p0_val0_carry__1_O_UNCONNECTED[3:0]),
        .S({p0_val0_carry__1_i_1_n_0,\data_out_reg[30]_0 }));
  LUT6 #(
    .INIT(64'hFFBFFFFDFFFFFFFF)) 
    p0_val0_carry__1_i_1
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[33]),
        .O(p0_val0_carry__1_i_1_n_0));
  CARRY4 p1_val0_carry
       (.CI(1'b0),
        .CO({p1_val0_carry_n_0,p1_val0_carry_n_1,p1_val0_carry_n_2,p1_val0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p1_val0_carry_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[9] ));
  CARRY4 p1_val0_carry__0
       (.CI(p1_val0_carry_n_0),
        .CO({p1_val0_carry__0_n_0,p1_val0_carry__0_n_1,p1_val0_carry__0_n_2,p1_val0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p1_val0_carry__0_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[21] ));
  CARRY4 p1_val0_carry__1
       (.CI(p1_val0_carry__0_n_0),
        .CO({p1_val0,p1_val0_carry__1_n_1,p1_val0_carry__1_n_2,p1_val0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p1_val0_carry__1_O_UNCONNECTED[3:0]),
        .S({p1_val0_carry__1_i_1_n_0,\data_out_reg[30] }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFD)) 
    p1_val0_carry__1_i_1
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[33]),
        .O(p1_val0_carry__1_i_1_n_0));
  CARRY4 p2_val0_carry
       (.CI(1'b0),
        .CO({p2_val0_carry_n_0,p2_val0_carry_n_1,p2_val0_carry_n_2,p2_val0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p2_val0_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 p2_val0_carry__0
       (.CI(p2_val0_carry_n_0),
        .CO({p2_val0_carry__0_n_0,p2_val0_carry__0_n_1,p2_val0_carry__0_n_2,p2_val0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p2_val0_carry__0_O_UNCONNECTED[3:0]),
        .S(\data_out_reg[22] ));
  CARRY4 p2_val0_carry__1
       (.CI(p2_val0_carry__0_n_0),
        .CO({p2_val0,p2_val0_carry__1_n_1,p2_val0_carry__1_n_2,p2_val0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p2_val0_carry__1_O_UNCONNECTED[3:0]),
        .S({p2_val0_carry__1_i_1_n_0,\data_out_reg[32]_0 }));
  LUT6 #(
    .INIT(64'hFFBFFFFDFFFFFFFF)) 
    p2_val0_carry__1_i_1
       (.I0(\deskew_enable_gen.grp_count_mul [5]),
        .I1(\deskew_enable_gen.grp_count_mul [4]),
        .I2(\deskew_enable_gen.grp_count_mul [2]),
        .I3(\deskew_enable_gen.grp_count_mul [6]),
        .I4(\deskew_enable_gen.grp_count_mul [3]),
        .I5(Q[33]),
        .O(p2_val0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_ack_i_1 
       (.I0(\sio_slav_calib_fsm.master_ack_i_2_n_0 ),
        .I1(\sio_slav_calib_fsm.master_ack_i_3_n_0 ),
        .I2(\sio_slav_calib_fsm.master_ack_i_4_n_0 ),
        .I3(\sio_slav_calib_fsm.master_ack_i_5_n_0 ),
        .I4(\sio_slav_calib_fsm.master_ack_i_6_n_0 ),
        .I5(\sio_slav_calib_fsm.master_ack_i_7_n_0 ),
        .O(\sio_slav_calib_fsm.master_ack_reg ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_ack_i_2 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [24]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [25]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [22]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [23]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [27]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [26]),
        .O(\sio_slav_calib_fsm.master_ack_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_ack_i_3 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [30]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [31]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [28]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [29]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [33]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [32]),
        .O(\sio_slav_calib_fsm.master_ack_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_ack_i_4 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [18]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [19]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [16]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [17]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [21]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [20]),
        .O(\sio_slav_calib_fsm.master_ack_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_ack_i_5 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [12]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [13]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [10]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [11]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [15]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [14]),
        .O(\sio_slav_calib_fsm.master_ack_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sio_slav_calib_fsm.master_ack_i_6 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [1]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [0]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [3]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [2]),
        .O(\sio_slav_calib_fsm.master_ack_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_ack_i_7 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [6]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [7]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [4]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [5]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [9]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [8]),
        .O(\sio_slav_calib_fsm.master_ack_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_init_i_1 
       (.I0(\sio_slav_calib_fsm.master_init_i_2_n_0 ),
        .I1(\sio_slav_calib_fsm.master_init_i_3_n_0 ),
        .I2(\sio_slav_calib_fsm.master_init_i_4_n_0 ),
        .I3(\sio_slav_calib_fsm.master_init_i_5_n_0 ),
        .I4(\sio_slav_calib_fsm.master_init_i_6_n_0 ),
        .I5(\sio_slav_calib_fsm.master_init_i_7_n_0 ),
        .O(\sio_slav_calib_fsm.master_init_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sio_slav_calib_fsm.master_init_i_2 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [24]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [25]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [22]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [23]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [27]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [26]),
        .O(\sio_slav_calib_fsm.master_init_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sio_slav_calib_fsm.master_init_i_3 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [30]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [31]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [28]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [29]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [33]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [32]),
        .O(\sio_slav_calib_fsm.master_init_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sio_slav_calib_fsm.master_init_i_4 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [18]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [19]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [16]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [17]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [21]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [20]),
        .O(\sio_slav_calib_fsm.master_init_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sio_slav_calib_fsm.master_init_i_5 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [12]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [13]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [10]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [11]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [15]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [14]),
        .O(\sio_slav_calib_fsm.master_init_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sio_slav_calib_fsm.master_init_i_6 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [1]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [0]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [3]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [2]),
        .O(\sio_slav_calib_fsm.master_init_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sio_slav_calib_fsm.master_init_i_7 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [6]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [7]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [4]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [5]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [9]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [8]),
        .O(\sio_slav_calib_fsm.master_init_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sio_slav_calib_fsm.master_nack_i_1 
       (.I0(\sio_slav_calib_fsm.master_nack_i_2_n_0 ),
        .I1(\sio_slav_calib_fsm.master_nack_i_3_n_0 ),
        .I2(\sio_slav_calib_fsm.master_nack_i_4_n_0 ),
        .I3(\sio_slav_calib_fsm.master_nack_i_5_n_0 ),
        .I4(\sio_slav_calib_fsm.master_nack_i_6_n_0 ),
        .I5(\sio_slav_calib_fsm.master_nack_i_7_n_0 ),
        .O(\sio_slav_calib_fsm.master_nack_reg ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \sio_slav_calib_fsm.master_nack_i_2 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [24]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [25]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [22]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [23]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [27]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [26]),
        .O(\sio_slav_calib_fsm.master_nack_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \sio_slav_calib_fsm.master_nack_i_3 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [30]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [31]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [28]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [29]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [33]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [32]),
        .O(\sio_slav_calib_fsm.master_nack_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \sio_slav_calib_fsm.master_nack_i_4 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [18]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [19]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [16]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [17]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [21]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [20]),
        .O(\sio_slav_calib_fsm.master_nack_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \sio_slav_calib_fsm.master_nack_i_5 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [12]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [13]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [10]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [11]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [15]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [14]),
        .O(\sio_slav_calib_fsm.master_nack_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \sio_slav_calib_fsm.master_nack_i_6 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [1]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [0]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [3]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [2]),
        .O(\sio_slav_calib_fsm.master_nack_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \sio_slav_calib_fsm.master_nack_i_7 
       (.I0(\sio_io_stage.rx_user_data_flop_reg[33] [6]),
        .I1(\sio_io_stage.rx_user_data_flop_reg[33] [7]),
        .I2(\sio_io_stage.rx_user_data_flop_reg[33] [4]),
        .I3(\sio_io_stage.rx_user_data_flop_reg[33] [5]),
        .I4(\sio_io_stage.rx_user_data_flop_reg[33] [9]),
        .I5(\sio_io_stage.rx_user_data_flop_reg[33] [8]),
        .O(\sio_slav_calib_fsm.master_nack_i_7_n_0 ));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_phy_if
   (clk_ph_out,
    axi_c2c_selio_tx_clk_out,
    axi_c2c_selio_tx_data_out,
    D,
    rx_user_reset,
    tx_phy_ready,
    rx_phy_ready,
    E,
    \calib_intr_gen.send_calib_reg ,
    \calib_intr_gen.tx_ch0_data_reg[4] ,
    SR,
    \calib_intr_gen.send_ch0_reg ,
    \calib_intr_gen.send_calib_reg_0 ,
    \calib_intr_gen.tx_ch0_data_reg[26] ,
    \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ,
    sync_reset_out_reg,
    \calib_intr_gen.send_intr_reg ,
    Q,
    \sio_io_stage.tdm_user_data_flop_reg[33] ,
    idelay_ref_clk,
    axi_c2c_selio_rx_data_in,
    tx_ch0_valid,
    \calib_intr_gen.intr_flop_reg ,
    \calib_intr_gen.intr_flop_reg_0 ,
    m_aresetn,
    axi_c2c_selio_rx_clk_in,
    reset,
    m_aclk);
  output clk_ph_out;
  output axi_c2c_selio_tx_clk_out;
  output [16:0]axi_c2c_selio_tx_data_out;
  output [1:0]D;
  output rx_user_reset;
  output tx_phy_ready;
  output rx_phy_ready;
  output [0:0]E;
  output [1:0]\calib_intr_gen.send_calib_reg ;
  output \calib_intr_gen.tx_ch0_data_reg[4] ;
  output [0:0]SR;
  output \calib_intr_gen.send_ch0_reg ;
  output \calib_intr_gen.send_calib_reg_0 ;
  output [0:0]\calib_intr_gen.tx_ch0_data_reg[26] ;
  output \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ;
  output sync_reset_out_reg;
  output \calib_intr_gen.send_intr_reg ;
  output [33:0]Q;
  input [31:0]\sio_io_stage.tdm_user_data_flop_reg[33] ;
  input idelay_ref_clk;
  input [16:0]axi_c2c_selio_rx_data_in;
  input tx_ch0_valid;
  input \calib_intr_gen.intr_flop_reg ;
  input \calib_intr_gen.intr_flop_reg_0 ;
  input m_aresetn;
  input axi_c2c_selio_rx_clk_in;
  input reset;
  input m_aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [33:0]Q;
  wire [0:0]SR;
  wire axi_c2c_selio_rx_clk_in;
  wire [16:0]axi_c2c_selio_rx_data_in;
  wire axi_c2c_selio_tx_clk_out;
  wire [16:0]axi_c2c_selio_tx_data_out;
  wire [33:0]calib_data;
  wire calib_done;
  wire calib_error;
  wire \calib_intr_gen.intr_flop_reg ;
  wire \calib_intr_gen.intr_flop_reg_0 ;
  wire [1:0]\calib_intr_gen.send_calib_reg ;
  wire \calib_intr_gen.send_calib_reg_0 ;
  wire \calib_intr_gen.send_ch0_reg ;
  wire \calib_intr_gen.send_intr_reg ;
  wire [0:0]\calib_intr_gen.tx_ch0_data_reg[26] ;
  wire \calib_intr_gen.tx_ch0_data_reg[4] ;
  wire calib_start;
  wire channel_up;
  wire clk_ph_out;
  wire data_det__2;
  wire [32:0]delay_load;
  wire [4:0]delay_tap;
  wire \deskew_enable_gen.calib_done_i_1_n_0 ;
  wire \deskew_enable_gen.calib_error_i_1_n_0 ;
  wire \deskew_enable_gen.flip_type_i_1_n_0 ;
  wire [33:1]\deskew_enable_gen.grp_mask__40 ;
  wire \deskew_enable_gen.min_flip_0 ;
  wire \deskew_enable_gen.min_flip_0_i_1_n_0 ;
  wire \deskew_enable_gen.min_flip_1 ;
  wire \deskew_enable_gen.min_flip_1_i_1_n_0 ;
  wire [2:0]\deskew_enable_gen.step_count ;
  wire flip_det__2;
  wire flip_type;
  wire idelay_ref_clk;
  wire m_aclk;
  wire m_aresetn;
  wire next_calib_done;
  wire [1:1]p_0_in;
  wire reset;
  wire \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ;
  wire rx_phy_ready;
  wire rx_user_reset;
  wire [31:0]\sio_io_stage.tdm_user_data_flop_reg[33] ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_17 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_18 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_26 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_27 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_28 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_29 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_30 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_31 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_76 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_77 ;
  wire \slave_sio_phy.axi_chip2chip_phy_calib_inst_n_78 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_2 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_3 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_4 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_41 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_42 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_43 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_44 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_45 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_46 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_47 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_48 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_49 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_5 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_50 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_51 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_52 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_53 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_54 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_55 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_56 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_57 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_58 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_59 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_6 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_60 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_61 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_62 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_63 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_64 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_65 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_66 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_67 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_68 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_69 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_70 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_71 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_72 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_73 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_74 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_75 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_76 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_77 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_78 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_79 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_80 ;
  wire \slave_sio_phy.axi_chip2chip_sio_input_inst_n_81 ;
  wire sync_reset_out_reg;
  wire tx_ch0_valid;
  wire tx_phy_ready;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_phy_init axi_chip2chip_phy_init_inst
       (.D(D),
        .E(E),
        .SR(rx_user_reset),
        .calib_done(calib_done),
        .calib_error(calib_error),
        .\calib_intr_gen.cal_nibble_reg[0] (SR),
        .\calib_intr_gen.intr_flop_reg (\calib_intr_gen.intr_flop_reg ),
        .\calib_intr_gen.intr_flop_reg_0 (\calib_intr_gen.intr_flop_reg_0 ),
        .\calib_intr_gen.send_calib_reg (\calib_intr_gen.send_calib_reg [0]),
        .\calib_intr_gen.send_calib_reg_0 (\calib_intr_gen.send_calib_reg [1]),
        .\calib_intr_gen.send_calib_reg_1 (\calib_intr_gen.send_calib_reg_0 ),
        .\calib_intr_gen.send_ch0_reg (\calib_intr_gen.send_ch0_reg ),
        .\calib_intr_gen.send_intr_reg (\calib_intr_gen.send_intr_reg ),
        .\calib_intr_gen.tx_ch0_data_reg[4] (\calib_intr_gen.tx_ch0_data_reg[4] ),
        .calib_start(calib_start),
        .channel_up(channel_up),
        .clk_ph_out(clk_ph_out),
        .\deskew_enable_gen.data_out_reg[24] (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_77 ),
        .\deskew_enable_gen.data_out_reg[24]_0 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_76 ),
        .\deskew_enable_gen.data_out_reg[24]_1 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_78 ),
        .m_aclk(m_aclk),
        .p_0_in(p_0_in),
        .\rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg (\rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ),
        .rx_phy_ready(rx_phy_ready),
        .\sio_slav_calib_fsm.master_ack_reg_0 (\slave_sio_phy.axi_chip2chip_sio_input_inst_n_2 ),
        .sync_reset_out_reg(sync_reset_out_reg),
        .tx_ch0_valid(tx_ch0_valid),
        .tx_phy_ready(tx_phy_ready));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \deskew_enable_gen.calib_done_i_1 
       (.I0(\deskew_enable_gen.step_count [1]),
        .I1(\deskew_enable_gen.step_count [2]),
        .I2(\deskew_enable_gen.step_count [0]),
        .I3(next_calib_done),
        .I4(calib_done),
        .O(\deskew_enable_gen.calib_done_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \deskew_enable_gen.calib_error_i_1 
       (.I0(\deskew_enable_gen.step_count [1]),
        .I1(\deskew_enable_gen.step_count [2]),
        .I2(\deskew_enable_gen.step_count [0]),
        .I3(next_calib_done),
        .I4(calib_error),
        .O(\deskew_enable_gen.calib_error_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \deskew_enable_gen.flip_type_i_1 
       (.I0(flip_det__2),
        .I1(data_det__2),
        .I2(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_18 ),
        .I3(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_27 ),
        .I4(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_26 ),
        .I5(flip_type),
        .O(\deskew_enable_gen.flip_type_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \deskew_enable_gen.min_flip_0_i_1 
       (.I0(flip_type),
        .I1(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_31 ),
        .I2(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_29 ),
        .I3(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_30 ),
        .I4(\deskew_enable_gen.min_flip_0 ),
        .O(\deskew_enable_gen.min_flip_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \deskew_enable_gen.min_flip_1_i_1 
       (.I0(flip_type),
        .I1(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_31 ),
        .I2(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_28 ),
        .I3(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_17 ),
        .I4(\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_30 ),
        .I5(\deskew_enable_gen.min_flip_1 ),
        .O(\deskew_enable_gen.min_flip_1_i_1_n_0 ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_phy_calib \slave_sio_phy.axi_chip2chip_phy_calib_inst 
       (.Q(calib_data),
        .S({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_3 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_4 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_5 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_6 }),
        .SR(rx_user_reset),
        .calib_done(calib_done),
        .calib_error(calib_error),
        .calib_start(calib_start),
        .clk_ph_out(clk_ph_out),
        .data_det__2(data_det__2),
        .\data_out_reg[11] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_63 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_64 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_65 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_66 }),
        .\data_out_reg[21] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_67 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_68 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_69 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_70 }),
        .\data_out_reg[21]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_52 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_53 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_54 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_55 }),
        .\data_out_reg[22] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_41 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_42 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_43 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_44 }),
        .\data_out_reg[23] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_71 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_72 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_73 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_74 }),
        .\data_out_reg[30] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_75 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_76 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_77 }),
        .\data_out_reg[30]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_78 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_79 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_80 }),
        .\data_out_reg[30]_1 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_56 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_57 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_58 }),
        .\data_out_reg[32] ({delay_load[32],delay_load[28],delay_load[26],delay_load[22],delay_load[18],delay_load[14],delay_load[10],delay_load[6],delay_load[0]}),
        .\data_out_reg[32]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_45 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_46 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_47 }),
        .\data_out_reg[9] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_59 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_60 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_61 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_62 }),
        .\data_out_reg[9]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_48 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_49 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_50 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_51 }),
        .\deskew_enable_gen.delay_tap_reg[4]_0 (delay_tap),
        .\deskew_enable_gen.flip_type_reg_0 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_18 ),
        .\deskew_enable_gen.flip_type_reg_1 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_26 ),
        .\deskew_enable_gen.flip_type_reg_2 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_27 ),
        .\deskew_enable_gen.flip_type_reg_3 (\deskew_enable_gen.flip_type_i_1_n_0 ),
        .\deskew_enable_gen.flip_type_reg_4 (\deskew_enable_gen.min_flip_0_i_1_n_0 ),
        .\deskew_enable_gen.flip_type_reg_5 (\deskew_enable_gen.min_flip_1_i_1_n_0 ),
        .\deskew_enable_gen.grp_flip_reg_0 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_28 ),
        .\deskew_enable_gen.grp_mask__40 ({\deskew_enable_gen.grp_mask__40 [33],\deskew_enable_gen.grp_mask__40 [30],\deskew_enable_gen.grp_mask__40 [27],\deskew_enable_gen.grp_mask__40 [23],\deskew_enable_gen.grp_mask__40 [19],\deskew_enable_gen.grp_mask__40 [15],\deskew_enable_gen.grp_mask__40 [11],\deskew_enable_gen.grp_mask__40 [7],\deskew_enable_gen.grp_mask__40 [1]}),
        .\deskew_enable_gen.min_flip_0 (\deskew_enable_gen.min_flip_0 ),
        .\deskew_enable_gen.min_flip_0_reg_0 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_29 ),
        .\deskew_enable_gen.min_flip_1 (\deskew_enable_gen.min_flip_1 ),
        .\deskew_enable_gen.min_flip_1_reg_0 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_17 ),
        .\deskew_enable_gen.min_flip_1_reg_1 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_30 ),
        .\deskew_enable_gen.min_flip_1_reg_2 (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_31 ),
        .\deskew_enable_gen.step_count (\deskew_enable_gen.step_count ),
        .\deskew_enable_gen.step_count_reg[1]_0 (\deskew_enable_gen.calib_done_i_1_n_0 ),
        .\deskew_enable_gen.step_count_reg[1]_1 (\deskew_enable_gen.calib_error_i_1_n_0 ),
        .flip_det__2(flip_det__2),
        .flip_type(flip_type),
        .next_calib_done(next_calib_done),
        .\sio_io_stage.rx_user_data_flop_reg[33] (Q),
        .\sio_slav_calib_fsm.master_ack_reg (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_77 ),
        .\sio_slav_calib_fsm.master_init_reg (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_78 ),
        .\sio_slav_calib_fsm.master_nack_reg (\slave_sio_phy.axi_chip2chip_phy_calib_inst_n_76 ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sio_input \slave_sio_phy.axi_chip2chip_sio_input_inst 
       (.Q(calib_data),
        .S({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_3 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_4 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_5 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_6 }),
        .axi_c2c_selio_rx_clk_in(axi_c2c_selio_rx_clk_in),
        .axi_c2c_selio_rx_data_in(axi_c2c_selio_rx_data_in),
        .channel_up(channel_up),
        .clk_ph_out(clk_ph_out),
        .\deskew_enable_gen.delay_load_reg[32] ({delay_load[32],delay_load[28],delay_load[26],delay_load[22],delay_load[18],delay_load[14],delay_load[10],delay_load[6],delay_load[0]}),
        .\deskew_enable_gen.delay_tap_reg[4] (delay_tap),
        .\deskew_enable_gen.grp_mask__40 ({\deskew_enable_gen.grp_mask__40 [33],\deskew_enable_gen.grp_mask__40 [30],\deskew_enable_gen.grp_mask__40 [27],\deskew_enable_gen.grp_mask__40 [23],\deskew_enable_gen.grp_mask__40 [19],\deskew_enable_gen.grp_mask__40 [15],\deskew_enable_gen.grp_mask__40 [11],\deskew_enable_gen.grp_mask__40 [7],\deskew_enable_gen.grp_mask__40 [1]}),
        .\deskew_enable_gen.p0_val_reg[0] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_63 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_64 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_65 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_66 }),
        .\deskew_enable_gen.p0_val_reg[0]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_71 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_72 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_73 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_74 }),
        .\deskew_enable_gen.p0_val_reg[0]_1 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_78 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_79 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_80 }),
        .\deskew_enable_gen.p1_val_reg[0] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_59 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_60 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_61 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_62 }),
        .\deskew_enable_gen.p1_val_reg[0]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_67 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_68 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_69 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_70 }),
        .\deskew_enable_gen.p1_val_reg[0]_1 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_75 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_76 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_77 }),
        .\deskew_enable_gen.p2_val_reg[0] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_41 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_42 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_43 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_44 }),
        .\deskew_enable_gen.p2_val_reg[0]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_45 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_46 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_47 }),
        .\deskew_enable_gen.p3_val_reg[0] ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_48 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_49 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_50 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_51 }),
        .\deskew_enable_gen.p3_val_reg[0]_0 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_52 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_53 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_54 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_55 }),
        .\deskew_enable_gen.p3_val_reg[0]_1 ({\slave_sio_phy.axi_chip2chip_sio_input_inst_n_56 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_57 ,\slave_sio_phy.axi_chip2chip_sio_input_inst_n_58 }),
        .idelay_ref_clk(idelay_ref_clk),
        .m_aresetn(m_aresetn),
        .p_0_in(p_0_in),
        .reset(reset),
        .\sync_reset_flop_reg[7] (\slave_sio_phy.axi_chip2chip_sio_input_inst_n_81 ),
        .tx_phy_ready_reg(\slave_sio_phy.axi_chip2chip_sio_input_inst_n_2 ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sio_output \slave_sio_phy.axi_chip2chip_sio_output_inst 
       (.SR(rx_user_reset),
        .axi_c2c_selio_tx_clk_out(axi_c2c_selio_tx_clk_out),
        .axi_c2c_selio_tx_data_out(axi_c2c_selio_tx_data_out),
        .clk_ph_out(clk_ph_out),
        .\sio_io_stage.tdm_user_data_flop_reg[33] (\sio_io_stage.tdm_user_data_flop_reg[33] ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_reset_sync_0 \slave_sio_phy.rx_reset_sync_inst 
       (.SR(rx_user_reset),
        .\calib_intr_gen.tx_ch0_data_reg[26] (\calib_intr_gen.tx_ch0_data_reg[26] ),
        .clk_ph_out(clk_ph_out),
        .m_aresetn(\slave_sio_phy.axi_chip2chip_sio_input_inst_n_81 ));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_phy_init
   (D,
    p_0_in,
    calib_start,
    tx_phy_ready,
    rx_phy_ready,
    E,
    \calib_intr_gen.send_calib_reg ,
    \calib_intr_gen.send_calib_reg_0 ,
    \calib_intr_gen.tx_ch0_data_reg[4] ,
    \calib_intr_gen.cal_nibble_reg[0] ,
    \calib_intr_gen.send_ch0_reg ,
    \calib_intr_gen.send_calib_reg_1 ,
    \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ,
    sync_reset_out_reg,
    \calib_intr_gen.send_intr_reg ,
    \deskew_enable_gen.data_out_reg[24] ,
    clk_ph_out,
    \deskew_enable_gen.data_out_reg[24]_0 ,
    \deskew_enable_gen.data_out_reg[24]_1 ,
    SR,
    tx_ch0_valid,
    \calib_intr_gen.intr_flop_reg ,
    \calib_intr_gen.intr_flop_reg_0 ,
    channel_up,
    calib_done,
    calib_error,
    \sio_slav_calib_fsm.master_ack_reg_0 ,
    m_aclk);
  output [1:0]D;
  output [0:0]p_0_in;
  output calib_start;
  output tx_phy_ready;
  output rx_phy_ready;
  output [0:0]E;
  output \calib_intr_gen.send_calib_reg ;
  output \calib_intr_gen.send_calib_reg_0 ;
  output \calib_intr_gen.tx_ch0_data_reg[4] ;
  output [0:0]\calib_intr_gen.cal_nibble_reg[0] ;
  output \calib_intr_gen.send_ch0_reg ;
  output \calib_intr_gen.send_calib_reg_1 ;
  output \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ;
  output sync_reset_out_reg;
  output \calib_intr_gen.send_intr_reg ;
  input \deskew_enable_gen.data_out_reg[24] ;
  input clk_ph_out;
  input \deskew_enable_gen.data_out_reg[24]_0 ;
  input \deskew_enable_gen.data_out_reg[24]_1 ;
  input [0:0]SR;
  input tx_ch0_valid;
  input \calib_intr_gen.intr_flop_reg ;
  input \calib_intr_gen.intr_flop_reg_0 ;
  input channel_up;
  input calib_done;
  input calib_error;
  input \sio_slav_calib_fsm.master_ack_reg_0 ;
  input m_aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire aurora_rst_out_cdc_to;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire aurora_rst_out_r1;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire aurora_rst_out_r2;
  wire calib_done;
  wire calib_done_flop;
  wire calib_done_flop_i_1_n_0;
  wire calib_error;
  wire calib_error_flop;
  wire calib_error_flop_i_1_n_0;
  wire [0:0]\calib_intr_gen.cal_nibble_reg[0] ;
  wire \calib_intr_gen.intr_flop_reg ;
  wire \calib_intr_gen.intr_flop_reg_0 ;
  wire \calib_intr_gen.send_calib_reg ;
  wire \calib_intr_gen.send_calib_reg_0 ;
  wire \calib_intr_gen.send_calib_reg_1 ;
  wire \calib_intr_gen.send_ch0_reg ;
  wire \calib_intr_gen.send_intr_reg ;
  wire \calib_intr_gen.tx_ch0_data_reg[4] ;
  wire calib_start;
  wire calib_start_i_1_n_0;
  wire channel_up;
  wire clk_ph_out;
  wire \deskew_enable_gen.data_out_reg[24] ;
  wire \deskew_enable_gen.data_out_reg[24]_0 ;
  wire \deskew_enable_gen.data_out_reg[24]_1 ;
  wire m_aclk;
  wire next_calib_error_out;
  wire next_pat_count;
  wire next_rx_phy_ready;
  wire next_state;
  wire [7:0]next_state__0;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire \pat_count[2]_i_1_n_0 ;
  wire [3:0]pat_count_reg__0;
  wire \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ;
  wire rx_phy_ready;
  wire rx_phy_ready_i_1_n_0;
  wire \sio_slav_calib_fsm.master_ack_reg_0 ;
  wire \sio_slav_calib_fsm.master_init ;
  wire \sio_slav_calib_fsm.master_nack ;
  wire [6:0]state;
  wire \state[2]_i_2_n_0 ;
  wire \state[7]_i_3_n_0 ;
  wire \state[7]_i_4_n_0 ;
  wire \state[7]_i_5_n_0 ;
  wire sync_reset_out_reg;
  wire tx_ch0_valid;
  wire [0:0]tx_phy_ctrl;
  wire \tx_phy_ctrl[0]_i_1_n_0 ;
  wire \tx_phy_ctrl[0]_i_2_n_0 ;
  wire \tx_phy_ctrl[1]_i_1_n_0 ;
  wire \tx_phy_ctrl[2]_i_1_n_0 ;
  wire tx_phy_ready;
  wire tx_phy_ready_i_1_n_0;
  wire tx_phy_ready_i_3_n_0;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell__parameterized1 axi_chip2chip_sync_cell_inst
       (.D(D),
        .in0({calib_done_flop,calib_error_flop}),
        .m_aclk(m_aclk),
        .sync_reset_out_reg(sync_reset_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    calib_done_flop_i_1
       (.I0(next_rx_phy_ready),
        .I1(next_calib_error_out),
        .I2(state[0]),
        .I3(state[6]),
        .I4(\tx_phy_ctrl[0]_i_2_n_0 ),
        .I5(calib_done_flop),
        .O(calib_done_flop_i_1_n_0));
  FDCE calib_done_flop_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .CLR(SR),
        .D(calib_done_flop_i_1_n_0),
        .Q(calib_done_flop));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000004)) 
    calib_error_flop_i_1
       (.I0(next_rx_phy_ready),
        .I1(next_calib_error_out),
        .I2(state[0]),
        .I3(state[6]),
        .I4(\tx_phy_ctrl[0]_i_2_n_0 ),
        .I5(calib_error_flop),
        .O(calib_error_flop_i_1_n_0));
  FDRE calib_error_flop_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(calib_error_flop_i_1_n_0),
        .Q(calib_error_flop),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \calib_intr_gen.cal_nibble[3]_i_1 
       (.I0(SR),
        .I1(\calib_intr_gen.send_calib_reg ),
        .I2(\calib_intr_gen.send_calib_reg_0 ),
        .I3(tx_phy_ctrl),
        .O(\calib_intr_gen.cal_nibble_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \calib_intr_gen.send_calib_i_1 
       (.I0(tx_phy_ctrl),
        .I1(\calib_intr_gen.send_calib_reg_0 ),
        .I2(\calib_intr_gen.send_calib_reg ),
        .O(\calib_intr_gen.send_calib_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \calib_intr_gen.send_ch0_i_1 
       (.I0(\calib_intr_gen.send_calib_reg ),
        .I1(\calib_intr_gen.send_calib_reg_0 ),
        .I2(tx_phy_ctrl),
        .I3(\calib_intr_gen.intr_flop_reg_0 ),
        .O(\calib_intr_gen.send_ch0_reg ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \calib_intr_gen.send_intr_i_1 
       (.I0(tx_ch0_valid),
        .I1(\calib_intr_gen.intr_flop_reg ),
        .I2(tx_phy_ctrl),
        .I3(\calib_intr_gen.send_calib_reg_0 ),
        .I4(\calib_intr_gen.send_calib_reg ),
        .I5(SR),
        .O(\calib_intr_gen.send_intr_reg ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \calib_intr_gen.sync_intr_sent[3]_i_1 
       (.I0(tx_ch0_valid),
        .I1(\calib_intr_gen.intr_flop_reg ),
        .I2(\calib_intr_gen.send_calib_reg ),
        .I3(\calib_intr_gen.send_calib_reg_0 ),
        .I4(tx_phy_ctrl),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \calib_intr_gen.tx_ch0_data[26]_i_1 
       (.I0(tx_phy_ctrl),
        .I1(\calib_intr_gen.send_calib_reg_0 ),
        .I2(\calib_intr_gen.send_calib_reg ),
        .I3(\calib_intr_gen.intr_flop_reg_0 ),
        .I4(SR),
        .O(\calib_intr_gen.tx_ch0_data_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    calib_start_i_1
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\state[7]_i_4_n_0 ),
        .O(calib_start_i_1_n_0));
  FDRE calib_start_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(calib_start_i_1_n_0),
        .Q(calib_start),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(aurora_rst_out_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(aurora_rst_out_r1));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(aurora_rst_out_r2));
  LUT1 #(
    .INIT(2'h1)) 
    \pat_count[0]_i_1 
       (.I0(pat_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pat_count[1]_i_1 
       (.I0(pat_count_reg__0[0]),
        .I1(pat_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pat_count[2]_i_1 
       (.I0(pat_count_reg__0[1]),
        .I1(pat_count_reg__0[0]),
        .I2(pat_count_reg__0[2]),
        .O(\pat_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \pat_count[3]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(\state[7]_i_4_n_0 ),
        .O(next_pat_count));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \pat_count[3]_i_2 
       (.I0(pat_count_reg__0[0]),
        .I1(pat_count_reg__0[1]),
        .I2(pat_count_reg__0[2]),
        .I3(pat_count_reg__0[3]),
        .O(p_0_in__0[3]));
  FDRE \pat_count_reg[0] 
       (.C(clk_ph_out),
        .CE(next_pat_count),
        .D(p_0_in__0[0]),
        .Q(pat_count_reg__0[0]),
        .R(SR));
  FDRE \pat_count_reg[1] 
       (.C(clk_ph_out),
        .CE(next_pat_count),
        .D(p_0_in__0[1]),
        .Q(pat_count_reg__0[1]),
        .R(SR));
  FDRE \pat_count_reg[2] 
       (.C(clk_ph_out),
        .CE(next_pat_count),
        .D(\pat_count[2]_i_1_n_0 ),
        .Q(pat_count_reg__0[2]),
        .R(SR));
  FDRE \pat_count_reg[3] 
       (.C(clk_ph_out),
        .CE(next_pat_count),
        .D(p_0_in__0[3]),
        .Q(pat_count_reg__0[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_i_1 
       (.I0(rx_phy_ready),
        .O(\rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFEFFEF00000100)) 
    rx_phy_ready_i_1
       (.I0(\tx_phy_ctrl[0]_i_2_n_0 ),
        .I1(state[6]),
        .I2(next_calib_error_out),
        .I3(next_rx_phy_ready),
        .I4(state[0]),
        .I5(rx_phy_ready),
        .O(rx_phy_ready_i_1_n_0));
  FDCE rx_phy_ready_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .CLR(SR),
        .D(rx_phy_ready_i_1_n_0),
        .Q(rx_phy_ready));
  FDRE \sio_slav_calib_fsm.master_ack_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_out_reg[24] ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE \sio_slav_calib_fsm.master_init_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_out_reg[24]_1 ),
        .Q(\sio_slav_calib_fsm.master_init ),
        .R(1'b0));
  FDRE \sio_slav_calib_fsm.master_nack_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\deskew_enable_gen.data_out_reg[24]_0 ),
        .Q(\sio_slav_calib_fsm.master_nack ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \state[0]_i_1 
       (.I0(state[0]),
        .I1(p_0_in),
        .I2(channel_up),
        .O(next_state__0[0]));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \state[1]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(state[1]),
        .I2(channel_up),
        .I3(p_0_in),
        .I4(state[0]),
        .O(next_state__0[1]));
  LUT5 #(
    .INIT(32'hF22F2222)) 
    \state[2]_i_1 
       (.I0(state[1]),
        .I1(\state[2]_i_2_n_0 ),
        .I2(calib_error),
        .I3(calib_done),
        .I4(state[2]),
        .O(next_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \state[2]_i_2 
       (.I0(pat_count_reg__0[1]),
        .I1(pat_count_reg__0[0]),
        .I2(pat_count_reg__0[2]),
        .I3(pat_count_reg__0[3]),
        .O(\state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \state[3]_i_1 
       (.I0(calib_error),
        .I1(calib_done),
        .I2(state[2]),
        .I3(\sio_slav_calib_fsm.master_nack ),
        .I4(state[3]),
        .O(next_state__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hF8888F88)) 
    \state[4]_i_1 
       (.I0(state[3]),
        .I1(\sio_slav_calib_fsm.master_nack ),
        .I2(\sio_slav_calib_fsm.master_init ),
        .I3(state[4]),
        .I4(p_0_in),
        .O(next_state__0[4]));
  LUT2 #(
    .INIT(4'hE)) 
    \state[5]_i_1 
       (.I0(next_rx_phy_ready),
        .I1(state[6]),
        .O(next_state__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[6]_i_1 
       (.I0(p_0_in),
        .I1(state[4]),
        .I2(\sio_slav_calib_fsm.master_init ),
        .O(next_state__0[6]));
  LUT6 #(
    .INIT(64'h0100010001001716)) 
    \state[7]_i_1 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(\state[7]_i_3_n_0 ),
        .I4(state[3]),
        .I5(\state[7]_i_4_n_0 ),
        .O(next_state));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \state[7]_i_2 
       (.I0(next_calib_error_out),
        .I1(calib_done),
        .I2(state[2]),
        .I3(calib_error),
        .I4(\sio_slav_calib_fsm.master_init ),
        .I5(\state[7]_i_5_n_0 ),
        .O(next_state__0[7]));
  LUT5 #(
    .INIT(32'h00010116)) 
    \state[7]_i_3 
       (.I0(next_rx_phy_ready),
        .I1(state[6]),
        .I2(next_calib_error_out),
        .I3(state[4]),
        .I4(state[3]),
        .O(\state[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[7]_i_4 
       (.I0(next_rx_phy_ready),
        .I1(state[6]),
        .I2(next_calib_error_out),
        .I3(state[4]),
        .O(\state[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \state[7]_i_5 
       (.I0(state[4]),
        .I1(p_0_in),
        .O(\state[7]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDSE \state_reg[0] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[0]),
        .Q(state[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDRE \state_reg[1] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[1]),
        .Q(state[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDRE \state_reg[2] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[2]),
        .Q(state[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDRE \state_reg[3] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[3]),
        .Q(state[3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDRE \state_reg[4] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[4]),
        .Q(state[4]),
        .R(SR));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDRE \state_reg[5] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[5]),
        .Q(next_rx_phy_ready),
        .R(SR));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDRE \state_reg[6] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[6]),
        .Q(state[6]),
        .R(SR));
  (* FSM_ENCODED_STATES = "SLAVE_DONE:00100000,IDLE:00000001,WAIT_DLY:00000010,SLAVE_CALIB:00000100,SLAVE_ACK:00001000,WAIT_MASTER:00010000,SLAVE_ERROR:10000000,SLAVE_READY:01000000" *) 
  FDRE \state_reg[7] 
       (.C(clk_ph_out),
        .CE(next_state),
        .D(next_state__0[7]),
        .Q(next_calib_error_out),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \tx_phy_ctrl[0]_i_1 
       (.I0(\tx_phy_ctrl[0]_i_2_n_0 ),
        .I1(next_rx_phy_ready),
        .I2(next_state),
        .I3(tx_phy_ctrl),
        .O(\tx_phy_ctrl[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tx_phy_ctrl[0]_i_2 
       (.I0(state[3]),
        .I1(state[4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\tx_phy_ctrl[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \tx_phy_ctrl[1]_i_1 
       (.I0(state[3]),
        .I1(next_calib_error_out),
        .I2(state[6]),
        .I3(next_state),
        .I4(\calib_intr_gen.send_calib_reg ),
        .O(\tx_phy_ctrl[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \tx_phy_ctrl[2]_i_1 
       (.I0(state[4]),
        .I1(next_calib_error_out),
        .I2(next_state),
        .I3(\calib_intr_gen.send_calib_reg_0 ),
        .O(\tx_phy_ctrl[2]_i_1_n_0 ));
  FDPE \tx_phy_ctrl_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tx_phy_ctrl[0]_i_1_n_0 ),
        .PRE(SR),
        .Q(tx_phy_ctrl));
  FDCE \tx_phy_ctrl_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .CLR(SR),
        .D(\tx_phy_ctrl[1]_i_1_n_0 ),
        .Q(\calib_intr_gen.send_calib_reg ));
  FDCE \tx_phy_ctrl_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .CLR(SR),
        .D(\tx_phy_ctrl[2]_i_1_n_0 ),
        .Q(\calib_intr_gen.send_calib_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    tx_phy_ready_i_1
       (.I0(\sio_slav_calib_fsm.master_ack_reg_0 ),
        .I1(tx_phy_ready_i_3_n_0),
        .I2(state[0]),
        .I3(state[3]),
        .I4(\state[7]_i_4_n_0 ),
        .I5(tx_phy_ready),
        .O(tx_phy_ready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tx_phy_ready_i_3
       (.I0(state[2]),
        .I1(state[1]),
        .O(tx_phy_ready_i_3_n_0));
  FDCE tx_phy_ready_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .CLR(SR),
        .D(tx_phy_ready_i_1_n_0),
        .Q(tx_phy_ready));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_reset_sync
   (lite_sync_reset,
    m_axi_lite_aclk,
    \sync_flop_2_reg[1] );
  output lite_sync_reset;
  input m_axi_lite_aclk;
  input \sync_flop_2_reg[1] ;

  wire lite_sync_reset;
  wire m_axi_lite_aclk;
  wire \sync_flop_2_reg[1] ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [7:0]sync_reset_flop;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[1] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[0]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[2] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[1]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[3] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[2]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[4] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[3]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[5] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[4]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[6] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[5]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[7] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[6]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(sync_reset_flop[7]));
  FDPE sync_reset_out_reg
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_reset_flop[7]),
        .PRE(\sync_flop_2_reg[1] ),
        .Q(lite_sync_reset));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_reset_sync" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_reset_sync_0
   (SR,
    \calib_intr_gen.tx_ch0_data_reg[26] ,
    clk_ph_out,
    m_aresetn);
  output [0:0]SR;
  output [0:0]\calib_intr_gen.tx_ch0_data_reg[26] ;
  input clk_ph_out;
  input m_aresetn;

  wire [0:0]SR;
  wire [0:0]\calib_intr_gen.tx_ch0_data_reg[26] ;
  wire clk_ph_out;
  wire m_aresetn;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [7:0]sync_reset_flop;

  LUT1 #(
    .INIT(2'h1)) 
    \calib_intr_gen.tx_ch0_data[26]_i_2 
       (.I0(SR),
        .O(\calib_intr_gen.tx_ch0_data_reg[26] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(1'b0),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[0]),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[1]),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[2]),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[3]),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[4]),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[5]),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[6]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE \sync_reset_flop_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[6]),
        .PRE(m_aresetn),
        .Q(sync_reset_flop[7]));
  FDPE sync_reset_out_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_reset_flop[7]),
        .PRE(m_aresetn),
        .Q(SR));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sio_input
   (channel_up,
    clk_ph_out,
    tx_phy_ready_reg,
    S,
    Q,
    \deskew_enable_gen.p2_val_reg[0] ,
    \deskew_enable_gen.p2_val_reg[0]_0 ,
    \deskew_enable_gen.p3_val_reg[0] ,
    \deskew_enable_gen.p3_val_reg[0]_0 ,
    \deskew_enable_gen.p3_val_reg[0]_1 ,
    \deskew_enable_gen.p1_val_reg[0] ,
    \deskew_enable_gen.p0_val_reg[0] ,
    \deskew_enable_gen.p1_val_reg[0]_0 ,
    \deskew_enable_gen.p0_val_reg[0]_0 ,
    \deskew_enable_gen.p1_val_reg[0]_1 ,
    \deskew_enable_gen.p0_val_reg[0]_1 ,
    \sync_reset_flop_reg[7] ,
    idelay_ref_clk,
    axi_c2c_selio_rx_data_in,
    \deskew_enable_gen.delay_load_reg[32] ,
    \deskew_enable_gen.delay_tap_reg[4] ,
    p_0_in,
    \deskew_enable_gen.grp_mask__40 ,
    m_aresetn,
    axi_c2c_selio_rx_clk_in,
    reset);
  output channel_up;
  output clk_ph_out;
  output tx_phy_ready_reg;
  output [3:0]S;
  output [33:0]Q;
  output [3:0]\deskew_enable_gen.p2_val_reg[0] ;
  output [2:0]\deskew_enable_gen.p2_val_reg[0]_0 ;
  output [3:0]\deskew_enable_gen.p3_val_reg[0] ;
  output [3:0]\deskew_enable_gen.p3_val_reg[0]_0 ;
  output [2:0]\deskew_enable_gen.p3_val_reg[0]_1 ;
  output [3:0]\deskew_enable_gen.p1_val_reg[0] ;
  output [3:0]\deskew_enable_gen.p0_val_reg[0] ;
  output [3:0]\deskew_enable_gen.p1_val_reg[0]_0 ;
  output [3:0]\deskew_enable_gen.p0_val_reg[0]_0 ;
  output [2:0]\deskew_enable_gen.p1_val_reg[0]_1 ;
  output [2:0]\deskew_enable_gen.p0_val_reg[0]_1 ;
  output \sync_reset_flop_reg[7] ;
  input idelay_ref_clk;
  input [16:0]axi_c2c_selio_rx_data_in;
  input [8:0]\deskew_enable_gen.delay_load_reg[32] ;
  input [4:0]\deskew_enable_gen.delay_tap_reg[4] ;
  input [0:0]p_0_in;
  input [8:0]\deskew_enable_gen.grp_mask__40 ;
  input m_aresetn;
  input axi_c2c_selio_rx_clk_in;
  input reset;

  wire [33:0]Q;
  wire [3:0]S;
  wire axi_c2c_selio_rx_clk_in;
  wire [16:0]axi_c2c_selio_rx_data_in;
  wire axi_chip2chip_clk_gen_inst_n_0;
  wire axi_chip2chip_clk_gen_inst_n_1;
  wire axi_chip2chip_clk_gen_inst_n_2;
  wire axi_chip2chip_clk_gen_inst_n_3;
  wire channel_up;
  wire clk_ph_out;
  wire [2:0]count_4;
  (* RTL_KEEP = "yes" *) wire [2:0]current_state;
  wire [33:0]data_in_iddr;
  wire [8:0]\deskew_enable_gen.delay_load_reg[32] ;
  wire [4:0]\deskew_enable_gen.delay_tap_reg[4] ;
  wire [8:0]\deskew_enable_gen.grp_mask__40 ;
  wire [3:0]\deskew_enable_gen.p0_val_reg[0] ;
  wire [3:0]\deskew_enable_gen.p0_val_reg[0]_0 ;
  wire [2:0]\deskew_enable_gen.p0_val_reg[0]_1 ;
  wire [3:0]\deskew_enable_gen.p1_val_reg[0] ;
  wire [3:0]\deskew_enable_gen.p1_val_reg[0]_0 ;
  wire [2:0]\deskew_enable_gen.p1_val_reg[0]_1 ;
  wire [3:0]\deskew_enable_gen.p2_val_reg[0] ;
  wire [2:0]\deskew_enable_gen.p2_val_reg[0]_0 ;
  wire [3:0]\deskew_enable_gen.p3_val_reg[0] ;
  wire [3:0]\deskew_enable_gen.p3_val_reg[0]_0 ;
  wire [2:0]\deskew_enable_gen.p3_val_reg[0]_1 ;
  wire idelay_ref_clk;
  wire m_aresetn;
  wire [2:0]next_state;
  wire [0:0]p_0_in;
  wire p_0_out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_17_out;
  wire p_18_out;
  wire p_19_out;
  wire p_1_out;
  wire p_20_out;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_27_out;
  wire p_28_out;
  wire p_29_out;
  wire p_2_out;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire reset;
  wire reset_iddr;
  wire reset_iddr_int;
  wire reset_idelay;
  wire reset_idelay_Ctrl;
  (* async_reg = "true" *) wire reset_idelay_Ctrl_cdc_to;
  (* async_reg = "true" *) wire reset_idelay_Ctrl_cdc_to1;
  wire reset_idelay_i_1_n_0;
  wire \sync_reset_flop_reg[7] ;
  wire tx_phy_ready_reg;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;
  wire [4:0]\NLW_ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000006AAA7FFF)) 
    \FSM_sequential_current_state[0]_i_1 
       (.I0(current_state[0]),
        .I1(count_4[1]),
        .I2(count_4[0]),
        .I3(count_4[2]),
        .I4(current_state[1]),
        .I5(current_state[2]),
        .O(next_state[0]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \FSM_sequential_current_state[1]_i_1 
       (.I0(current_state[0]),
        .I1(count_4[0]),
        .I2(count_4[1]),
        .I3(count_4[2]),
        .I4(current_state[1]),
        .I5(current_state[2]),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'h4000000022222222)) 
    \FSM_sequential_current_state[2]_i_2 
       (.I0(current_state[2]),
        .I1(current_state[0]),
        .I2(count_4[0]),
        .I3(count_4[1]),
        .I4(count_4[2]),
        .I5(current_state[1]),
        .O(next_state[2]));
  (* FSM_ENCODED_STATES = "IDLE:000,MMCM_WAIT:001,IDELAY_RST:010,IDDR_RST:011,IDLEAYCTRL_RST:100" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_current_state_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(current_state[0]),
        .R(axi_chip2chip_clk_gen_inst_n_0));
  (* FSM_ENCODED_STATES = "IDLE:000,MMCM_WAIT:001,IDELAY_RST:010,IDDR_RST:011,IDLEAYCTRL_RST:100" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_current_state_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(current_state[1]),
        .R(axi_chip2chip_clk_gen_inst_n_0));
  (* FSM_ENCODED_STATES = "IDLE:000,MMCM_WAIT:001,IDELAY_RST:010,IDDR_RST:011,IDLEAYCTRL_RST:100" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_current_state_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(current_state[2]),
        .R(axi_chip2chip_clk_gen_inst_n_0));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_clk_gen axi_chip2chip_clk_gen_inst
       (.D({axi_chip2chip_clk_gen_inst_n_1,axi_chip2chip_clk_gen_inst_n_2,axi_chip2chip_clk_gen_inst_n_3}),
        .Q(count_4),
        .SR(axi_chip2chip_clk_gen_inst_n_0),
        .axi_c2c_selio_rx_clk_in(axi_c2c_selio_rx_clk_in),
        .clk_ph_out(clk_ph_out),
        .in0(reset_idelay_Ctrl),
        .m_aresetn(m_aresetn),
        .out(current_state[2]),
        .reset(reset),
        .\sync_reset_flop_reg[7] (\sync_reset_flop_reg[7] ));
  FDRE \count_4_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(axi_chip2chip_clk_gen_inst_n_3),
        .Q(count_4[0]),
        .R(1'b0));
  FDRE \count_4_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(axi_chip2chip_clk_gen_inst_n_2),
        .Q(count_4[1]),
        .R(1'b0));
  FDRE \count_4_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(axi_chip2chip_clk_gen_inst_n_1),
        .Q(count_4[2]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_in_iddr[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_33_out),
        .Q1(data_in_iddr[0]),
        .Q2(data_in_iddr[1]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_23_out),
        .Q1(data_in_iddr[20]),
        .Q2(data_in_iddr[21]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_22_out),
        .Q1(data_in_iddr[22]),
        .Q2(data_in_iddr[23]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_21_out),
        .Q1(data_in_iddr[24]),
        .Q2(data_in_iddr[25]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_20_out),
        .Q1(data_in_iddr[26]),
        .Q2(data_in_iddr[27]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_19_out),
        .Q1(data_in_iddr[28]),
        .Q2(data_in_iddr[29]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_18_out),
        .Q1(data_in_iddr[30]),
        .Q2(data_in_iddr[31]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_17_out),
        .Q1(data_in_iddr[32]),
        .Q2(data_in_iddr[33]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_32_out),
        .Q1(data_in_iddr[2]),
        .Q2(data_in_iddr[3]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_31_out),
        .Q1(data_in_iddr[4]),
        .Q2(data_in_iddr[5]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_30_out),
        .Q1(data_in_iddr[6]),
        .Q2(data_in_iddr[7]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_29_out),
        .Q1(data_in_iddr[8]),
        .Q2(data_in_iddr[9]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_28_out),
        .Q1(data_in_iddr[10]),
        .Q2(data_in_iddr[11]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_27_out),
        .Q1(data_in_iddr[12]),
        .Q2(data_in_iddr[13]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_26_out),
        .Q1(data_in_iddr[14]),
        .Q2(data_in_iddr[15]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_25_out),
        .Q1(data_in_iddr[16]),
        .Q2(data_in_iddr[17]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  IDDR #(
    .DDR_CLK_EDGE("SAME_EDGE_PIPELINED"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(p_24_out),
        .Q1(data_in_iddr[18]),
        .Q2(data_in_iddr[19]),
        .R(reset_iddr),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_33_out),
        .IDATAIN(p_16_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [0]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_23_out),
        .IDATAIN(p_6_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [5]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_22_out),
        .IDATAIN(p_5_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [5]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_21_out),
        .IDATAIN(p_4_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [6]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_20_out),
        .IDATAIN(p_3_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [6]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_19_out),
        .IDATAIN(p_2_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [7]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_18_out),
        .IDATAIN(p_1_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [7]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_17_out),
        .IDATAIN(p_0_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [8]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_32_out),
        .IDATAIN(p_15_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [0]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_31_out),
        .IDATAIN(p_14_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [1]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[3].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_30_out),
        .IDATAIN(p_13_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [1]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[4].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_29_out),
        .IDATAIN(p_12_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [2]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[5].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_28_out),
        .IDATAIN(p_11_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [2]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[6].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_27_out),
        .IDATAIN(p_10_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [3]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[7].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_26_out),
        .IDATAIN(p_9_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [3]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[8].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_25_out),
        .IDATAIN(p_8_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [4]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VAR_LOAD"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst 
       (.C(clk_ph_out),
        .CE(1'b0),
        .CINVCTRL(1'b0),
        .CNTVALUEIN(\deskew_enable_gen.delay_tap_reg[4] ),
        .CNTVALUEOUT(\NLW_ddr_idelay_gen.ddr_idelay_inst[9].gen_idelaye2.IDELAYE2_inst_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b1),
        .DATAOUT(p_24_out),
        .IDATAIN(p_7_out),
        .INC(1'b0),
        .LD(\deskew_enable_gen.delay_load_reg[32] [4]),
        .LDPIPEEN(1'b0),
        .REGRST(reset_idelay));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    \deskew_enable_gen.p3_val_reg0_carry__0_i_1 
       (.I0(Q[21]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(Q[23]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[22]),
        .O(\deskew_enable_gen.p3_val_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.p3_val_reg0_carry__0_i_2 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(\deskew_enable_gen.grp_mask__40 [4]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[20]),
        .O(\deskew_enable_gen.p3_val_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h00D5D5D5)) 
    \deskew_enable_gen.p3_val_reg0_carry__0_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [4]),
        .I1(Q[17]),
        .I2(Q[16]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[15]),
        .O(\deskew_enable_gen.p3_val_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hA2F300F3)) 
    \deskew_enable_gen.p3_val_reg0_carry__0_i_4 
       (.I0(Q[12]),
        .I1(\deskew_enable_gen.grp_mask__40 [3]),
        .I2(Q[14]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[13]),
        .O(\deskew_enable_gen.p3_val_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.p3_val_reg0_carry__1_i_2 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(\deskew_enable_gen.grp_mask__40 [7]),
        .I3(\deskew_enable_gen.grp_mask__40 [8]),
        .I4(Q[32]),
        .O(\deskew_enable_gen.p3_val_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h00D5D5D5)) 
    \deskew_enable_gen.p3_val_reg0_carry__1_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [7]),
        .I1(Q[29]),
        .I2(Q[28]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[27]),
        .O(\deskew_enable_gen.p3_val_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hA2F300F3)) 
    \deskew_enable_gen.p3_val_reg0_carry__1_i_4 
       (.I0(Q[24]),
        .I1(\deskew_enable_gen.grp_mask__40 [6]),
        .I2(Q[26]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[25]),
        .O(\deskew_enable_gen.p3_val_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    \deskew_enable_gen.p3_val_reg0_carry_i_1 
       (.I0(Q[9]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(Q[11]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[10]),
        .O(\deskew_enable_gen.p3_val_reg[0] [3]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    \deskew_enable_gen.p3_val_reg0_carry_i_2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\deskew_enable_gen.grp_mask__40 [1]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[8]),
        .O(\deskew_enable_gen.p3_val_reg[0] [2]));
  LUT5 #(
    .INIT(32'h00D5D5D5)) 
    \deskew_enable_gen.p3_val_reg0_carry_i_3 
       (.I0(\deskew_enable_gen.grp_mask__40 [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\deskew_enable_gen.grp_mask__40 [0]),
        .I4(Q[3]),
        .O(\deskew_enable_gen.p3_val_reg[0] [1]));
  LUT4 #(
    .INIT(16'hB333)) 
    \deskew_enable_gen.p3_val_reg0_carry_i_4 
       (.I0(Q[0]),
        .I1(\deskew_enable_gen.grp_mask__40 [0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\deskew_enable_gen.p3_val_reg[0] [0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "C2C_PHY_group" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    \idelayctrl_gen.IDELAYCTRL_inst 
       (.RDY(channel_up),
        .REFCLK(idelay_ref_clk),
        .RST(reset_idelay_Ctrl_cdc_to1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg 
       (.C(idelay_ref_clk),
        .CE(1'b1),
        .D(reset_idelay_Ctrl_cdc_to),
        .Q(reset_idelay_Ctrl_cdc_to1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg 
       (.C(idelay_ref_clk),
        .CE(1'b1),
        .D(reset_idelay_Ctrl),
        .Q(reset_idelay_Ctrl_cdc_to),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00737373)) 
    p0_val0_carry__0_i_1
       (.I0(Q[23]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(Q[22]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[21]),
        .O(\deskew_enable_gen.p0_val_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    p0_val0_carry__0_i_2
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(\deskew_enable_gen.grp_mask__40 [4]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[20]),
        .O(\deskew_enable_gen.p0_val_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p0_val0_carry__0_i_3
       (.I0(Q[17]),
        .I1(\deskew_enable_gen.grp_mask__40 [4]),
        .I2(Q[16]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[15]),
        .O(\deskew_enable_gen.p0_val_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    p0_val0_carry__0_i_4
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(\deskew_enable_gen.grp_mask__40 [3]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[14]),
        .O(\deskew_enable_gen.p0_val_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    p0_val0_carry__1_i_2
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(\deskew_enable_gen.grp_mask__40 [7]),
        .I3(\deskew_enable_gen.grp_mask__40 [8]),
        .I4(Q[32]),
        .O(\deskew_enable_gen.p0_val_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p0_val0_carry__1_i_3
       (.I0(Q[29]),
        .I1(\deskew_enable_gen.grp_mask__40 [7]),
        .I2(Q[28]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[27]),
        .O(\deskew_enable_gen.p0_val_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    p0_val0_carry__1_i_4
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(\deskew_enable_gen.grp_mask__40 [6]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[26]),
        .O(\deskew_enable_gen.p0_val_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p0_val0_carry_i_1
       (.I0(Q[11]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(Q[10]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[9]),
        .O(\deskew_enable_gen.p0_val_reg[0] [3]));
  LUT5 #(
    .INIT(32'h2F2F002F)) 
    p0_val0_carry_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(\deskew_enable_gen.grp_mask__40 [1]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[8]),
        .O(\deskew_enable_gen.p0_val_reg[0] [2]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p0_val0_carry_i_3
       (.I0(Q[5]),
        .I1(\deskew_enable_gen.grp_mask__40 [1]),
        .I2(Q[4]),
        .I3(\deskew_enable_gen.grp_mask__40 [0]),
        .I4(Q[3]),
        .O(\deskew_enable_gen.p0_val_reg[0] [1]));
  LUT4 #(
    .INIT(16'h2F0F)) 
    p0_val0_carry_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(Q[2]),
        .O(\deskew_enable_gen.p0_val_reg[0] [0]));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    p1_val0_carry__0_i_1
       (.I0(Q[21]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(Q[23]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[22]),
        .O(\deskew_enable_gen.p1_val_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    p1_val0_carry__0_i_2
       (.I0(Q[18]),
        .I1(Q[20]),
        .I2(\deskew_enable_gen.grp_mask__40 [5]),
        .I3(Q[19]),
        .I4(\deskew_enable_gen.grp_mask__40 [4]),
        .O(\deskew_enable_gen.p1_val_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p1_val0_carry__0_i_3
       (.I0(Q[16]),
        .I1(\deskew_enable_gen.grp_mask__40 [4]),
        .I2(Q[17]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[15]),
        .O(\deskew_enable_gen.p1_val_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    p1_val0_carry__0_i_4
       (.I0(\deskew_enable_gen.grp_mask__40 [3]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(\deskew_enable_gen.grp_mask__40 [3]),
        .I4(Q[12]),
        .O(\deskew_enable_gen.p1_val_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    p1_val0_carry__1_i_2
       (.I0(Q[30]),
        .I1(Q[32]),
        .I2(\deskew_enable_gen.grp_mask__40 [8]),
        .I3(Q[31]),
        .I4(\deskew_enable_gen.grp_mask__40 [7]),
        .O(\deskew_enable_gen.p1_val_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p1_val0_carry__1_i_3
       (.I0(Q[28]),
        .I1(\deskew_enable_gen.grp_mask__40 [7]),
        .I2(Q[29]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[27]),
        .O(\deskew_enable_gen.p1_val_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    p1_val0_carry__1_i_4
       (.I0(\deskew_enable_gen.grp_mask__40 [6]),
        .I1(Q[26]),
        .I2(Q[25]),
        .I3(\deskew_enable_gen.grp_mask__40 [6]),
        .I4(Q[24]),
        .O(\deskew_enable_gen.p1_val_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    p1_val0_carry_i_1
       (.I0(Q[9]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(Q[11]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[10]),
        .O(\deskew_enable_gen.p1_val_reg[0] [3]));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    p1_val0_carry_i_2
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(\deskew_enable_gen.grp_mask__40 [2]),
        .I3(Q[7]),
        .I4(\deskew_enable_gen.grp_mask__40 [1]),
        .O(\deskew_enable_gen.p1_val_reg[0] [2]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p1_val0_carry_i_3
       (.I0(Q[4]),
        .I1(\deskew_enable_gen.grp_mask__40 [1]),
        .I2(Q[5]),
        .I3(\deskew_enable_gen.grp_mask__40 [0]),
        .I4(Q[3]),
        .O(\deskew_enable_gen.p1_val_reg[0] [1]));
  LUT4 #(
    .INIT(16'h0F8F)) 
    p1_val0_carry_i_4
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(Q[0]),
        .O(\deskew_enable_gen.p1_val_reg[0] [0]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p2_val0_carry__0_i_1
       (.I0(Q[22]),
        .I1(\deskew_enable_gen.grp_mask__40 [5]),
        .I2(Q[23]),
        .I3(\deskew_enable_gen.grp_mask__40 [5]),
        .I4(Q[21]),
        .O(\deskew_enable_gen.p2_val_reg[0] [3]));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    p2_val0_carry__0_i_2
       (.I0(\deskew_enable_gen.grp_mask__40 [5]),
        .I1(Q[20]),
        .I2(Q[19]),
        .I3(\deskew_enable_gen.grp_mask__40 [4]),
        .I4(Q[18]),
        .O(\deskew_enable_gen.p2_val_reg[0] [2]));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    p2_val0_carry__0_i_3
       (.I0(Q[15]),
        .I1(\deskew_enable_gen.grp_mask__40 [3]),
        .I2(Q[17]),
        .I3(\deskew_enable_gen.grp_mask__40 [4]),
        .I4(Q[16]),
        .O(\deskew_enable_gen.p2_val_reg[0] [1]));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    p2_val0_carry__0_i_4
       (.I0(Q[12]),
        .I1(Q[14]),
        .I2(\deskew_enable_gen.grp_mask__40 [3]),
        .I3(Q[13]),
        .I4(\deskew_enable_gen.grp_mask__40 [3]),
        .O(\deskew_enable_gen.p2_val_reg[0] [0]));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    p2_val0_carry__1_i_2
       (.I0(\deskew_enable_gen.grp_mask__40 [8]),
        .I1(Q[32]),
        .I2(Q[31]),
        .I3(\deskew_enable_gen.grp_mask__40 [7]),
        .I4(Q[30]),
        .O(\deskew_enable_gen.p2_val_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    p2_val0_carry__1_i_3
       (.I0(Q[27]),
        .I1(\deskew_enable_gen.grp_mask__40 [6]),
        .I2(Q[29]),
        .I3(\deskew_enable_gen.grp_mask__40 [7]),
        .I4(Q[28]),
        .O(\deskew_enable_gen.p2_val_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h002A3F3F)) 
    p2_val0_carry__1_i_4
       (.I0(Q[24]),
        .I1(Q[26]),
        .I2(\deskew_enable_gen.grp_mask__40 [6]),
        .I3(Q[25]),
        .I4(\deskew_enable_gen.grp_mask__40 [6]),
        .O(\deskew_enable_gen.p2_val_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'h00737373)) 
    p2_val0_carry_i_1
       (.I0(Q[10]),
        .I1(\deskew_enable_gen.grp_mask__40 [2]),
        .I2(Q[11]),
        .I3(\deskew_enable_gen.grp_mask__40 [2]),
        .I4(Q[9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h00DDD0DD)) 
    p2_val0_carry_i_2
       (.I0(\deskew_enable_gen.grp_mask__40 [2]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\deskew_enable_gen.grp_mask__40 [1]),
        .I4(Q[6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h0BBB00BB)) 
    p2_val0_carry_i_3
       (.I0(Q[3]),
        .I1(\deskew_enable_gen.grp_mask__40 [0]),
        .I2(Q[5]),
        .I3(\deskew_enable_gen.grp_mask__40 [1]),
        .I4(Q[4]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h0F2F)) 
    p2_val0_carry_i_4
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\deskew_enable_gen.grp_mask__40 [0]),
        .I3(Q[1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h07)) 
    reset_iddr_i_1__0
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state[2]),
        .O(reset_iddr_int));
  FDSE reset_iddr_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(reset_iddr_int),
        .Q(reset_iddr),
        .S(axi_chip2chip_clk_gen_inst_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    reset_idelay_i_1
       (.I0(current_state[1]),
        .I1(current_state[2]),
        .O(reset_idelay_i_1_n_0));
  FDSE reset_idelay_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(reset_idelay_i_1_n_0),
        .Q(reset_idelay),
        .S(axi_chip2chip_clk_gen_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[0].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[0]),
        .O(p_16_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[10].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[10]),
        .O(p_6_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[11].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[11]),
        .O(p_5_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[12].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[12]),
        .O(p_4_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[13].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[13]),
        .O(p_3_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[14].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[14]),
        .O(p_2_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[15].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[15]),
        .O(p_1_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[16].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[16]),
        .O(p_0_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[1].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[1]),
        .O(p_15_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[2].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[2]),
        .O(p_14_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[3].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[3]),
        .O(p_13_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[4].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[4]),
        .O(p_12_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[5].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[5]),
        .O(p_11_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[6].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[6]),
        .O(p_10_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[7].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[7]),
        .O(p_9_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[8].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[8]),
        .O(p_8_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_input_gen.signle_end_in[9].IBUF_inst 
       (.I(axi_c2c_selio_rx_data_in[9]),
        .O(p_7_out));
  LUT2 #(
    .INIT(4'h8)) 
    tx_phy_ready_i_2
       (.I0(channel_up),
        .I1(p_0_in),
        .O(tx_phy_ready_reg));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sio_output
   (axi_c2c_selio_tx_clk_out,
    axi_c2c_selio_tx_data_out,
    clk_ph_out,
    \sio_io_stage.tdm_user_data_flop_reg[33] ,
    SR);
  output axi_c2c_selio_tx_clk_out;
  output [16:0]axi_c2c_selio_tx_data_out;
  input clk_ph_out;
  input [31:0]\sio_io_stage.tdm_user_data_flop_reg[33] ;
  input [0:0]SR;

  wire [0:0]SR;
  wire axi_c2c_selio_tx_clk_out;
  wire [16:0]axi_c2c_selio_tx_data_out;
  wire clk_out_oddr;
  wire clk_ph_out;
  wire [1:0]count_4;
  wire \count_4[0]_i_1_n_0 ;
  wire \count_4[1]_i_1_n_0 ;
  wire p_0_out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire reset_iddr;
  wire reset_iddr_i_1_n_0;
  wire [31:0]\sio_io_stage.tdm_user_data_flop_reg[33] ;
  wire \NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst_S_UNCONNECTED ;
  wire \NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \count_4[0]_i_1 
       (.I0(count_4[1]),
        .I1(count_4[0]),
        .O(\count_4[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \count_4[1]_i_1 
       (.I0(count_4[1]),
        .I1(count_4[0]),
        .O(\count_4[1]_i_1_n_0 ));
  FDRE \count_4_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\count_4[0]_i_1_n_0 ),
        .Q(count_4[0]),
        .R(SR));
  FDRE \count_4_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\count_4[1]_i_1_n_0 ),
        .Q(count_4[1]),
        .R(SR));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [0]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [1]),
        .Q(p_16_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[0].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [20]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [21]),
        .Q(p_6_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[10].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [22]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [23]),
        .Q(p_5_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [24]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [25]),
        .Q(p_4_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[12].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [26]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [27]),
        .Q(p_3_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [30]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [31]),
        .Q(p_2_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[14].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [28]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [29]),
        .Q(p_1_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [30]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [31]),
        .Q(p_0_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [2]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [3]),
        .Q(p_15_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[1].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [4]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [5]),
        .Q(p_14_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[2].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [6]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [7]),
        .Q(p_13_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[3].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [8]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [9]),
        .Q(p_12_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[4].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [10]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [11]),
        .Q(p_11_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [12]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [13]),
        .Q(p_10_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[6].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [14]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [15]),
        .Q(p_9_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[7].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [16]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [17]),
        .Q(p_8_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(\sio_io_stage.tdm_user_data_flop_reg[33] [18]),
        .D2(\sio_io_stage.tdm_user_data_flop_reg[33] [19]),
        .Q(p_7_out),
        .R(reset_iddr),
        .S(\NLW_ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("ASYNC")) 
    \gen_oddr.oddr_clk_out_inst 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(clk_out_oddr),
        .R(reset_iddr),
        .S(\NLW_gen_oddr.oddr_clk_out_inst_S_UNCONNECTED ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    reset_iddr_i_1
       (.I0(count_4[0]),
        .I1(count_4[1]),
        .I2(SR),
        .I3(reset_iddr),
        .O(reset_iddr_i_1_n_0));
  FDRE reset_iddr_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(reset_iddr_i_1_n_0),
        .Q(reset_iddr),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_clk_out_gen.clk_obuf_inst 
       (.I(clk_out_oddr),
        .O(axi_c2c_selio_tx_clk_out));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[0].obuf_inst 
       (.I(p_16_out),
        .O(axi_c2c_selio_tx_data_out[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[10].obuf_inst 
       (.I(p_6_out),
        .O(axi_c2c_selio_tx_data_out[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[11].obuf_inst 
       (.I(p_5_out),
        .O(axi_c2c_selio_tx_data_out[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[12].obuf_inst 
       (.I(p_4_out),
        .O(axi_c2c_selio_tx_data_out[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[13].obuf_inst 
       (.I(p_3_out),
        .O(axi_c2c_selio_tx_data_out[13]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[14].obuf_inst 
       (.I(p_2_out),
        .O(axi_c2c_selio_tx_data_out[14]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[15].obuf_inst 
       (.I(p_1_out),
        .O(axi_c2c_selio_tx_data_out[15]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[16].obuf_inst 
       (.I(p_0_out),
        .O(axi_c2c_selio_tx_data_out[16]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[1].obuf_inst 
       (.I(p_15_out),
        .O(axi_c2c_selio_tx_data_out[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[2].obuf_inst 
       (.I(p_14_out),
        .O(axi_c2c_selio_tx_data_out[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[3].obuf_inst 
       (.I(p_13_out),
        .O(axi_c2c_selio_tx_data_out[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[4].obuf_inst 
       (.I(p_12_out),
        .O(axi_c2c_selio_tx_data_out[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[5].obuf_inst 
       (.I(p_11_out),
        .O(axi_c2c_selio_tx_data_out[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[6].obuf_inst 
       (.I(p_10_out),
        .O(axi_c2c_selio_tx_data_out[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[7].obuf_inst 
       (.I(p_9_out),
        .O(axi_c2c_selio_tx_data_out[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[8].obuf_inst 
       (.I(p_8_out),
        .O(axi_c2c_selio_tx_data_out[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \single_end_out_gen.single_ended_buf_gen[9].obuf_inst 
       (.I(p_7_out),
        .O(axi_c2c_selio_tx_data_out[9]));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_slave
   (dout,
    \m_axi_araddr[31] ,
    \m_axi_wdata[31] ,
    axi_lite_rx_valid,
    AR,
    \calib_intr_gen.tx_ch0_data_reg[3] ,
    tx_ch0_valid,
    \calib_intr_gen.tx_ch0_valid_reg ,
    rd_en,
    m_axi_rready,
    m_axi_bready,
    m_axi_awvalid,
    m_axi_arvalid,
    m_axi_wvalid,
    axi_c2c_m2s_intr_out,
    Q,
    \axi_c2c_selio_tx_data_out[16] ,
    axi_c2c_s2m_intr_in,
    clk_ph_out,
    m_aclk,
    din,
    \m_axi_bresp[1] ,
    rx_user_reset,
    \tx_phy_ctrl_reg[1] ,
    \tx_phy_ctrl_reg[0] ,
    rx_phy_ready_reg,
    rx_phy_ready,
    \calib_intr_gen.tx_ch0_valid_reg_0 ,
    tx_phy_ctrl,
    empty,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    tx_phy_ready,
    m_aresetn,
    m_axi_rvalid,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_arready,
    m_axi_wready,
    E,
    \tx_phy_ctrl_reg[0]_0 ,
    D,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ,
    SR,
    data_out);
  output [51:0]dout;
  output [51:0]\m_axi_araddr[31] ;
  output [37:0]\m_axi_wdata[31] ;
  output axi_lite_rx_valid;
  output [0:0]AR;
  output \calib_intr_gen.tx_ch0_data_reg[3] ;
  output tx_ch0_valid;
  output \calib_intr_gen.tx_ch0_valid_reg ;
  output rd_en;
  output m_axi_rready;
  output m_axi_bready;
  output m_axi_awvalid;
  output m_axi_arvalid;
  output m_axi_wvalid;
  output [3:0]axi_c2c_m2s_intr_out;
  output [19:0]Q;
  output [31:0]\axi_c2c_selio_tx_data_out[16] ;
  input [3:0]axi_c2c_s2m_intr_in;
  input clk_ph_out;
  input m_aclk;
  input [42:0]din;
  input [9:0]\m_axi_bresp[1] ;
  input rx_user_reset;
  input \tx_phy_ctrl_reg[1] ;
  input \tx_phy_ctrl_reg[0] ;
  input rx_phy_ready_reg;
  input rx_phy_ready;
  input \calib_intr_gen.tx_ch0_valid_reg_0 ;
  input [1:0]tx_phy_ctrl;
  input empty;
  input [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  input tx_phy_ready;
  input m_aresetn;
  input m_axi_rvalid;
  input m_axi_bvalid;
  input m_axi_awready;
  input m_axi_arready;
  input m_axi_wready;
  input [0:0]E;
  input \tx_phy_ctrl_reg[0]_0 ;
  input [0:0]D;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  input \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  input [0:0]SR;
  input [33:0]data_out;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ar_ch_data_valid;
  wire aw_ch_data_valid;
  wire aw_fifo_reset;
  wire aw_fifo_reset_axi_clk_slv;
  wire [3:0]axi_c2c_m2s_intr_out;
  wire [3:0]axi_c2c_s2m_intr_in;
  wire [31:0]\axi_c2c_selio_tx_data_out[16] ;
  wire \axi_chip2chip_async_fifo_inst/prog_full_int ;
  wire \axi_chip2chip_async_fifo_inst/prog_full_int_1 ;
  wire \axi_chip2chip_async_fifo_inst/prog_full_int_4 ;
  wire \axi_chip2chip_async_fifo_inst/wr_rst_busy ;
  wire \axi_chip2chip_async_fifo_inst/wr_rst_busy_0 ;
  wire \axi_chip2chip_async_fifo_inst/wr_rst_busy_3 ;
  wire axi_chip2chip_ch0_ctrl_inst_n_10;
  wire axi_chip2chip_ch0_ctrl_inst_n_11;
  wire axi_chip2chip_ch0_ctrl_inst_n_12;
  wire axi_chip2chip_ch0_ctrl_inst_n_13;
  wire axi_chip2chip_ch0_ctrl_inst_n_14;
  wire axi_chip2chip_ch0_ctrl_inst_n_15;
  wire axi_chip2chip_ch0_ctrl_inst_n_16;
  wire axi_chip2chip_ch0_ctrl_inst_n_17;
  wire axi_chip2chip_ch0_ctrl_inst_n_18;
  wire axi_chip2chip_ch0_ctrl_inst_n_19;
  wire axi_chip2chip_ch0_ctrl_inst_n_20;
  wire axi_chip2chip_ch0_ctrl_inst_n_21;
  wire axi_chip2chip_ch0_ctrl_inst_n_22;
  wire axi_chip2chip_ch0_ctrl_inst_n_23;
  wire axi_chip2chip_ch0_ctrl_inst_n_24;
  wire axi_chip2chip_ch0_ctrl_inst_n_25;
  wire axi_chip2chip_ch0_ctrl_inst_n_26;
  wire axi_chip2chip_ch0_ctrl_inst_n_27;
  wire axi_chip2chip_ch0_ctrl_inst_n_28;
  wire axi_chip2chip_ch0_ctrl_inst_n_30;
  wire axi_chip2chip_ch0_ctrl_inst_n_31;
  wire axi_chip2chip_ch0_ctrl_inst_n_32;
  wire axi_chip2chip_ch0_ctrl_inst_n_33;
  wire axi_chip2chip_ch0_ctrl_inst_n_34;
  wire axi_chip2chip_ch0_ctrl_inst_n_35;
  wire axi_chip2chip_ch0_ctrl_inst_n_36;
  wire axi_chip2chip_ch0_ctrl_inst_n_37;
  wire axi_chip2chip_ch0_ctrl_inst_n_38;
  wire axi_chip2chip_ch0_ctrl_inst_n_39;
  wire axi_chip2chip_ch0_ctrl_inst_n_9;
  wire axi_chip2chip_decoder_inst_n_30;
  wire axi_chip2chip_r_fifo_inst_n_23;
  wire axi_chip2chip_r_fifo_inst_n_24;
  wire axi_chip2chip_r_fifo_inst_n_25;
  wire axi_chip2chip_r_fifo_inst_n_26;
  wire axi_chip2chip_r_fifo_inst_n_27;
  wire axi_chip2chip_r_fifo_inst_n_28;
  wire axi_chip2chip_r_fifo_inst_n_29;
  wire axi_chip2chip_r_fifo_inst_n_30;
  wire axi_chip2chip_r_fifo_inst_n_31;
  wire axi_chip2chip_r_fifo_inst_n_32;
  wire axi_chip2chip_r_fifo_inst_n_33;
  wire axi_chip2chip_r_fifo_inst_n_34;
  wire axi_chip2chip_r_fifo_inst_n_35;
  wire \axi_chip2chip_unpacker_inst/p_0_in ;
  wire \axi_lite_rx_gen.axi_lite_rx_data_valid ;
  wire axi_lite_rx_valid;
  wire [9:0]br_ch_data;
  wire br_ch_fc;
  wire \calib_intr_gen.tx_ch0_data_reg[3] ;
  wire \calib_intr_gen.tx_ch0_valid_reg ;
  wire \calib_intr_gen.tx_ch0_valid_reg_0 ;
  wire [3:1]calib_pattern;
  wire clk_ph_out;
  wire [33:0]data_out;
  wire [42:0]din;
  wire [51:0]dout;
  wire empty;
  wire fifo_empty;
  wire fifo_empty_2;
  wire fifo_re;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ;
  wire int_ch0_ready;
  wire int_ch1_ready;
  wire int_ch1_ready5__1;
  wire int_ch2_ready;
  wire m_aclk;
  wire m_aresetn;
  wire [51:0]\m_axi_araddr[31] ;
  wire m_axi_arready;
  wire m_axi_arvalid;
  wire m_axi_awready;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [9:0]\m_axi_bresp[1] ;
  wire m_axi_bvalid;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [37:0]\m_axi_wdata[31] ;
  wire m_axi_wready;
  wire m_axi_wvalid;
  wire p_12_in;
  wire rd_en;
  wire [25:0]rx_dec_data;
  wire rx_intr_data;
  wire rx_phy_ready;
  wire rx_phy_ready_reg;
  wire [4:0]rx_user_data_flop;
  wire rx_user_data_valid_flop;
  wire rx_user_reset;
  wire send_ch0;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[10] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[11] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[12] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[13] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[14] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[15] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[16] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[17] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[18] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[19] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[20] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[21] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[22] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[23] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[24] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[25] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[26] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[27] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[28] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[29] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[2] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[30] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[31] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[32] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[33] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[3] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[5] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[6] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[7] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[8] ;
  wire \sio_io_stage.rx_user_data_flop_reg_n_0_[9] ;
  wire [33:0]tdm_data_out;
  wire [32:32]tdm_data_out47_out;
  wire [26:26]tx_ch0_tdm_data;
  wire tx_ch0_valid;
  wire [1:0]tx_phy_ctrl;
  wire \tx_phy_ctrl_reg[0] ;
  wire \tx_phy_ctrl_reg[0]_0 ;
  wire \tx_phy_ctrl_reg[1] ;
  wire tx_phy_ready;
  wire [31:0]unpack_data_in;
  wire wd_ch_data_valid;

  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo axi_chip2chip_ar_fifo_inst
       (.Q(rx_dec_data),
        .ar_ch_data_valid(ar_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .m_aclk(m_aclk),
        .\m_axi_araddr[31] (\m_axi_araddr[31] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .prog_full(\axi_chip2chip_async_fifo_inst/prog_full_int ),
        .rst(aw_fifo_reset),
        .rx_user_reset(rx_user_reset),
        .wr_rst_busy(\axi_chip2chip_async_fifo_inst/wr_rst_busy ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo__xdcDup__1 axi_chip2chip_aw_fifo_inst
       (.Q(rx_dec_data),
        .aw_ch_data_valid(aw_ch_data_valid),
        .clk_ph_out(clk_ph_out),
        .dout(dout),
        .m_aclk(m_aclk),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .prog_full(\axi_chip2chip_async_fifo_inst/prog_full_int_1 ),
        .rst(aw_fifo_reset),
        .rx_user_reset(rx_user_reset),
        .wr_rst_busy(\axi_chip2chip_async_fifo_inst/wr_rst_busy_0 ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_b_fifo axi_chip2chip_b_fifo_inst
       (.Q(br_ch_fc),
        .clk_ph_out(clk_ph_out),
        .dout(br_ch_data),
        .empty(fifo_empty),
        .int_ch1_ready5__1(int_ch1_ready5__1),
        .m_aclk(m_aclk),
        .m_axi_bready(m_axi_bready),
        .\m_axi_bresp[1] (\m_axi_bresp[1] ),
        .m_axi_bvalid(m_axi_bvalid),
        .out(aw_fifo_reset_axi_clk_slv),
        .rd_en(fifo_re),
        .tx_phy_ready(tx_phy_ready));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_ch0_ctrl axi_chip2chip_ch0_ctrl_inst
       (.AR(AR),
        .D({axi_chip2chip_ch0_ctrl_inst_n_10,axi_chip2chip_ch0_ctrl_inst_n_11,axi_chip2chip_ch0_ctrl_inst_n_12,axi_chip2chip_ch0_ctrl_inst_n_13,axi_chip2chip_ch0_ctrl_inst_n_14,axi_chip2chip_ch0_ctrl_inst_n_15,axi_chip2chip_ch0_ctrl_inst_n_16,axi_chip2chip_ch0_ctrl_inst_n_17,axi_chip2chip_ch0_ctrl_inst_n_18,axi_chip2chip_ch0_ctrl_inst_n_19,axi_chip2chip_ch0_ctrl_inst_n_20,axi_chip2chip_ch0_ctrl_inst_n_21,axi_chip2chip_ch0_ctrl_inst_n_22,axi_chip2chip_ch0_ctrl_inst_n_23,axi_chip2chip_ch0_ctrl_inst_n_24,axi_chip2chip_ch0_ctrl_inst_n_25,axi_chip2chip_ch0_ctrl_inst_n_26,axi_chip2chip_ch0_ctrl_inst_n_27,axi_chip2chip_ch0_ctrl_inst_n_28}),
        .E(E),
        .Q(calib_pattern),
        .SR(SR),
        .axi_c2c_m2s_intr_out(axi_c2c_m2s_intr_out),
        .axi_c2c_s2m_intr_in(axi_c2c_s2m_intr_in),
        .\axi_lite_rx_gen.axi_lite_rx_data_valid (\axi_lite_rx_gen.axi_lite_rx_data_valid ),
        .axi_lite_rx_valid(axi_lite_rx_valid),
        .\calib_intr_gen.tx_ch0_data_reg[3]_0 (\calib_intr_gen.tx_ch0_data_reg[3] ),
        .\calib_intr_gen.tx_ch0_data_reg[3]_1 (tx_ch0_valid),
        .\calib_intr_gen.tx_ch0_valid_reg_0 (\calib_intr_gen.tx_ch0_valid_reg ),
        .\calib_intr_gen.tx_ch0_valid_reg_1 (\calib_intr_gen.tx_ch0_valid_reg_0 ),
        .clk_ph_out(clk_ph_out),
        .\data_out_reg[19] (rx_dec_data[19:0]),
        .\data_out_reg[19]_0 (rx_intr_data),
        .dout(unpack_data_in[31:22]),
        .empty(empty),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (\axi_chip2chip_async_fifo_inst/prog_full_int ),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg_0 (\axi_chip2chip_async_fifo_inst/prog_full_int_1 ),
        .\gen_rd_b.doutb_reg_reg[19] (Q),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] ),
        .\gen_rst_ic.wr_rst_busy_ic_reg (\axi_chip2chip_async_fifo_inst/wr_rst_busy ),
        .\gen_rst_ic.wr_rst_busy_ic_reg_0 (\axi_chip2chip_async_fifo_inst/wr_rst_busy_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg (axi_chip2chip_r_fifo_inst_n_25),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (axi_chip2chip_r_fifo_inst_n_27),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (axi_chip2chip_r_fifo_inst_n_28),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (axi_chip2chip_r_fifo_inst_n_29),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (axi_chip2chip_r_fifo_inst_n_30),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (axi_chip2chip_r_fifo_inst_n_31),
        .\gen_wr_a.gen_word_narrow.mem_reg_5 (axi_chip2chip_r_fifo_inst_n_32),
        .\gen_wr_a.gen_word_narrow.mem_reg_6 (axi_chip2chip_r_fifo_inst_n_33),
        .\gen_wr_a.gen_word_narrow.mem_reg_7 (axi_chip2chip_r_fifo_inst_n_34),
        .\gen_wr_a.gen_word_narrow.mem_reg_8 (axi_chip2chip_r_fifo_inst_n_35),
        .int_ch0_ready(int_ch0_ready),
        .int_ch0_ready_reg(axi_chip2chip_ch0_ctrl_inst_n_9),
        .int_ch1_ready(int_ch1_ready),
        .int_ch2_ready(int_ch2_ready),
        .m_aclk(m_aclk),
        .m_aresetn(m_aresetn),
        .p_0_in(\axi_chip2chip_unpacker_inst/p_0_in ),
        .prog_full(\axi_chip2chip_async_fifo_inst/prog_full_int_4 ),
        .rd_en(rd_en),
        .rx_user_reset(rx_user_reset),
        .send_ch0(send_ch0),
        .sync_reset_out_reg(D),
        .\tdm_data_out_reg[10] (axi_chip2chip_ch0_ctrl_inst_n_34),
        .\tdm_data_out_reg[11] (axi_chip2chip_ch0_ctrl_inst_n_35),
        .\tdm_data_out_reg[12] (axi_chip2chip_ch0_ctrl_inst_n_36),
        .\tdm_data_out_reg[13] (axi_chip2chip_ch0_ctrl_inst_n_37),
        .\tdm_data_out_reg[14] (axi_chip2chip_ch0_ctrl_inst_n_38),
        .\tdm_data_out_reg[15] (axi_chip2chip_ch0_ctrl_inst_n_39),
        .\tdm_data_out_reg[30] (tx_ch0_tdm_data),
        .\tdm_data_out_reg[6] (axi_chip2chip_ch0_ctrl_inst_n_30),
        .\tdm_data_out_reg[7] (axi_chip2chip_ch0_ctrl_inst_n_31),
        .\tdm_data_out_reg[8] (axi_chip2chip_ch0_ctrl_inst_n_32),
        .\tdm_data_out_reg[9] (axi_chip2chip_ch0_ctrl_inst_n_33),
        .tx_phy_ctrl(tx_phy_ctrl),
        .\tx_phy_ctrl_reg[0] (\tx_phy_ctrl_reg[0] ),
        .\tx_phy_ctrl_reg[0]_0 (\tx_phy_ctrl_reg[0]_0 ),
        .\tx_phy_ctrl_reg[1] (\tx_phy_ctrl_reg[1] ),
        .wr_rst_busy(\axi_chip2chip_async_fifo_inst/wr_rst_busy_3 ));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_decoder axi_chip2chip_decoder_inst
       (.Q({\sio_io_stage.rx_user_data_flop_reg_n_0_[33] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[32] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[31] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[30] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[29] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[28] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[27] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[26] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[25] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[24] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[23] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[22] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[21] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[20] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[19] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[18] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[17] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[16] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[15] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[14] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[13] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[12] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[11] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[10] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[9] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[8] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[7] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[6] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[5] ,rx_user_data_flop[4],\sio_io_stage.rx_user_data_flop_reg_n_0_[3] ,\sio_io_stage.rx_user_data_flop_reg_n_0_[2] ,rx_user_data_flop[1:0]}),
        .ar_ch_data_valid(ar_ch_data_valid),
        .aw_ch_data_valid(aw_ch_data_valid),
        .\axi_lite_rx_gen.axi_lite_rx_data_valid (\axi_lite_rx_gen.axi_lite_rx_data_valid ),
        .clk_ph_out(clk_ph_out),
        .int_ch2_ready_reg({br_ch_fc,axi_chip2chip_decoder_inst_n_30}),
        .\intr_data_reg[3] (rx_intr_data),
        .\mux_by_2.pack_reg0_reg[25] (rx_dec_data),
        .rx_phy_ready(rx_phy_ready),
        .rx_user_data_valid_flop(rx_user_data_valid_flop),
        .rx_user_reset(rx_user_reset),
        .wd_ch_data_valid(wd_ch_data_valid));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo__parameterized1 axi_chip2chip_r_fifo_inst
       (.D({axi_chip2chip_r_fifo_inst_n_23,axi_chip2chip_r_fifo_inst_n_24}),
        .Q(calib_pattern[3:2]),
        .clk_ph_out(clk_ph_out),
        .\ctrl_info_reg[0] (axi_chip2chip_decoder_inst_n_30),
        .din(din),
        .dout({unpack_data_in[31:22],unpack_data_in[9:0]}),
        .empty(fifo_empty_2),
        .int_ch1_ready(int_ch1_ready),
        .m_aclk(m_aclk),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .\mux_by_2.data_count_reg[0] (axi_chip2chip_r_fifo_inst_n_26),
        .out(aw_fifo_reset_axi_clk_slv),
        .p_0_in(\axi_chip2chip_unpacker_inst/p_0_in ),
        .p_12_in(p_12_in),
        .rx_user_reset(rx_user_reset),
        .tdm_data_out47_out(tdm_data_out47_out),
        .\tdm_data_out_reg[16] (axi_chip2chip_r_fifo_inst_n_25),
        .\tdm_data_out_reg[17] (axi_chip2chip_r_fifo_inst_n_27),
        .\tdm_data_out_reg[18] (axi_chip2chip_r_fifo_inst_n_28),
        .\tdm_data_out_reg[19] (axi_chip2chip_r_fifo_inst_n_29),
        .\tdm_data_out_reg[20] (axi_chip2chip_r_fifo_inst_n_30),
        .\tdm_data_out_reg[21] (axi_chip2chip_r_fifo_inst_n_31),
        .\tdm_data_out_reg[22] (axi_chip2chip_r_fifo_inst_n_32),
        .\tdm_data_out_reg[23] (axi_chip2chip_r_fifo_inst_n_33),
        .\tdm_data_out_reg[24] (axi_chip2chip_r_fifo_inst_n_34),
        .\tdm_data_out_reg[25] (axi_chip2chip_r_fifo_inst_n_35),
        .tx_phy_ready(tx_phy_ready));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell__parameterized0 axi_chip2chip_sync_cell_slv_rst_axi_clk_xpm
       (.m_aclk(m_aclk),
        .out(aw_fifo_reset_axi_clk_slv),
        .rst(aw_fifo_reset));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_tdm axi_chip2chip_tdm_inst
       (.D({axi_chip2chip_ch0_ctrl_inst_n_10,axi_chip2chip_ch0_ctrl_inst_n_11,axi_chip2chip_ch0_ctrl_inst_n_12,axi_chip2chip_ch0_ctrl_inst_n_13,axi_chip2chip_r_fifo_inst_n_23,axi_chip2chip_r_fifo_inst_n_24,axi_chip2chip_ch0_ctrl_inst_n_14,axi_chip2chip_ch0_ctrl_inst_n_15,axi_chip2chip_ch0_ctrl_inst_n_16,axi_chip2chip_ch0_ctrl_inst_n_17,axi_chip2chip_ch0_ctrl_inst_n_18,axi_chip2chip_ch0_ctrl_inst_n_19,axi_chip2chip_ch0_ctrl_inst_n_20,axi_chip2chip_ch0_ctrl_inst_n_21,axi_chip2chip_ch0_ctrl_inst_n_22,axi_chip2chip_ch0_ctrl_inst_n_23,axi_chip2chip_ch0_ctrl_inst_n_24,axi_chip2chip_ch0_ctrl_inst_n_25,axi_chip2chip_ch0_ctrl_inst_n_26,axi_chip2chip_ch0_ctrl_inst_n_27,axi_chip2chip_ch0_ctrl_inst_n_28}),
        .Q(calib_pattern[1]),
        .\calib_intr_gen.cal_nibble_reg[0] (axi_chip2chip_ch0_ctrl_inst_n_32),
        .\calib_intr_gen.cal_nibble_reg[0]_0 (axi_chip2chip_ch0_ctrl_inst_n_36),
        .\calib_intr_gen.cal_nibble_reg[1] (axi_chip2chip_ch0_ctrl_inst_n_33),
        .\calib_intr_gen.cal_nibble_reg[1]_0 (axi_chip2chip_ch0_ctrl_inst_n_37),
        .\calib_intr_gen.cal_nibble_reg[2] (axi_chip2chip_ch0_ctrl_inst_n_30),
        .\calib_intr_gen.cal_nibble_reg[2]_0 (axi_chip2chip_ch0_ctrl_inst_n_34),
        .\calib_intr_gen.cal_nibble_reg[2]_1 (axi_chip2chip_ch0_ctrl_inst_n_38),
        .\calib_intr_gen.cal_nibble_reg[3] (axi_chip2chip_ch0_ctrl_inst_n_31),
        .\calib_intr_gen.cal_nibble_reg[3]_0 (axi_chip2chip_ch0_ctrl_inst_n_35),
        .\calib_intr_gen.cal_nibble_reg[3]_1 (axi_chip2chip_ch0_ctrl_inst_n_39),
        .\calib_intr_gen.send_ch0_reg (axi_chip2chip_ch0_ctrl_inst_n_9),
        .\calib_intr_gen.tx_ch0_data_reg[26] (tx_ch0_tdm_data),
        .clk_ph_out(clk_ph_out),
        .dout(br_ch_data),
        .empty(fifo_empty_2),
        .\gen_fwft.empty_fwft_i_reg (fifo_empty),
        .\gen_wr_a.gen_word_narrow.mem_reg (unpack_data_in[9:0]),
        .int_ch0_ready(int_ch0_ready),
        .int_ch1_ready(int_ch1_ready),
        .int_ch1_ready5__1(int_ch1_ready5__1),
        .int_ch2_ready(int_ch2_ready),
        .\mux_by_2.data_count_reg[0] (axi_chip2chip_r_fifo_inst_n_26),
        .p_12_in(p_12_in),
        .rd_en(fifo_re),
        .rx_user_reset(rx_user_reset),
        .send_ch0(send_ch0),
        .\sio_io_stage.tdm_user_data_flop_reg[33] ({tdm_data_out[33:30],tdm_data_out[27:0]}),
        .tdm_data_out47_out(tdm_data_out47_out),
        .tx_ch0_valid(tx_ch0_valid),
        .tx_phy_ready(tx_phy_ready));
  v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_awr_fifo__parameterized0 axi_chip2chip_w_fifo_inst
       (.clk_ph_out(clk_ph_out),
        .\data_out_reg[18] (rx_dec_data[18:0]),
        .m_aclk(m_aclk),
        .\m_axi_wdata[31] (\m_axi_wdata[31] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .prog_full(\axi_chip2chip_async_fifo_inst/prog_full_int_4 ),
        .rst(aw_fifo_reset),
        .rx_user_reset(rx_user_reset),
        .wd_ch_data_valid(wd_ch_data_valid),
        .wr_rst_busy(\axi_chip2chip_async_fifo_inst/wr_rst_busy_3 ));
  FDPE \rst_cntrl_lnk_hndlr_dsbl.aw_fifo_reset_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(rx_phy_ready_reg),
        .PRE(AR),
        .Q(aw_fifo_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[0]),
        .Q(rx_user_data_flop[0]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[10]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[10] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[11]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[11] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[12]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[12] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[13]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[13] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[14]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[14] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[15]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[15] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[16]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[16] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[17]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[17] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[18]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[18] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[19]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[19] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[1]),
        .Q(rx_user_data_flop[1]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[20]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[20] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[21]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[21] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[22]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[22] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[23]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[23] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[24]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[24] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[25]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[25] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[26]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[26] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[27]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[27] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[28] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[28]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[28] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[29] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[29]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[29] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[2]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[2] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[30]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[30] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[31]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[31] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[32]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[32] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[33]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[33] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[3]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[3] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[4]),
        .Q(rx_user_data_flop[4]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[5]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[5] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[6]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[6] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[7]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[7] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[8]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[8] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_flop_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(data_out[9]),
        .Q(\sio_io_stage.rx_user_data_flop_reg_n_0_[9] ),
        .R(rx_user_reset));
  FDRE \sio_io_stage.rx_user_data_valid_flop_reg 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_user_data_valid_flop),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[0]),
        .Q(\axi_c2c_selio_tx_data_out[16] [0]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[10]),
        .Q(\axi_c2c_selio_tx_data_out[16] [10]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[11]),
        .Q(\axi_c2c_selio_tx_data_out[16] [11]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[12]),
        .Q(\axi_c2c_selio_tx_data_out[16] [12]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[13]),
        .Q(\axi_c2c_selio_tx_data_out[16] [13]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[14]),
        .Q(\axi_c2c_selio_tx_data_out[16] [14]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[15]),
        .Q(\axi_c2c_selio_tx_data_out[16] [15]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[16]),
        .Q(\axi_c2c_selio_tx_data_out[16] [16]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[17]),
        .Q(\axi_c2c_selio_tx_data_out[16] [17]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[18]),
        .Q(\axi_c2c_selio_tx_data_out[16] [18]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[19]),
        .Q(\axi_c2c_selio_tx_data_out[16] [19]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[1]),
        .Q(\axi_c2c_selio_tx_data_out[16] [1]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[20]),
        .Q(\axi_c2c_selio_tx_data_out[16] [20]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[21]),
        .Q(\axi_c2c_selio_tx_data_out[16] [21]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[22]),
        .Q(\axi_c2c_selio_tx_data_out[16] [22]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[23]),
        .Q(\axi_c2c_selio_tx_data_out[16] [23]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[24]),
        .Q(\axi_c2c_selio_tx_data_out[16] [24]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[25]),
        .Q(\axi_c2c_selio_tx_data_out[16] [25]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[26]),
        .Q(\axi_c2c_selio_tx_data_out[16] [26]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[27]),
        .Q(\axi_c2c_selio_tx_data_out[16] [27]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[2]),
        .Q(\axi_c2c_selio_tx_data_out[16] [2]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[30]),
        .Q(\axi_c2c_selio_tx_data_out[16] [28]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[31]),
        .Q(\axi_c2c_selio_tx_data_out[16] [29]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[32]),
        .Q(\axi_c2c_selio_tx_data_out[16] [30]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[33]),
        .Q(\axi_c2c_selio_tx_data_out[16] [31]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[3]),
        .Q(\axi_c2c_selio_tx_data_out[16] [3]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[4]),
        .Q(\axi_c2c_selio_tx_data_out[16] [4]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[5]),
        .Q(\axi_c2c_selio_tx_data_out[16] [5]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[6]),
        .Q(\axi_c2c_selio_tx_data_out[16] [6]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[7]),
        .Q(\axi_c2c_selio_tx_data_out[16] [7]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[8]),
        .Q(\axi_c2c_selio_tx_data_out[16] [8]),
        .R(rx_user_reset));
  FDRE \sio_io_stage.tdm_user_data_flop_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(tdm_data_out[9]),
        .Q(\axi_c2c_selio_tx_data_out[16] [9]),
        .R(rx_user_reset));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell
   (D,
    axi_c2c_s2m_intr_in,
    clk_ph_out);
  output [3:0]D;
  input [3:0]axi_c2c_s2m_intr_in;
  input clk_ph_out;

  wire [3:0]axi_c2c_s2m_intr_in;
  wire clk_ph_out;
  (* async_reg = "true" *) wire [3:0]sync_flop_0;
  (* async_reg = "true" *) wire [3:0]sync_flop_1;
  (* async_reg = "true" *) wire [3:0]sync_flop_2;
  (* async_reg = "true" *) wire [3:0]sync_flop_3;
  (* async_reg = "true" *) wire [3:0]sync_flop_4;
  (* async_reg = "true" *) wire [3:0]sync_flop_5;
  (* async_reg = "true" *) wire [3:0]sync_flop_6;

  assign D[3:0] = sync_flop_2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(axi_c2c_s2m_intr_in[0]),
        .Q(sync_flop_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(axi_c2c_s2m_intr_in[1]),
        .Q(sync_flop_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(axi_c2c_s2m_intr_in[2]),
        .Q(sync_flop_0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(axi_c2c_s2m_intr_in[3]),
        .Q(sync_flop_0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_0[0]),
        .Q(sync_flop_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_0[1]),
        .Q(sync_flop_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_0[2]),
        .Q(sync_flop_1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_0[3]),
        .Q(sync_flop_1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_1[0]),
        .Q(sync_flop_2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_1[1]),
        .Q(sync_flop_2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_1[2]),
        .Q(sync_flop_2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_1[3]),
        .Q(sync_flop_2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_2[0]),
        .Q(sync_flop_3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_2[1]),
        .Q(sync_flop_3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_2[2]),
        .Q(sync_flop_3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_2[3]),
        .Q(sync_flop_3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_3[0]),
        .Q(sync_flop_4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_3[1]),
        .Q(sync_flop_4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_3[2]),
        .Q(sync_flop_4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_3[3]),
        .Q(sync_flop_4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_4[0]),
        .Q(sync_flop_5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_4[1]),
        .Q(sync_flop_5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_4[2]),
        .Q(sync_flop_5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_4[3]),
        .Q(sync_flop_5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_5[0]),
        .Q(sync_flop_6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_5[1]),
        .Q(sync_flop_6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_5[2]),
        .Q(sync_flop_6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(sync_flop_5[3]),
        .Q(sync_flop_6[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_sync_cell" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell_16
   (D,
    Q,
    m_aclk);
  output [3:0]D;
  input [3:0]Q;
  input m_aclk;

  wire [3:0]Q;
  wire m_aclk;
  (* async_reg = "true" *) wire [3:0]sync_flop_0;
  (* async_reg = "true" *) wire [3:0]sync_flop_1;
  (* async_reg = "true" *) wire [3:0]sync_flop_2;
  (* async_reg = "true" *) wire [3:0]sync_flop_3;
  (* async_reg = "true" *) wire [3:0]sync_flop_4;
  (* async_reg = "true" *) wire [3:0]sync_flop_5;
  (* async_reg = "true" *) wire [3:0]sync_flop_6;

  assign D[3:0] = sync_flop_2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(sync_flop_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(sync_flop_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(sync_flop_0[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(sync_flop_0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_0[0]),
        .Q(sync_flop_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_0[1]),
        .Q(sync_flop_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_0[2]),
        .Q(sync_flop_1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_0[3]),
        .Q(sync_flop_1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_1[0]),
        .Q(sync_flop_2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_1[1]),
        .Q(sync_flop_2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_1[2]),
        .Q(sync_flop_2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_1[3]),
        .Q(sync_flop_2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_2[0]),
        .Q(sync_flop_3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_2[1]),
        .Q(sync_flop_3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_2[2]),
        .Q(sync_flop_3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_2[3]),
        .Q(sync_flop_3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_3[0]),
        .Q(sync_flop_4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_3[1]),
        .Q(sync_flop_4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_3[2]),
        .Q(sync_flop_4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_3[3]),
        .Q(sync_flop_4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_4[0]),
        .Q(sync_flop_5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_4[1]),
        .Q(sync_flop_5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_4[2]),
        .Q(sync_flop_5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_4[3]),
        .Q(sync_flop_5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_5[0]),
        .Q(sync_flop_6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_5[1]),
        .Q(sync_flop_6[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[2] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_5[2]),
        .Q(sync_flop_6[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[3] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_5[3]),
        .Q(sync_flop_6[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_sync_cell" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell__parameterized0
   (out,
    rst,
    m_aclk);
  output out;
  input rst;
  input m_aclk;

  wire m_aclk;
  wire rst;
  (* async_reg = "true" *) wire sync_flop_0;
  (* async_reg = "true" *) wire sync_flop_1;
  (* async_reg = "true" *) wire sync_flop_2;
  (* async_reg = "true" *) wire sync_flop_3;
  (* async_reg = "true" *) wire sync_flop_4;
  (* async_reg = "true" *) wire sync_flop_5;
  (* async_reg = "true" *) wire sync_flop_6;

  assign out = sync_flop_1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(rst),
        .Q(sync_flop_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_0),
        .Q(sync_flop_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_1),
        .Q(sync_flop_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_2),
        .Q(sync_flop_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_3),
        .Q(sync_flop_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_4),
        .Q(sync_flop_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_5),
        .Q(sync_flop_6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_sync_cell" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell__parameterized0_48
   (out,
    rst,
    m_axi_lite_aclk);
  output out;
  input rst;
  input m_axi_lite_aclk;

  wire m_axi_lite_aclk;
  wire rst;
  (* async_reg = "true" *) wire sync_flop_0;
  (* async_reg = "true" *) wire sync_flop_1;
  (* async_reg = "true" *) wire sync_flop_2;
  (* async_reg = "true" *) wire sync_flop_3;
  (* async_reg = "true" *) wire sync_flop_4;
  (* async_reg = "true" *) wire sync_flop_5;
  (* async_reg = "true" *) wire sync_flop_6;

  assign out = sync_flop_1;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(rst),
        .Q(sync_flop_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_flop_0),
        .Q(sync_flop_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_flop_1),
        .Q(sync_flop_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_flop_2),
        .Q(sync_flop_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_flop_3),
        .Q(sync_flop_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_flop_4),
        .Q(sync_flop_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(m_axi_lite_aclk),
        .CE(1'b1),
        .D(sync_flop_5),
        .Q(sync_flop_6),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_sync_cell" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_sync_cell__parameterized1
   (D,
    sync_reset_out_reg,
    in0,
    m_aclk);
  output [1:0]D;
  output sync_reset_out_reg;
  input [1:0]in0;
  input m_aclk;

  wire [1:0]in0;
  wire m_aclk;
  (* async_reg = "true" *) wire [1:0]sync_flop_0;
  (* async_reg = "true" *) wire [1:0]sync_flop_1;
  (* async_reg = "true" *) wire [1:0]sync_flop_2;
  (* async_reg = "true" *) wire [1:0]sync_flop_3;
  (* async_reg = "true" *) wire [1:0]sync_flop_4;
  (* async_reg = "true" *) wire [1:0]sync_flop_5;
  (* async_reg = "true" *) wire [1:0]sync_flop_6;
  wire sync_reset_out_reg;

  assign D[1:0] = sync_flop_2;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0[0]),
        .Q(sync_flop_0[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_0_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(in0[1]),
        .Q(sync_flop_0[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_0[0]),
        .Q(sync_flop_1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_1_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_0[1]),
        .Q(sync_flop_1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_1[0]),
        .Q(sync_flop_2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_2_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_1[1]),
        .Q(sync_flop_2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_2[0]),
        .Q(sync_flop_3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_3_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_2[1]),
        .Q(sync_flop_3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_3[0]),
        .Q(sync_flop_4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_4_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_3[1]),
        .Q(sync_flop_4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_4[0]),
        .Q(sync_flop_5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_5_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_4[1]),
        .Q(sync_flop_5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[0] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_5[0]),
        .Q(sync_flop_6[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \sync_flop_6_reg[1] 
       (.C(m_aclk),
        .CE(1'b1),
        .D(sync_flop_5[1]),
        .Q(sync_flop_6[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sync_reset_flop[7]_i_1 
       (.I0(sync_flop_2[1]),
        .O(sync_reset_out_reg));
endmodule

module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_tdm
   (int_ch0_ready,
    int_ch1_ready,
    int_ch2_ready,
    rd_en,
    tdm_data_out47_out,
    \sio_io_stage.tdm_user_data_flop_reg[33] ,
    rx_user_reset,
    \calib_intr_gen.send_ch0_reg ,
    clk_ph_out,
    empty,
    Q,
    tx_ch0_valid,
    \gen_fwft.empty_fwft_i_reg ,
    send_ch0,
    p_12_in,
    int_ch1_ready5__1,
    tx_phy_ready,
    \calib_intr_gen.tx_ch0_data_reg[26] ,
    \calib_intr_gen.cal_nibble_reg[2] ,
    dout,
    \mux_by_2.data_count_reg[0] ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \calib_intr_gen.cal_nibble_reg[3] ,
    \calib_intr_gen.cal_nibble_reg[0] ,
    \calib_intr_gen.cal_nibble_reg[1] ,
    \calib_intr_gen.cal_nibble_reg[2]_0 ,
    \calib_intr_gen.cal_nibble_reg[3]_0 ,
    \calib_intr_gen.cal_nibble_reg[0]_0 ,
    \calib_intr_gen.cal_nibble_reg[1]_0 ,
    \calib_intr_gen.cal_nibble_reg[2]_1 ,
    \calib_intr_gen.cal_nibble_reg[3]_1 ,
    D);
  output int_ch0_ready;
  output int_ch1_ready;
  output int_ch2_ready;
  output rd_en;
  output [0:0]tdm_data_out47_out;
  output [31:0]\sio_io_stage.tdm_user_data_flop_reg[33] ;
  input rx_user_reset;
  input \calib_intr_gen.send_ch0_reg ;
  input clk_ph_out;
  input empty;
  input [0:0]Q;
  input tx_ch0_valid;
  input \gen_fwft.empty_fwft_i_reg ;
  input send_ch0;
  input p_12_in;
  input int_ch1_ready5__1;
  input tx_phy_ready;
  input [0:0]\calib_intr_gen.tx_ch0_data_reg[26] ;
  input \calib_intr_gen.cal_nibble_reg[2] ;
  input [9:0]dout;
  input \mux_by_2.data_count_reg[0] ;
  input [9:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  input \calib_intr_gen.cal_nibble_reg[3] ;
  input \calib_intr_gen.cal_nibble_reg[0] ;
  input \calib_intr_gen.cal_nibble_reg[1] ;
  input \calib_intr_gen.cal_nibble_reg[2]_0 ;
  input \calib_intr_gen.cal_nibble_reg[3]_0 ;
  input \calib_intr_gen.cal_nibble_reg[0]_0 ;
  input \calib_intr_gen.cal_nibble_reg[1]_0 ;
  input \calib_intr_gen.cal_nibble_reg[2]_1 ;
  input \calib_intr_gen.cal_nibble_reg[3]_1 ;
  input [20:0]D;

  wire [20:0]D;
  wire [0:0]Q;
  wire \calib_intr_gen.cal_nibble_reg[0] ;
  wire \calib_intr_gen.cal_nibble_reg[0]_0 ;
  wire \calib_intr_gen.cal_nibble_reg[1] ;
  wire \calib_intr_gen.cal_nibble_reg[1]_0 ;
  wire \calib_intr_gen.cal_nibble_reg[2] ;
  wire \calib_intr_gen.cal_nibble_reg[2]_0 ;
  wire \calib_intr_gen.cal_nibble_reg[2]_1 ;
  wire \calib_intr_gen.cal_nibble_reg[3] ;
  wire \calib_intr_gen.cal_nibble_reg[3]_0 ;
  wire \calib_intr_gen.cal_nibble_reg[3]_1 ;
  wire \calib_intr_gen.send_ch0_reg ;
  wire [0:0]\calib_intr_gen.tx_ch0_data_reg[26] ;
  wire clk_ph_out;
  wire [9:0]dout;
  wire empty;
  wire \gen_fwft.empty_fwft_i_reg ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire int_ch0_ready;
  wire int_ch1_ready;
  wire int_ch1_ready5__1;
  wire int_ch1_ready_i_4_n_0;
  wire int_ch2_ready;
  wire \mux_by_2.data_count_reg[0] ;
  wire next_int_ch1_ready;
  wire next_int_ch2_ready;
  wire p_12_in;
  wire p_1_in;
  wire rd_en;
  wire rx_user_reset;
  wire send_ch0;
  wire [31:0]\sio_io_stage.tdm_user_data_flop_reg[33] ;
  wire [3:0]slot_count;
  wire \slot_count[0]_i_1_n_0 ;
  wire \slot_count[1]_i_1_n_0 ;
  wire \slot_count[2]_i_1_n_0 ;
  wire \slot_count[3]_i_1_n_0 ;
  wire [0:0]tdm_data_out47_out;
  wire \tdm_data_out[10]_i_1_n_0 ;
  wire \tdm_data_out[11]_i_1_n_0 ;
  wire \tdm_data_out[12]_i_1_n_0 ;
  wire \tdm_data_out[13]_i_1_n_0 ;
  wire \tdm_data_out[14]_i_1_n_0 ;
  wire \tdm_data_out[15]_i_1_n_0 ;
  wire \tdm_data_out[5]_i_1_n_0 ;
  wire \tdm_data_out[6]_i_1_n_0 ;
  wire \tdm_data_out[7]_i_1_n_0 ;
  wire \tdm_data_out[8]_i_1_n_0 ;
  wire \tdm_data_out[9]_i_1_n_0 ;
  wire tx_ch0_valid;
  wire tx_phy_ready;

  LUT2 #(
    .INIT(4'h2)) 
    \gnuram_async_fifo.xpm_fifo_base_inst_i_2__0 
       (.I0(int_ch2_ready),
        .I1(\gen_fwft.empty_fwft_i_reg ),
        .O(rd_en));
  FDRE int_ch0_ready_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\calib_intr_gen.send_ch0_reg ),
        .Q(int_ch0_ready),
        .R(rx_user_reset));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h2200F200)) 
    int_ch1_ready_i_1
       (.I0(p_1_in),
        .I1(int_ch1_ready5__1),
        .I2(int_ch1_ready_i_4_n_0),
        .I3(p_12_in),
        .I4(send_ch0),
        .O(next_int_ch1_ready));
  LUT6 #(
    .INIT(64'h0001004000100100)) 
    int_ch1_ready_i_2
       (.I0(send_ch0),
        .I1(slot_count[1]),
        .I2(slot_count[0]),
        .I3(slot_count[2]),
        .I4(slot_count[3]),
        .I5(tx_phy_ready),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hEABAFFBF0003FCFF)) 
    int_ch1_ready_i_4
       (.I0(send_ch0),
        .I1(slot_count[1]),
        .I2(slot_count[0]),
        .I3(slot_count[2]),
        .I4(slot_count[3]),
        .I5(tx_phy_ready),
        .O(int_ch1_ready_i_4_n_0));
  FDRE int_ch1_ready_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(next_int_ch1_ready),
        .Q(int_ch1_ready),
        .R(rx_user_reset));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hFF020000)) 
    int_ch2_ready_i_1
       (.I0(int_ch1_ready_i_4_n_0),
        .I1(send_ch0),
        .I2(p_12_in),
        .I3(p_1_in),
        .I4(int_ch1_ready5__1),
        .O(next_int_ch2_ready));
  FDRE int_ch2_ready_reg
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(next_int_ch2_ready),
        .Q(int_ch2_ready),
        .R(rx_user_reset));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \slot_count[0]_i_1 
       (.I0(slot_count[0]),
        .I1(tx_phy_ready),
        .I2(send_ch0),
        .O(\slot_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555000055FFA200)) 
    \slot_count[1]_i_1 
       (.I0(tx_phy_ready),
        .I1(slot_count[3]),
        .I2(slot_count[2]),
        .I3(slot_count[0]),
        .I4(slot_count[1]),
        .I5(send_ch0),
        .O(\slot_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h44446CCC)) 
    \slot_count[2]_i_1 
       (.I0(tx_phy_ready),
        .I1(slot_count[2]),
        .I2(slot_count[0]),
        .I3(slot_count[1]),
        .I4(send_ch0),
        .O(\slot_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55557FDF00008000)) 
    \slot_count[3]_i_1 
       (.I0(tx_phy_ready),
        .I1(slot_count[2]),
        .I2(slot_count[0]),
        .I3(slot_count[1]),
        .I4(send_ch0),
        .I5(slot_count[3]),
        .O(\slot_count[3]_i_1_n_0 ));
  FDRE \slot_count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\slot_count[0]_i_1_n_0 ),
        .Q(slot_count[0]),
        .R(rx_user_reset));
  FDRE \slot_count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\slot_count[1]_i_1_n_0 ),
        .Q(slot_count[1]),
        .R(rx_user_reset));
  FDRE \slot_count_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\slot_count[2]_i_1_n_0 ),
        .Q(slot_count[2]),
        .R(rx_user_reset));
  FDRE \slot_count_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\slot_count[3]_i_1_n_0 ),
        .Q(slot_count[3]),
        .R(rx_user_reset));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[10]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[2]_0 ),
        .I1(dout[4]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [4]),
        .O(\tdm_data_out[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[11]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[3]_0 ),
        .I1(dout[5]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [5]),
        .O(\tdm_data_out[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[12]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[0]_0 ),
        .I1(dout[6]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [6]),
        .O(\tdm_data_out[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[13]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[1]_0 ),
        .I1(dout[7]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [7]),
        .O(\tdm_data_out[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[14]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[2]_1 ),
        .I1(dout[8]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [8]),
        .O(\tdm_data_out[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[15]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[3]_1 ),
        .I1(dout[9]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [9]),
        .O(\tdm_data_out[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tdm_data_out[27]_i_4 
       (.I0(int_ch0_ready),
        .I1(\calib_intr_gen.tx_ch0_data_reg[26] ),
        .O(tdm_data_out47_out));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFBAFFBA)) 
    \tdm_data_out[5]_i_1 
       (.I0(rd_en),
        .I1(empty),
        .I2(int_ch1_ready),
        .I3(Q),
        .I4(int_ch0_ready),
        .I5(tx_ch0_valid),
        .O(\tdm_data_out[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[6]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[2] ),
        .I1(dout[0]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [0]),
        .O(\tdm_data_out[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[7]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[3] ),
        .I1(dout[1]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [1]),
        .O(\tdm_data_out[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[8]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[0] ),
        .I1(dout[2]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [2]),
        .O(\tdm_data_out[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tdm_data_out[9]_i_1 
       (.I0(\calib_intr_gen.cal_nibble_reg[1] ),
        .I1(dout[3]),
        .I2(int_ch2_ready),
        .I3(int_ch1_ready),
        .I4(\mux_by_2.data_count_reg[0] ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg [3]),
        .O(\tdm_data_out[9]_i_1_n_0 ));
  FDRE \tdm_data_out_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[0]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [0]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[10] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[10]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [10]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[11] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[11]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [11]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[12] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[12]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [12]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[13] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[13]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [13]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[14] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[14]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [14]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[15] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[15]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [15]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[16] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[5]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [16]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[17] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[6]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [17]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[18] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[7]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [18]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[19] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[8]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [19]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[1]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [1]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[20] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[9]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [20]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[21] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[10]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [21]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[22] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[11]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [22]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[23] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[12]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [23]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[24] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[13]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [24]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[25] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[14]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [25]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[26] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[15]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [26]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[27] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[16]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [27]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[2] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[2]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [2]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[30] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[17]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [28]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[31] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[18]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [29]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[32] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[19]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [30]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[33] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[20]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [31]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[3] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[3]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [3]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[4] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(D[4]),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [4]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[5] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[5]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [5]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[6] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[6]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [6]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[7] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[7]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [7]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[8] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[8]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [8]),
        .R(rx_user_reset));
  FDRE \tdm_data_out_reg[9] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\tdm_data_out[9]_i_1_n_0 ),
        .Q(\sio_io_stage.tdm_user_data_flop_reg[33] [9]),
        .R(rx_user_reset));
endmodule

(* ORIG_REF_NAME = "axi_chip2chip_v5_0_3_unpacker" *) 
module v7_bd_axi_chip2chip_0_0_axi_chip2chip_v5_0_3_unpacker__parameterized1
   (D,
    \mux_by_2.data_count_reg[0]_0 ,
    \mux_by_2.data_count_reg[0]_1 ,
    dout,
    Q,
    tdm_data_out47_out,
    int_ch1_ready,
    empty,
    rx_user_reset,
    clk_ph_out);
  output [1:0]D;
  output \mux_by_2.data_count_reg[0]_0 ;
  output \mux_by_2.data_count_reg[0]_1 ;
  input [3:0]dout;
  input [1:0]Q;
  input [0:0]tdm_data_out47_out;
  input int_ch1_ready;
  input empty;
  input rx_user_reset;
  input clk_ph_out;

  wire [1:0]D;
  wire [1:0]Q;
  wire clk_ph_out;
  wire [3:0]dout;
  wire empty;
  wire int_ch1_ready;
  wire \mux_by_2.data_count[0]_i_1_n_0 ;
  wire \mux_by_2.data_count[1]_i_1_n_0 ;
  wire \mux_by_2.data_count_reg[0]_0 ;
  wire \mux_by_2.data_count_reg[0]_1 ;
  wire rx_user_reset;
  wire [0:0]tdm_data_out47_out;
  wire \tdm_data_out[27]_i_2_n_0 ;
  wire \tdm_data_out[27]_i_3_n_0 ;

  LUT4 #(
    .INIT(16'hFB08)) 
    \mux_by_2.data_count[0]_i_1 
       (.I0(\mux_by_2.data_count_reg[0]_1 ),
        .I1(int_ch1_ready),
        .I2(empty),
        .I3(\mux_by_2.data_count_reg[0]_0 ),
        .O(\mux_by_2.data_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \mux_by_2.data_count[1]_i_1 
       (.I0(\mux_by_2.data_count_reg[0]_0 ),
        .I1(int_ch1_ready),
        .I2(empty),
        .I3(\mux_by_2.data_count_reg[0]_1 ),
        .O(\mux_by_2.data_count[1]_i_1_n_0 ));
  FDSE \mux_by_2.data_count_reg[0] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[0]_i_1_n_0 ),
        .Q(\mux_by_2.data_count_reg[0]_0 ),
        .S(rx_user_reset));
  FDRE \mux_by_2.data_count_reg[1] 
       (.C(clk_ph_out),
        .CE(1'b1),
        .D(\mux_by_2.data_count[1]_i_1_n_0 ),
        .Q(\mux_by_2.data_count_reg[0]_1 ),
        .R(rx_user_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \tdm_data_out[26]_i_1 
       (.I0(\tdm_data_out[27]_i_2_n_0 ),
        .I1(dout[0]),
        .I2(\tdm_data_out[27]_i_3_n_0 ),
        .I3(dout[2]),
        .I4(Q[0]),
        .I5(tdm_data_out47_out),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \tdm_data_out[27]_i_1 
       (.I0(\tdm_data_out[27]_i_2_n_0 ),
        .I1(dout[1]),
        .I2(\tdm_data_out[27]_i_3_n_0 ),
        .I3(dout[3]),
        .I4(Q[1]),
        .I5(tdm_data_out47_out),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \tdm_data_out[27]_i_2 
       (.I0(\mux_by_2.data_count_reg[0]_0 ),
        .I1(int_ch1_ready),
        .O(\tdm_data_out[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tdm_data_out[27]_i_3 
       (.I0(\mux_by_2.data_count_reg[0]_1 ),
        .I1(int_ch1_ready),
        .O(\tdm_data_out[27]_i_3_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
