{
  "Top": "array_mem_perform",
  "RtlTop": "array_mem_perform_array_mem_perform",
  "RtlPrefix": "array_mem_perform_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_pipeline array_mem_perform\/SUM_LOOP ",
      "set_directive_top array_mem_perform -name array_mem_perform"
    ],
    "DirectiveInfo": [
      "pipeline array_mem_perform\/SUM_LOOP {} {}",
      "top array_mem_perform {{name array_mem_perform}} {}"
    ]
  },
  "Args": {"mem": {
      "index": "0",
      "type": {
        "kinds": ["pointer"],
        "dataType": "void",
        "dataWidth": "8",
        "interfaceRef": "mem"
      }
    }},
  "Return": {
    "dataType": "__cosim_s2__",
    "dataWidth": "10",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "130",
    "Uncertainty": "1.08"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "array_mem_perform_array_mem_perform",
    "Version": "1.0",
    "DisplayName": "Array_mem_perform_array_mem_perform",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/array_mem_perform.cpp"],
    "Vhdl": ["impl\/vhdl\/array_mem_perform_array_mem_perform.vhd"],
    "Verilog": ["impl\/verilog\/array_mem_perform_array_mem_perform.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/group\/swmktg\/test_fr\/hlsdesigns\/githubenterprise\/HLS-Tiny-Tutorials\/memories_bottleneck_resolved\/proj_array_mem_perform\/solution1\/.autopilot\/db\/array_mem_perform.design.xml",
    "DebugDir": "\/group\/swmktg\/test_fr\/hlsdesigns\/githubenterprise\/HLS-Tiny-Tutorials\/memories_bottleneck_resolved\/proj_array_mem_perform\/solution1\/.debug",
    "ProtoInst": ["\/group\/swmktg\/test_fr\/hlsdesigns\/githubenterprise\/HLS-Tiny-Tutorials\/memories_bottleneck_resolved\/proj_array_mem_perform\/solution1\/.debug\/array_mem_perform.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "0",
          "Bits": "10"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "mem": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "mem",
      "mem_width": "8",
      "mem_depth": "1",
      "mem_ports": "a b",
      "addr_width": "32",
      "we_width": "1",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "DIN": {
          "Type": "null",
          "Width": "8"
        },
        "DOUT": {
          "Type": "null",
          "Width": "8"
        }
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "10"
    },
    "mem_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "mem_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "mem_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "mem_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "mem_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "mem_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "mem_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "mem_Addr_B": {
      "dir": "out",
      "width": "32"
    },
    "mem_EN_B": {
      "dir": "out",
      "width": "1"
    },
    "mem_WEN_B": {
      "dir": "out",
      "width": "1"
    },
    "mem_Din_B": {
      "dir": "out",
      "width": "8"
    },
    "mem_Dout_B": {
      "dir": "in",
      "width": "8"
    },
    "mem_Clk_B": {
      "dir": "out",
      "width": "1"
    },
    "mem_Rst_B": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "array_mem_perform"},
    "Info": {"array_mem_perform": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"array_mem_perform": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "131",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.586"
        },
        "Loops": [{
            "Name": "SUM_LOOP",
            "TripCount": "126",
            "Latency": "127",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "39",
          "LUT": "137",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "v++",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "array_mem_perform",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-07-24 20:41:29 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2.0"
  }
}
