--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml blink.twx blink.ncd -o blink.twr blink.pcf -ucf blinkk.ucf

Design file:              blink.ncd
Physical constraint file: blink.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1513 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.742ns.
--------------------------------------------------------------------------------

Paths for end point rreg (SLICE_X15Y49.A6), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          rreg (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.745ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.666 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_7 to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   counter<7>
                                                       counter_7
    SLICE_X14Y31.B1      net (fanout=2)        1.040   counter<7>
    SLICE_X14Y31.COUT    Topcyb                0.375   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<1>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X15Y49.A6      net (fanout=24)       1.230   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X15Y49.CLK     Tas                   0.322   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (1.367ns logic, 2.378ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          rreg (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.711ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.666 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_7 to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   counter<7>
                                                       counter_7
    SLICE_X14Y31.B1      net (fanout=2)        1.040   counter<7>
    SLICE_X14Y31.COUT    Topcyb                0.341   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lutdi
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X15Y49.A6      net (fanout=24)       1.230   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X15Y49.CLK     Tas                   0.322   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.333ns logic, 2.378ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          rreg (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.709ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.666 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.391   counter<11>
                                                       counter_11
    SLICE_X14Y31.C1      net (fanout=2)        1.084   counter<11>
    SLICE_X14Y31.COUT    Topcyc                0.295   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X15Y49.A6      net (fanout=24)       1.230   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X15Y49.CLK     Tas                   0.322   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (1.287ns logic, 2.422ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point counter_3 (SLICE_X12Y28.D2), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          counter_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_7 to counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   counter<7>
                                                       counter_7
    SLICE_X14Y31.B1      net (fanout=2)        1.040   counter<7>
    SLICE_X14Y31.COUT    Topcyb                0.375   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<1>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y28.D2      net (fanout=24)       1.143   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y28.CLK     Tas                   0.289   counter<3>
                                                       counter_3_rstpot
                                                       counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.334ns logic, 2.291ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          counter_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.591ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_7 to counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   counter<7>
                                                       counter_7
    SLICE_X14Y31.B1      net (fanout=2)        1.040   counter<7>
    SLICE_X14Y31.COUT    Topcyb                0.341   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lutdi
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y28.D2      net (fanout=24)       1.143   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y28.CLK     Tas                   0.289   counter<3>
                                                       counter_3_rstpot
                                                       counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.300ns logic, 2.291ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          counter_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.151 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.391   counter<11>
                                                       counter_11
    SLICE_X14Y31.C1      net (fanout=2)        1.084   counter<11>
    SLICE_X14Y31.COUT    Topcyc                0.295   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y28.D2      net (fanout=24)       1.143   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y28.CLK     Tas                   0.289   counter<3>
                                                       counter_3_rstpot
                                                       counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.254ns logic, 2.335ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_19 (SLICE_X13Y33.D2), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          counter_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.605 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_7 to counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   counter<7>
                                                       counter_7
    SLICE_X14Y31.B1      net (fanout=2)        1.040   counter<7>
    SLICE_X14Y31.COUT    Topcyb                0.375   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<1>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X13Y33.D2      net (fanout=24)       0.878   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X13Y33.CLK     Tas                   0.322   counter<19>
                                                       counter_19_rstpot
                                                       counter_19
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.367ns logic, 2.026ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          counter_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.605 - 0.628)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_7 to counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.391   counter<7>
                                                       counter_7
    SLICE_X14Y31.B1      net (fanout=2)        1.040   counter<7>
    SLICE_X14Y31.COUT    Topcyb                0.341   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lutdi
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X13Y33.D2      net (fanout=24)       0.878   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X13Y33.CLK     Tas                   0.322   counter<19>
                                                       counter_19_rstpot
                                                       counter_19
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.333ns logic, 2.026ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          counter_19 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.605 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.391   counter<11>
                                                       counter_11
    SLICE_X14Y31.C1      net (fanout=2)        1.084   counter<11>
    SLICE_X14Y31.COUT    Topcyc                0.295   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y32.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X13Y33.D2      net (fanout=24)       0.878   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X13Y33.CLK     Tas                   0.322   counter<19>
                                                       counter_19_rstpot
                                                       counter_19
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.287ns logic, 2.070ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_25 (SLICE_X12Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_25 (FF)
  Destination:          counter_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_25 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.BQ      Tcko                  0.234   counter<25>
                                                       counter_25
    SLICE_X12Y35.B5      net (fanout=3)        0.067   counter<25>
    SLICE_X12Y35.CLK     Tah         (-Th)    -0.237   counter<25>
                                                       counter<25>_rt.1
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point rreg (SLICE_X15Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rreg (FF)
  Destination:          rreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rreg to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.AQ      Tcko                  0.198   rreg
                                                       rreg
    SLICE_X15Y49.A5      net (fanout=2)        0.211   rreg
    SLICE_X15Y49.CLK     Tah         (-Th)    -0.215   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.413ns logic, 0.211ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X12Y35.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_24 (FF)
  Destination:          counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_24 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.AQ      Tcko                  0.234   counter<25>
                                                       counter_24
    SLICE_X12Y35.A5      net (fanout=2)        0.207   counter<24>
    SLICE_X12Y35.CLK     Tah         (-Th)    -0.243   counter<25>
                                                       counter<24>_rt
                                                       Mcount_counter_xor<25>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.477ns logic, 0.207ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.520ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.845ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<23>/CLK
  Logical resource: counter_23/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 30.845ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<25>/CLK
  Logical resource: counter_24/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.742|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1513 paths, 0 nets, and 120 connections

Design statistics:
   Minimum period:   3.742ns{1}   (Maximum frequency: 267.237MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 03 17:39:21 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



