// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Fri Jun 10 11:58:55 2022
// Host        : LAPTOP-1KEUI2OI running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file {F:/Vivado
//               labs/lab5/lab5.sim/sim_1/synth/func/xsim/Core_tb_func_synth.v}
// Design      : Top
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module Core
   (D,
    rgb1_OBUF,
    \num_csn_reg[6] ,
    rgb2_OBUF,
    out,
    debug_reg,
    led_OBUF,
    \switch[0] ,
    \switch[13] ,
    \switch[12] ,
    \switch[13]_0 ,
    \switch[13]_1 ,
    \switch[6] ,
    \switch[5] ,
    \switch[4] ,
    \switch[13]_2 ,
    \switch[12]_0 ,
    \switch[13]_3 ,
    \switch[10] ,
    \switch[9] ,
    \switch[8] ,
    \button[4] ,
    aresetn,
    rst,
    clk_IBUF_BUFG,
    CLK);
  output [6:0]D;
  output [0:0]rgb1_OBUF;
  output [1:0]\num_csn_reg[6] ;
  output [0:0]rgb2_OBUF;
  input [3:0]out;
  input debug_reg;
  input [7:0]led_OBUF;
  input \switch[0] ;
  input \switch[13] ;
  input \switch[12] ;
  input \switch[13]_0 ;
  input \switch[13]_1 ;
  input \switch[6] ;
  input \switch[5] ;
  input \switch[4] ;
  input \switch[13]_2 ;
  input \switch[12]_0 ;
  input \switch[13]_3 ;
  input \switch[10] ;
  input \switch[9] ;
  input \switch[8] ;
  input \button[4] ;
  input aresetn;
  input rst;
  input clk_IBUF_BUFG;
  input CLK;

  wire CLK;
  wire [6:0]D;
  wire aresetn;
  wire \button[4] ;
  wire [12:2]chip_debug_out0;
  wire [10:0]chip_debug_out1;
  wire [31:0]chip_debug_out3;
  wire clk_IBUF_BUFG;
  wire \clk_div[0]_i_2_n_0 ;
  wire \clk_div_reg[0]_i_1_n_0 ;
  wire \clk_div_reg[0]_i_1_n_1 ;
  wire \clk_div_reg[0]_i_1_n_2 ;
  wire \clk_div_reg[0]_i_1_n_3 ;
  wire \clk_div_reg[0]_i_1_n_4 ;
  wire \clk_div_reg[0]_i_1_n_5 ;
  wire \clk_div_reg[0]_i_1_n_6 ;
  wire \clk_div_reg[0]_i_1_n_7 ;
  wire \clk_div_reg[12]_i_1_n_7 ;
  wire \clk_div_reg[4]_i_1_n_0 ;
  wire \clk_div_reg[4]_i_1_n_1 ;
  wire \clk_div_reg[4]_i_1_n_2 ;
  wire \clk_div_reg[4]_i_1_n_3 ;
  wire \clk_div_reg[4]_i_1_n_4 ;
  wire \clk_div_reg[4]_i_1_n_5 ;
  wire \clk_div_reg[4]_i_1_n_6 ;
  wire \clk_div_reg[4]_i_1_n_7 ;
  wire \clk_div_reg[8]_i_1_n_0 ;
  wire \clk_div_reg[8]_i_1_n_1 ;
  wire \clk_div_reg[8]_i_1_n_2 ;
  wire \clk_div_reg[8]_i_1_n_3 ;
  wire \clk_div_reg[8]_i_1_n_4 ;
  wire \clk_div_reg[8]_i_1_n_5 ;
  wire \clk_div_reg[8]_i_1_n_6 ;
  wire \clk_div_reg[8]_i_1_n_7 ;
  wire \clk_div_reg_n_0_[1] ;
  wire \clk_div_reg_n_0_[2] ;
  wire \clk_div_reg_n_0_[3] ;
  wire \clk_div_reg_n_0_[4] ;
  wire \clk_div_reg_n_0_[5] ;
  wire \clk_div_reg_n_0_[6] ;
  wire \clk_div_reg_n_0_[7] ;
  wire \clk_div_reg_n_0_[8] ;
  wire \clk_div_reg_n_0_[9] ;
  wire [31:0]core_data_in;
  wire debug_reg;
  wire [31:0]inst;
  wire [12:11]\io_manager_inst/counter_inst/clkn_reg ;
  wire [7:0]led_OBUF;
  wire mem_write;
  wire [1:0]\num_csn_reg[6] ;
  wire [3:0]out;
  wire [0:0]rgb1_OBUF;
  wire [0:0]rgb2_OBUF;
  wire rst;
  wire \switch[0] ;
  wire \switch[10] ;
  wire \switch[12] ;
  wire \switch[12]_0 ;
  wire \switch[13] ;
  wire \switch[13]_0 ;
  wire \switch[13]_1 ;
  wire \switch[13]_2 ;
  wire \switch[13]_3 ;
  wire \switch[4] ;
  wire \switch[5] ;
  wire \switch[6] ;
  wire \switch[8] ;
  wire \switch[9] ;
  wire [3:0]\NLW_clk_div_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_clk_div_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \clk_div[0]_i_2 
       (.I0(\num_csn_reg[6] [0]),
        .O(\clk_div[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[0]_i_1_n_7 ),
        .Q(\num_csn_reg[6] [0]),
        .R(rst));
  CARRY4 \clk_div_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\clk_div_reg[0]_i_1_n_0 ,\clk_div_reg[0]_i_1_n_1 ,\clk_div_reg[0]_i_1_n_2 ,\clk_div_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\clk_div_reg[0]_i_1_n_4 ,\clk_div_reg[0]_i_1_n_5 ,\clk_div_reg[0]_i_1_n_6 ,\clk_div_reg[0]_i_1_n_7 }),
        .S({\clk_div_reg_n_0_[3] ,\clk_div_reg_n_0_[2] ,\clk_div_reg_n_0_[1] ,\clk_div[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[8]_i_1_n_5 ),
        .Q(\num_csn_reg[6] [1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[8]_i_1_n_4 ),
        .Q(\io_manager_inst/counter_inst/clkn_reg [11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[12]_i_1_n_7 ),
        .Q(\io_manager_inst/counter_inst/clkn_reg [12]),
        .R(rst));
  CARRY4 \clk_div_reg[12]_i_1 
       (.CI(\clk_div_reg[8]_i_1_n_0 ),
        .CO(\NLW_clk_div_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_clk_div_reg[12]_i_1_O_UNCONNECTED [3:1],\clk_div_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\io_manager_inst/counter_inst/clkn_reg [12]}));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[0]_i_1_n_6 ),
        .Q(\clk_div_reg_n_0_[1] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[0]_i_1_n_5 ),
        .Q(\clk_div_reg_n_0_[2] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[0]_i_1_n_4 ),
        .Q(\clk_div_reg_n_0_[3] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[4]_i_1_n_7 ),
        .Q(\clk_div_reg_n_0_[4] ),
        .R(rst));
  CARRY4 \clk_div_reg[4]_i_1 
       (.CI(\clk_div_reg[0]_i_1_n_0 ),
        .CO({\clk_div_reg[4]_i_1_n_0 ,\clk_div_reg[4]_i_1_n_1 ,\clk_div_reg[4]_i_1_n_2 ,\clk_div_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_reg[4]_i_1_n_4 ,\clk_div_reg[4]_i_1_n_5 ,\clk_div_reg[4]_i_1_n_6 ,\clk_div_reg[4]_i_1_n_7 }),
        .S({\clk_div_reg_n_0_[7] ,\clk_div_reg_n_0_[6] ,\clk_div_reg_n_0_[5] ,\clk_div_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[4]_i_1_n_6 ),
        .Q(\clk_div_reg_n_0_[5] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[4]_i_1_n_5 ),
        .Q(\clk_div_reg_n_0_[6] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[4]_i_1_n_4 ),
        .Q(\clk_div_reg_n_0_[7] ),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[8]_i_1_n_7 ),
        .Q(\clk_div_reg_n_0_[8] ),
        .R(rst));
  CARRY4 \clk_div_reg[8]_i_1 
       (.CI(\clk_div_reg[4]_i_1_n_0 ),
        .CO({\clk_div_reg[8]_i_1_n_0 ,\clk_div_reg[8]_i_1_n_1 ,\clk_div_reg[8]_i_1_n_2 ,\clk_div_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\clk_div_reg[8]_i_1_n_4 ,\clk_div_reg[8]_i_1_n_5 ,\clk_div_reg[8]_i_1_n_6 ,\clk_div_reg[8]_i_1_n_7 }),
        .S({\io_manager_inst/counter_inst/clkn_reg [11],\num_csn_reg[6] [1],\clk_div_reg_n_0_[9] ,\clk_div_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \clk_div_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\clk_div_reg[8]_i_1_n_6 ),
        .Q(\clk_div_reg_n_0_[9] ),
        .R(rst));
  SCPU cpu
       (.CLK(CLK),
        .D(D),
        .Q(chip_debug_out0),
        .\button[4] (\button[4] ),
        .\curpc_reg[10] (chip_debug_out1),
        .debug_reg(debug_reg),
        .dina(chip_debug_out3),
        .douta(core_data_in),
        .led_OBUF(led_OBUF),
        .out(out),
        .rst(rst),
        .spo(inst),
        .\switch[0] (\switch[0] ),
        .\switch[10] (\switch[10] ),
        .\switch[12] (\switch[12] ),
        .\switch[12]_0 (\switch[12]_0 ),
        .\switch[13] (\switch[13] ),
        .\switch[13]_0 (\switch[13]_0 ),
        .\switch[13]_1 (\switch[13]_1 ),
        .\switch[13]_2 (\switch[13]_2 ),
        .\switch[13]_3 (\switch[13]_3 ),
        .\switch[4] (\switch[4] ),
        .\switch[5] (\switch[5] ),
        .\switch[6] (\switch[6] ),
        .\switch[8] (\switch[8] ),
        .\switch[9] (\switch[9] ),
        .wea(mem_write));
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.1" *) 
  Ram ram_unit
       (.addra(chip_debug_out1),
        .clka(\num_csn_reg[6] [0]),
        .dina(chip_debug_out3),
        .douta(core_data_in),
        .wea(mem_write));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rgb1_OBUF[1]_inst_i_1 
       (.I0(debug_reg),
        .I1(\io_manager_inst/counter_inst/clkn_reg [11]),
        .I2(\io_manager_inst/counter_inst/clkn_reg [12]),
        .I3(\num_csn_reg[6] [1]),
        .O(rgb1_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rgb2_OBUF[2]_inst_i_1 
       (.I0(\io_manager_inst/counter_inst/clkn_reg [11]),
        .I1(\io_manager_inst/counter_inst/clkn_reg [12]),
        .I2(\num_csn_reg[6] [1]),
        .I3(aresetn),
        .O(rgb2_OBUF));
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.1" *) 
  Rom rom_unit
       (.a(chip_debug_out0),
        .spo(inst));
endmodule

module Datapath
   (D,
    dina,
    Q,
    \curpc_reg[31] ,
    \curpc_reg[31]_0 ,
    \register_reg[31][4] ,
    \register_reg[31][3] ,
    data6,
    \curpc_reg[29] ,
    \register_reg[31][13] ,
    \curpc_reg[13] ,
    \register_reg[31][31] ,
    \curpc_reg[14] ,
    \curpc_reg[17] ,
    \curpc_reg[18] ,
    \curpc_reg[19] ,
    \curpc_reg[20] ,
    \curpc_reg[21] ,
    \curpc_reg[22] ,
    \curpc_reg[23] ,
    \curpc_reg[24] ,
    \curpc_reg[25] ,
    \curpc_reg[26] ,
    \curpc_reg[27] ,
    \curpc_reg[28] ,
    \register_reg[1][0] ,
    \curpc_reg[0] ,
    \curpc_reg[1] ,
    \curpc_reg[3] ,
    \curpc_reg[2] ,
    \curpc_reg[7] ,
    \curpc_reg[6] ,
    \curpc_reg[5] ,
    \curpc_reg[4] ,
    \curpc_reg[15] ,
    \curpc_reg[13]_0 ,
    \curpc_reg[12] ,
    \curpc_reg[11] ,
    \curpc_reg[10] ,
    \curpc_reg[9] ,
    \curpc_reg[8] ,
    \curpc_reg[0]_0 ,
    \curpc_reg[31]_1 ,
    \curpc_reg[30] ,
    \curpc_reg[29]_0 ,
    \curpc_reg[16] ,
    \curpc_reg[1]_0 ,
    \curpc_reg[1]_1 ,
    \curpc_reg[2]_0 ,
    \curpc_reg[2]_1 ,
    \curpc_reg[3]_0 ,
    \curpc_reg[4]_0 ,
    \curpc_reg[5]_0 ,
    \curpc_reg[6]_0 ,
    \curpc_reg[7]_0 ,
    \curpc_reg[8]_0 ,
    \curpc_reg[9]_0 ,
    \curpc_reg[10]_0 ,
    \curpc_reg[11]_0 ,
    \curpc_reg[12]_0 ,
    \curpc_reg[15]_0 ,
    \curpc_reg[16]_0 ,
    \register_reg[31][14] ,
    \register_reg[31][19] ,
    \register_reg[31][15] ,
    \register_reg[31][23] ,
    \register_reg[31][27] ,
    \register_reg[31][30] ,
    data1,
    \register_reg[31][0] ,
    \register_reg[31][1] ,
    \register_reg[31][2] ,
    DI,
    \curpc_reg[0]_1 ,
    \register_reg[31][11] ,
    \register_reg[31][5] ,
    \register_reg[31][6] ,
    \register_reg[31][7] ,
    \register_reg[31][8] ,
    \register_reg[31][9] ,
    \register_reg[31][10] ,
    \curpc_reg[0]_2 ,
    \register_reg[31][1]_0 ,
    \register_reg[31][0]_0 ,
    adderoutput0,
    data0,
    out,
    debug_reg,
    led_OBUF,
    \switch[0] ,
    \register_reg[27][10] ,
    \switch[13] ,
    \switch[12] ,
    \switch[13]_0 ,
    \switch[13]_1 ,
    \switch[6] ,
    \switch[5] ,
    \switch[4] ,
    \switch[13]_2 ,
    chip_debug_out1,
    \switch[12]_0 ,
    \switch[13]_3 ,
    \switch[10] ,
    \switch[9] ,
    \switch[8] ,
    \button[4] ,
    spo,
    \bbstub_spo[6] ,
    \bbstub_spo[1] ,
    branch,
    \bbstub_spo[3] ,
    \bbstub_spo[6]_0 ,
    \curpc_reg[31]_2 ,
    CLK,
    rst,
    \curpc_reg[31]_3 );
  output [6:0]D;
  output [31:0]dina;
  output [11:0]Q;
  output [29:0]\curpc_reg[31] ;
  output [29:0]\curpc_reg[31]_0 ;
  output \register_reg[31][4] ;
  output \register_reg[31][3] ;
  output [28:0]data6;
  output \curpc_reg[29] ;
  output \register_reg[31][13] ;
  output \curpc_reg[13] ;
  output \register_reg[31][31] ;
  output \curpc_reg[14] ;
  output \curpc_reg[17] ;
  output \curpc_reg[18] ;
  output \curpc_reg[19] ;
  output \curpc_reg[20] ;
  output \curpc_reg[21] ;
  output \curpc_reg[22] ;
  output \curpc_reg[23] ;
  output \curpc_reg[24] ;
  output \curpc_reg[25] ;
  output \curpc_reg[26] ;
  output \curpc_reg[27] ;
  output \curpc_reg[28] ;
  output \register_reg[1][0] ;
  output \curpc_reg[0] ;
  output \curpc_reg[1] ;
  output \curpc_reg[3] ;
  output \curpc_reg[2] ;
  output \curpc_reg[7] ;
  output \curpc_reg[6] ;
  output \curpc_reg[5] ;
  output \curpc_reg[4] ;
  output \curpc_reg[15] ;
  output \curpc_reg[13]_0 ;
  output \curpc_reg[12] ;
  output \curpc_reg[11] ;
  output \curpc_reg[10] ;
  output \curpc_reg[9] ;
  output \curpc_reg[8] ;
  output \curpc_reg[0]_0 ;
  output \curpc_reg[31]_1 ;
  output \curpc_reg[30] ;
  output \curpc_reg[29]_0 ;
  output \curpc_reg[16] ;
  output \curpc_reg[1]_0 ;
  output \curpc_reg[1]_1 ;
  output \curpc_reg[2]_0 ;
  output \curpc_reg[2]_1 ;
  output \curpc_reg[3]_0 ;
  output \curpc_reg[4]_0 ;
  output \curpc_reg[5]_0 ;
  output \curpc_reg[6]_0 ;
  output \curpc_reg[7]_0 ;
  output \curpc_reg[8]_0 ;
  output \curpc_reg[9]_0 ;
  output \curpc_reg[10]_0 ;
  output \curpc_reg[11]_0 ;
  output \curpc_reg[12]_0 ;
  output \curpc_reg[15]_0 ;
  output \curpc_reg[16]_0 ;
  output \register_reg[31][14] ;
  output [3:0]\register_reg[31][19] ;
  output \register_reg[31][15] ;
  output [3:0]\register_reg[31][23] ;
  output [3:0]\register_reg[31][27] ;
  output [2:0]\register_reg[31][30] ;
  output [31:0]data1;
  output \register_reg[31][0] ;
  output \register_reg[31][1] ;
  output \register_reg[31][2] ;
  output [0:0]DI;
  output \curpc_reg[0]_1 ;
  output [0:0]\register_reg[31][11] ;
  output \register_reg[31][5] ;
  output \register_reg[31][6] ;
  output \register_reg[31][7] ;
  output \register_reg[31][8] ;
  output \register_reg[31][9] ;
  output \register_reg[31][10] ;
  output \curpc_reg[0]_2 ;
  output \register_reg[31][1]_0 ;
  output \register_reg[31][0]_0 ;
  output [30:0]adderoutput0;
  output [31:0]data0;
  input [3:0]out;
  input debug_reg;
  input [7:0]led_OBUF;
  input \switch[0] ;
  input [10:0]\register_reg[27][10] ;
  input \switch[13] ;
  input \switch[12] ;
  input \switch[13]_0 ;
  input \switch[13]_1 ;
  input \switch[6] ;
  input \switch[5] ;
  input \switch[4] ;
  input \switch[13]_2 ;
  input [20:0]chip_debug_out1;
  input \switch[12]_0 ;
  input \switch[13]_3 ;
  input \switch[10] ;
  input \switch[9] ;
  input \switch[8] ;
  input \button[4] ;
  input [31:0]spo;
  input [2:0]\bbstub_spo[6] ;
  input \bbstub_spo[1] ;
  input branch;
  input \bbstub_spo[3] ;
  input \bbstub_spo[6]_0 ;
  input [31:0]\curpc_reg[31]_2 ;
  input CLK;
  input rst;
  input [31:0]\curpc_reg[31]_3 ;

  wire CLK;
  wire [6:0]D;
  wire [0:0]DI;
  wire [11:0]Q;
  wire [30:0]adderoutput0;
  wire alu_src_b;
  wire \bbstub_spo[1] ;
  wire \bbstub_spo[3] ;
  wire [2:0]\bbstub_spo[6] ;
  wire \bbstub_spo[6]_0 ;
  wire branch;
  wire \button[4] ;
  wire [31:1]chip_debug_out0;
  wire [20:0]chip_debug_out1;
  wire \curpc_reg[0] ;
  wire \curpc_reg[0]_0 ;
  wire \curpc_reg[0]_1 ;
  wire \curpc_reg[0]_2 ;
  wire \curpc_reg[10] ;
  wire \curpc_reg[10]_0 ;
  wire \curpc_reg[11] ;
  wire \curpc_reg[11]_0 ;
  wire \curpc_reg[12] ;
  wire \curpc_reg[12]_0 ;
  wire \curpc_reg[13] ;
  wire \curpc_reg[13]_0 ;
  wire \curpc_reg[14] ;
  wire \curpc_reg[15] ;
  wire \curpc_reg[15]_0 ;
  wire \curpc_reg[16] ;
  wire \curpc_reg[16]_0 ;
  wire \curpc_reg[17] ;
  wire \curpc_reg[18] ;
  wire \curpc_reg[19] ;
  wire \curpc_reg[1] ;
  wire \curpc_reg[1]_0 ;
  wire \curpc_reg[1]_1 ;
  wire \curpc_reg[20] ;
  wire \curpc_reg[21] ;
  wire \curpc_reg[22] ;
  wire \curpc_reg[23] ;
  wire \curpc_reg[24] ;
  wire \curpc_reg[25] ;
  wire \curpc_reg[26] ;
  wire \curpc_reg[27] ;
  wire \curpc_reg[28] ;
  wire \curpc_reg[29] ;
  wire \curpc_reg[29]_0 ;
  wire \curpc_reg[2] ;
  wire \curpc_reg[2]_0 ;
  wire \curpc_reg[2]_1 ;
  wire \curpc_reg[30] ;
  wire [29:0]\curpc_reg[31] ;
  wire [29:0]\curpc_reg[31]_0 ;
  wire \curpc_reg[31]_1 ;
  wire [31:0]\curpc_reg[31]_2 ;
  wire [31:0]\curpc_reg[31]_3 ;
  wire \curpc_reg[3] ;
  wire \curpc_reg[3]_0 ;
  wire \curpc_reg[4] ;
  wire \curpc_reg[4]_0 ;
  wire \curpc_reg[5] ;
  wire \curpc_reg[5]_0 ;
  wire \curpc_reg[6] ;
  wire \curpc_reg[6]_0 ;
  wire \curpc_reg[7] ;
  wire \curpc_reg[7]_0 ;
  wire \curpc_reg[8] ;
  wire \curpc_reg[8]_0 ;
  wire \curpc_reg[9] ;
  wire \curpc_reg[9]_0 ;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [28:0]data6;
  wire debug_reg;
  wire [31:0]dina;
  wire [5:0]in8;
  wire [7:0]led_OBUF;
  wire [3:0]out;
  wire pc_unit_n_34;
  wire pc_unit_n_35;
  wire pc_unit_n_36;
  wire pc_unit_n_37;
  wire pc_unit_n_4;
  wire pc_unit_n_42;
  wire pc_unit_n_5;
  wire pc_unit_n_6;
  wire pc_unit_n_7;
  wire reg32_n_144;
  wire reg32_n_145;
  wire reg32_n_146;
  wire reg32_n_243;
  wire reg32_n_248;
  wire reg32_n_249;
  wire reg32_n_250;
  wire reg32_n_251;
  wire reg32_n_253;
  wire reg32_n_254;
  wire reg32_n_255;
  wire reg32_n_264;
  wire reg32_n_265;
  wire reg32_n_266;
  wire reg32_n_44;
  wire reg32_n_45;
  wire reg32_n_46;
  wire reg32_n_47;
  wire reg32_n_48;
  wire reg32_n_49;
  wire reg32_n_50;
  wire reg32_n_51;
  wire \register_reg[1][0] ;
  wire [10:0]\register_reg[27][10] ;
  wire \register_reg[31][0] ;
  wire \register_reg[31][0]_0 ;
  wire \register_reg[31][10] ;
  wire [0:0]\register_reg[31][11] ;
  wire \register_reg[31][13] ;
  wire \register_reg[31][14] ;
  wire \register_reg[31][15] ;
  wire [3:0]\register_reg[31][19] ;
  wire \register_reg[31][1] ;
  wire \register_reg[31][1]_0 ;
  wire [3:0]\register_reg[31][23] ;
  wire [3:0]\register_reg[31][27] ;
  wire \register_reg[31][2] ;
  wire [2:0]\register_reg[31][30] ;
  wire \register_reg[31][31] ;
  wire \register_reg[31][3] ;
  wire \register_reg[31][4] ;
  wire \register_reg[31][5] ;
  wire \register_reg[31][6] ;
  wire \register_reg[31][7] ;
  wire \register_reg[31][8] ;
  wire \register_reg[31][9] ;
  wire rst;
  wire [3:0]sel0;
  wire [31:0]spo;
  wire \switch[0] ;
  wire \switch[10] ;
  wire \switch[12] ;
  wire \switch[12]_0 ;
  wire \switch[13] ;
  wire \switch[13]_0 ;
  wire \switch[13]_1 ;
  wire \switch[13]_2 ;
  wire \switch[13]_3 ;
  wire \switch[4] ;
  wire \switch[5] ;
  wire \switch[6] ;
  wire \switch[8] ;
  wire \switch[9] ;

  pc pc_unit
       (.CLK(CLK),
        .DI(\register_reg[31][3] ),
        .Q({chip_debug_out0[31],chip_debug_out0[28:27],chip_debug_out0[25],chip_debug_out0[23],chip_debug_out0[21:18],chip_debug_out0[16:13],Q[11:1],chip_debug_out0[1],Q[0]}),
        .adderoutput0(adderoutput0),
        .alu_src_b(alu_src_b),
        .\bbstub_spo[1] (reg32_n_146),
        .\bbstub_spo[1]_0 (\register_reg[31][31] ),
        .\bbstub_spo[1]_1 (DI),
        .\bbstub_spo[1]_2 (\register_reg[31][19] [3:1]),
        .\bbstub_spo[1]_3 (\register_reg[31][23] ),
        .\bbstub_spo[1]_4 (\register_reg[31][27] ),
        .\bbstub_spo[1]_5 (\register_reg[31][30] ),
        .\bbstub_spo[1]_6 (reg32_n_249),
        .\bbstub_spo[2] (reg32_n_250),
        .\bbstub_spo[2]_0 (reg32_n_145),
        .\bbstub_spo[2]_1 (reg32_n_248),
        .\bbstub_spo[3] (\bbstub_spo[3] ),
        .\bbstub_spo[6] (reg32_n_251),
        .\bbstub_spo[6]_0 (reg32_n_144),
        .\bbstub_spo[6]_1 ({\register_reg[31][2] ,\register_reg[31][1] ,\register_reg[31][0] }),
        .\bbstub_spo[6]_10 (reg32_n_243),
        .\bbstub_spo[6]_2 ({reg32_n_264,reg32_n_265,reg32_n_266}),
        .\bbstub_spo[6]_3 ({\register_reg[31][11] ,reg32_n_253,reg32_n_254,reg32_n_255}),
        .\bbstub_spo[6]_4 (\register_reg[31][5] ),
        .\bbstub_spo[6]_5 (\register_reg[31][6] ),
        .\bbstub_spo[6]_6 (\register_reg[31][7] ),
        .\bbstub_spo[6]_7 (\register_reg[31][8] ),
        .\bbstub_spo[6]_8 (\register_reg[31][9] ),
        .\bbstub_spo[6]_9 (\register_reg[31][10] ),
        .chip_debug_out1({chip_debug_out1[19:18],chip_debug_out1[15],chip_debug_out1[13],chip_debug_out1[11],chip_debug_out1[6]}),
        .\curpc_reg[0]_0 (\curpc_reg[0]_1 ),
        .\curpc_reg[0]_1 (\curpc_reg[0]_2 ),
        .\curpc_reg[11]_0 (pc_unit_n_42),
        .\curpc_reg[25]_0 (reg32_n_45),
        .\curpc_reg[27]_0 (reg32_n_44),
        .\curpc_reg[31]_0 ({sel0[3],sel0[0]}),
        .\curpc_reg[31]_1 (\curpc_reg[31]_2 ),
        .data0(data0),
        .debug_reg(debug_reg),
        .debug_reg_0({in8[5:4],in8[1]}),
        .led_OBUF(led_OBUF[7:5]),
        .\num_csn_reg[1] (pc_unit_n_4),
        .\num_csn_reg[2] (pc_unit_n_5),
        .\num_csn_reg[3] ({in8[3],in8[0]}),
        .\num_csn_reg[4] (pc_unit_n_6),
        .\num_csn_reg[5] (pc_unit_n_7),
        .\num_csn_reg[5]_0 (pc_unit_n_34),
        .\num_csn_reg[5]_1 (pc_unit_n_35),
        .\num_csn_reg[6] (pc_unit_n_36),
        .\num_csn_reg[6]_0 (pc_unit_n_37),
        .out(out[0]),
        .\register_reg[27][17] (reg32_n_46),
        .\register_reg[27][22] (reg32_n_47),
        .\register_reg[27][24] (reg32_n_48),
        .\register_reg[27][26] (reg32_n_49),
        .\register_reg[27][29] (reg32_n_50),
        .\register_reg[27][30] (reg32_n_51),
        .\register_reg[31][15] ({\register_reg[31][15] ,\register_reg[31][14] ,\register_reg[31][13] }),
        .\register_reg[31][16] (\register_reg[31][19] [0]),
        .\register_reg[31][4] (\register_reg[31][4] ),
        .rst(rst),
        .sel0(sel0[2:1]),
        .spo({spo[31:10],spo[7:0]}));
  Regs reg32
       (.CLK(CLK),
        .D(D),
        .DI(\register_reg[31][3] ),
        .\FSM_sequential_state_reg[0] (pc_unit_n_4),
        .\FSM_sequential_state_reg[0]_0 (pc_unit_n_5),
        .\FSM_sequential_state_reg[0]_1 (pc_unit_n_6),
        .\FSM_sequential_state_reg[0]_2 (pc_unit_n_7),
        .Q({chip_debug_out0[31],chip_debug_out0[28:27],chip_debug_out0[25],chip_debug_out0[23],chip_debug_out0[21:18],chip_debug_out0[16:13],Q[11:1],chip_debug_out0[1],Q[0]}),
        .alu_src_b(alu_src_b),
        .\bbstub_spo[1] ({\register_reg[31][15] ,\register_reg[31][14] ,\register_reg[31][13] }),
        .\bbstub_spo[1]_0 (\bbstub_spo[1] ),
        .\bbstub_spo[1]_1 (\register_reg[31][19] [0]),
        .\bbstub_spo[2] (pc_unit_n_42),
        .\bbstub_spo[3] (\bbstub_spo[3] ),
        .\bbstub_spo[6] (\register_reg[31][4] ),
        .\bbstub_spo[6]_0 (\bbstub_spo[6] ),
        .\bbstub_spo[6]_1 (\bbstub_spo[6]_0 ),
        .branch(branch),
        .\button[4] (\button[4] ),
        .chip_debug_out1({chip_debug_out1[20],chip_debug_out1[17:16],chip_debug_out1[14],chip_debug_out1[12],chip_debug_out1[10:7],chip_debug_out1[5:0]}),
        .\curpc_reg[0] (\curpc_reg[0] ),
        .\curpc_reg[0]_0 (\curpc_reg[0]_0 ),
        .\curpc_reg[10] (\curpc_reg[31] [9]),
        .\curpc_reg[10]_0 (\curpc_reg[10] ),
        .\curpc_reg[10]_1 (\curpc_reg[10]_0 ),
        .\curpc_reg[11] (\curpc_reg[31]_0 [10:7]),
        .\curpc_reg[11]_0 (\curpc_reg[31] [10]),
        .\curpc_reg[11]_1 (\curpc_reg[11] ),
        .\curpc_reg[11]_2 (\curpc_reg[11]_0 ),
        .\curpc_reg[12] (\curpc_reg[31] [11]),
        .\curpc_reg[12]_0 (\curpc_reg[12] ),
        .\curpc_reg[12]_1 (\curpc_reg[12]_0 ),
        .\curpc_reg[13] (\curpc_reg[13] ),
        .\curpc_reg[13]_0 (\curpc_reg[13]_0 ),
        .\curpc_reg[14] (\curpc_reg[31] [12]),
        .\curpc_reg[14]_0 (\curpc_reg[14] ),
        .\curpc_reg[15] (\curpc_reg[31]_0 [13:11]),
        .\curpc_reg[15]_0 (\curpc_reg[31] [13]),
        .\curpc_reg[15]_1 (\curpc_reg[15] ),
        .\curpc_reg[15]_2 (\curpc_reg[15]_0 ),
        .\curpc_reg[16] (\curpc_reg[31] [14]),
        .\curpc_reg[16]_0 (\curpc_reg[16] ),
        .\curpc_reg[16]_1 (\curpc_reg[16]_0 ),
        .\curpc_reg[17] (\curpc_reg[31] [15]),
        .\curpc_reg[17]_0 (\curpc_reg[17] ),
        .\curpc_reg[17]_1 (pc_unit_n_37),
        .\curpc_reg[18] (\curpc_reg[31] [16]),
        .\curpc_reg[18]_0 (\curpc_reg[18] ),
        .\curpc_reg[19] (\curpc_reg[31]_0 [17:14]),
        .\curpc_reg[19]_0 (\curpc_reg[31] [17]),
        .\curpc_reg[19]_1 (\curpc_reg[19] ),
        .\curpc_reg[1] (\curpc_reg[1] ),
        .\curpc_reg[1]_0 (\curpc_reg[1]_0 ),
        .\curpc_reg[1]_1 (\curpc_reg[1]_1 ),
        .\curpc_reg[20] (\curpc_reg[31] [18]),
        .\curpc_reg[20]_0 (\curpc_reg[20] ),
        .\curpc_reg[21] (\curpc_reg[31] [19]),
        .\curpc_reg[21]_0 (\curpc_reg[21] ),
        .\curpc_reg[22] (\curpc_reg[31] [20]),
        .\curpc_reg[22]_0 (\curpc_reg[22] ),
        .\curpc_reg[22]_1 (pc_unit_n_36),
        .\curpc_reg[23] (\curpc_reg[31]_0 [21:18]),
        .\curpc_reg[23]_0 (\curpc_reg[31] [21]),
        .\curpc_reg[23]_1 (\curpc_reg[23] ),
        .\curpc_reg[24] (\curpc_reg[31] [22]),
        .\curpc_reg[24]_0 (\curpc_reg[24] ),
        .\curpc_reg[24]_1 (pc_unit_n_34),
        .\curpc_reg[25] (\curpc_reg[31] [0]),
        .\curpc_reg[25]_0 (\curpc_reg[31] [23]),
        .\curpc_reg[25]_1 (\curpc_reg[25] ),
        .\curpc_reg[26] (\curpc_reg[31] [24]),
        .\curpc_reg[26]_0 (\curpc_reg[26] ),
        .\curpc_reg[26]_1 (pc_unit_n_35),
        .\curpc_reg[27] (\curpc_reg[31]_0 [25:22]),
        .\curpc_reg[27]_0 (\curpc_reg[31] [25]),
        .\curpc_reg[27]_1 (\curpc_reg[27] ),
        .\curpc_reg[28] (\curpc_reg[31] [26]),
        .\curpc_reg[28]_0 (\curpc_reg[28] ),
        .\curpc_reg[29] (\curpc_reg[31] [27]),
        .\curpc_reg[29]_0 (\curpc_reg[29] ),
        .\curpc_reg[29]_1 (\curpc_reg[29]_0 ),
        .\curpc_reg[2] (\curpc_reg[31] [1]),
        .\curpc_reg[2]_0 (\curpc_reg[2] ),
        .\curpc_reg[2]_1 (\curpc_reg[2]_0 ),
        .\curpc_reg[2]_2 (\curpc_reg[2]_1 ),
        .\curpc_reg[30] (\curpc_reg[31]_0 [28:26]),
        .\curpc_reg[30]_0 (\curpc_reg[31] [28]),
        .\curpc_reg[30]_1 (\curpc_reg[30] ),
        .\curpc_reg[31] (\curpc_reg[31]_0 [29]),
        .\curpc_reg[31]_0 (\curpc_reg[31] [29]),
        .\curpc_reg[31]_1 (\curpc_reg[31]_1 ),
        .\curpc_reg[31]_2 (\curpc_reg[31]_3 ),
        .\curpc_reg[3] (\curpc_reg[31] [2]),
        .\curpc_reg[3]_0 (\curpc_reg[31]_0 [2:0]),
        .\curpc_reg[3]_1 (\curpc_reg[3] ),
        .\curpc_reg[3]_2 (\curpc_reg[3]_0 ),
        .\curpc_reg[4] (\curpc_reg[31] [3]),
        .\curpc_reg[4]_0 (\curpc_reg[4] ),
        .\curpc_reg[4]_1 (\curpc_reg[4]_0 ),
        .\curpc_reg[5] (\curpc_reg[31] [4]),
        .\curpc_reg[5]_0 (\curpc_reg[5] ),
        .\curpc_reg[5]_1 (\curpc_reg[5]_0 ),
        .\curpc_reg[6] (\curpc_reg[31] [5]),
        .\curpc_reg[6]_0 (\curpc_reg[6] ),
        .\curpc_reg[6]_1 (\curpc_reg[6]_0 ),
        .\curpc_reg[7] (\curpc_reg[31]_0 [6:3]),
        .\curpc_reg[7]_0 (\curpc_reg[31] [6]),
        .\curpc_reg[7]_1 (\curpc_reg[7] ),
        .\curpc_reg[7]_2 (\curpc_reg[7]_0 ),
        .\curpc_reg[7]_3 ({reg32_n_264,reg32_n_265,reg32_n_266}),
        .\curpc_reg[8] (\curpc_reg[31] [7]),
        .\curpc_reg[8]_0 (\curpc_reg[8] ),
        .\curpc_reg[8]_1 (\curpc_reg[8]_0 ),
        .\curpc_reg[9] (\curpc_reg[31] [8]),
        .\curpc_reg[9]_0 (\curpc_reg[9] ),
        .\curpc_reg[9]_1 (\curpc_reg[9]_0 ),
        .data1(data1),
        .data6(data6),
        .debug_reg(debug_reg),
        .debug_reg_0({in8[3],in8[0]}),
        .dina(dina),
        .led_OBUF(led_OBUF),
        .\num_csn_reg[0] (reg32_n_50),
        .\num_csn_reg[0]_0 (reg32_n_51),
        .\num_csn_reg[5] ({in8[5:4],in8[1]}),
        .\num_csn_reg[5]_0 (reg32_n_48),
        .\num_csn_reg[5]_1 (reg32_n_49),
        .\num_csn_reg[6] ({sel0[3],sel0[0]}),
        .\num_csn_reg[6]_0 (reg32_n_44),
        .\num_csn_reg[6]_1 (reg32_n_45),
        .\num_csn_reg[6]_2 (reg32_n_46),
        .\num_csn_reg[6]_3 (reg32_n_47),
        .out(out),
        .\register_reg[1][0]_0 (\register_reg[1][0] ),
        .\register_reg[27][10]_0 (\register_reg[27][10] ),
        .\register_reg[31][0]_0 (\register_reg[31][0]_0 ),
        .\register_reg[31][10]_0 (\register_reg[31][10] ),
        .\register_reg[31][11]_0 (reg32_n_243),
        .\register_reg[31][11]_1 ({\register_reg[31][11] ,reg32_n_253,reg32_n_254,reg32_n_255}),
        .\register_reg[31][12]_0 (reg32_n_146),
        .\register_reg[31][12]_1 (DI),
        .\register_reg[31][19]_0 (\register_reg[31][19] [3:1]),
        .\register_reg[31][1]_0 (reg32_n_144),
        .\register_reg[31][1]_1 (reg32_n_145),
        .\register_reg[31][1]_2 (reg32_n_250),
        .\register_reg[31][1]_3 (reg32_n_251),
        .\register_reg[31][1]_4 (\register_reg[31][1]_0 ),
        .\register_reg[31][20]_0 (reg32_n_248),
        .\register_reg[31][20]_1 (reg32_n_249),
        .\register_reg[31][23]_0 (\register_reg[31][23] ),
        .\register_reg[31][27]_0 (\register_reg[31][27] ),
        .\register_reg[31][2]_0 ({\register_reg[31][2] ,\register_reg[31][1] ,\register_reg[31][0] }),
        .\register_reg[31][30]_0 (\register_reg[31][30] ),
        .\register_reg[31][31]_0 (\register_reg[31][31] ),
        .\register_reg[31][5]_0 (\register_reg[31][5] ),
        .\register_reg[31][6]_0 (\register_reg[31][6] ),
        .\register_reg[31][7]_0 (\register_reg[31][7] ),
        .\register_reg[31][8]_0 (\register_reg[31][8] ),
        .\register_reg[31][9]_0 (\register_reg[31][9] ),
        .rst(rst),
        .sel0(sel0[2:1]),
        .spo({spo[31:15],spo[12:0]}),
        .\switch[0] (\switch[0] ),
        .\switch[10] (\switch[10] ),
        .\switch[12] (\switch[12] ),
        .\switch[12]_0 (\switch[12]_0 ),
        .\switch[13] (\switch[13] ),
        .\switch[13]_0 (\switch[13]_0 ),
        .\switch[13]_1 (\switch[13]_1 ),
        .\switch[13]_2 (\switch[13]_2 ),
        .\switch[13]_3 (\switch[13]_3 ),
        .\switch[4] (\switch[4] ),
        .\switch[5] (\switch[5] ),
        .\switch[6] (\switch[6] ),
        .\switch[8] (\switch[8] ),
        .\switch[9] (\switch[9] ));
endmodule

module IO_Manager
   (out,
    rst,
    aresetn,
    debug_reg_0,
    \register_reg[31][31] ,
    num_an_OBUF,
    \num_csn_reg[6] ,
    \num_csn_reg[6]_0 ,
    \num_csn_reg[0] ,
    \num_csn_reg[0]_0 ,
    \num_csn_reg[0]_1 ,
    \num_csn_reg[0]_2 ,
    \num_csn_reg[0]_3 ,
    \num_csn_reg[0]_4 ,
    \num_csn_reg[0]_5 ,
    \num_csn_reg[0]_6 ,
    \num_csn_reg[6]_1 ,
    \num_csn_reg[6]_2 ,
    \num_csn_reg[0]_7 ,
    \num_csn_reg[0]_8 ,
    \num_csn_reg[0]_9 ,
    Q,
    clk_IBUF_BUFG,
    \clk_div_reg[10] ,
    led_OBUF,
    button_IBUF,
    resetn_IBUF,
    D);
  output [3:0]out;
  output rst;
  output aresetn;
  output debug_reg_0;
  output \register_reg[31][31] ;
  output [7:0]num_an_OBUF;
  output \num_csn_reg[6] ;
  output \num_csn_reg[6]_0 ;
  output \num_csn_reg[0] ;
  output \num_csn_reg[0]_0 ;
  output \num_csn_reg[0]_1 ;
  output \num_csn_reg[0]_2 ;
  output \num_csn_reg[0]_3 ;
  output \num_csn_reg[0]_4 ;
  output \num_csn_reg[0]_5 ;
  output \num_csn_reg[0]_6 ;
  output \num_csn_reg[6]_1 ;
  output \num_csn_reg[6]_2 ;
  output \num_csn_reg[0]_7 ;
  output \num_csn_reg[0]_8 ;
  output \num_csn_reg[0]_9 ;
  output [6:0]Q;
  input clk_IBUF_BUFG;
  input [1:0]\clk_div_reg[10] ;
  input [14:0]led_OBUF;
  input [4:0]button_IBUF;
  input resetn_IBUF;
  input [6:0]D;

  wire [6:0]D;
  wire [6:0]Q;
  wire aresetn;
  wire bd0_n_0;
  wire bd0_n_1;
  wire bdr_n_2;
  wire bdr_n_3;
  wire bdr_n_5;
  wire bdr_n_6;
  wire [4:0]button_IBUF;
  wire [0:0]button_last;
  wire \button_up_reg_n_0_[0] ;
  wire clk_IBUF_BUFG;
  wire [1:0]\clk_div_reg[10] ;
  wire debug_reg_0;
  wire [14:0]led_OBUF;
  wire [7:0]num_an_OBUF;
  wire \num_csn_reg[0] ;
  wire \num_csn_reg[0]_0 ;
  wire \num_csn_reg[0]_1 ;
  wire \num_csn_reg[0]_2 ;
  wire \num_csn_reg[0]_3 ;
  wire \num_csn_reg[0]_4 ;
  wire \num_csn_reg[0]_5 ;
  wire \num_csn_reg[0]_6 ;
  wire \num_csn_reg[0]_7 ;
  wire \num_csn_reg[0]_8 ;
  wire \num_csn_reg[0]_9 ;
  wire \num_csn_reg[6] ;
  wire \num_csn_reg[6]_0 ;
  wire \num_csn_reg[6]_1 ;
  wire \num_csn_reg[6]_2 ;
  wire [3:0]out;
  wire \register_reg[31][31] ;
  wire reset_cnt;
  wire \reset_cnt[0]_i_4_n_0 ;
  wire \reset_cnt[0]_i_5_n_0 ;
  wire \reset_cnt[0]_i_6_n_0 ;
  wire [39:28]reset_cnt_reg;
  wire \reset_cnt_reg[0]_i_3_n_0 ;
  wire \reset_cnt_reg[0]_i_3_n_1 ;
  wire \reset_cnt_reg[0]_i_3_n_2 ;
  wire \reset_cnt_reg[0]_i_3_n_3 ;
  wire \reset_cnt_reg[0]_i_3_n_4 ;
  wire \reset_cnt_reg[0]_i_3_n_5 ;
  wire \reset_cnt_reg[0]_i_3_n_6 ;
  wire \reset_cnt_reg[0]_i_3_n_7 ;
  wire \reset_cnt_reg[12]_i_1_n_0 ;
  wire \reset_cnt_reg[12]_i_1_n_1 ;
  wire \reset_cnt_reg[12]_i_1_n_2 ;
  wire \reset_cnt_reg[12]_i_1_n_3 ;
  wire \reset_cnt_reg[12]_i_1_n_4 ;
  wire \reset_cnt_reg[12]_i_1_n_5 ;
  wire \reset_cnt_reg[12]_i_1_n_6 ;
  wire \reset_cnt_reg[12]_i_1_n_7 ;
  wire \reset_cnt_reg[16]_i_1_n_0 ;
  wire \reset_cnt_reg[16]_i_1_n_1 ;
  wire \reset_cnt_reg[16]_i_1_n_2 ;
  wire \reset_cnt_reg[16]_i_1_n_3 ;
  wire \reset_cnt_reg[16]_i_1_n_4 ;
  wire \reset_cnt_reg[16]_i_1_n_5 ;
  wire \reset_cnt_reg[16]_i_1_n_6 ;
  wire \reset_cnt_reg[16]_i_1_n_7 ;
  wire \reset_cnt_reg[20]_i_1_n_0 ;
  wire \reset_cnt_reg[20]_i_1_n_1 ;
  wire \reset_cnt_reg[20]_i_1_n_2 ;
  wire \reset_cnt_reg[20]_i_1_n_3 ;
  wire \reset_cnt_reg[20]_i_1_n_4 ;
  wire \reset_cnt_reg[20]_i_1_n_5 ;
  wire \reset_cnt_reg[20]_i_1_n_6 ;
  wire \reset_cnt_reg[20]_i_1_n_7 ;
  wire \reset_cnt_reg[24]_i_1_n_0 ;
  wire \reset_cnt_reg[24]_i_1_n_1 ;
  wire \reset_cnt_reg[24]_i_1_n_2 ;
  wire \reset_cnt_reg[24]_i_1_n_3 ;
  wire \reset_cnt_reg[24]_i_1_n_4 ;
  wire \reset_cnt_reg[24]_i_1_n_5 ;
  wire \reset_cnt_reg[24]_i_1_n_6 ;
  wire \reset_cnt_reg[24]_i_1_n_7 ;
  wire \reset_cnt_reg[28]_i_1_n_0 ;
  wire \reset_cnt_reg[28]_i_1_n_1 ;
  wire \reset_cnt_reg[28]_i_1_n_2 ;
  wire \reset_cnt_reg[28]_i_1_n_3 ;
  wire \reset_cnt_reg[28]_i_1_n_4 ;
  wire \reset_cnt_reg[28]_i_1_n_5 ;
  wire \reset_cnt_reg[28]_i_1_n_6 ;
  wire \reset_cnt_reg[28]_i_1_n_7 ;
  wire \reset_cnt_reg[32]_i_1_n_0 ;
  wire \reset_cnt_reg[32]_i_1_n_1 ;
  wire \reset_cnt_reg[32]_i_1_n_2 ;
  wire \reset_cnt_reg[32]_i_1_n_3 ;
  wire \reset_cnt_reg[32]_i_1_n_4 ;
  wire \reset_cnt_reg[32]_i_1_n_5 ;
  wire \reset_cnt_reg[32]_i_1_n_6 ;
  wire \reset_cnt_reg[32]_i_1_n_7 ;
  wire \reset_cnt_reg[36]_i_1_n_1 ;
  wire \reset_cnt_reg[36]_i_1_n_2 ;
  wire \reset_cnt_reg[36]_i_1_n_3 ;
  wire \reset_cnt_reg[36]_i_1_n_4 ;
  wire \reset_cnt_reg[36]_i_1_n_5 ;
  wire \reset_cnt_reg[36]_i_1_n_6 ;
  wire \reset_cnt_reg[36]_i_1_n_7 ;
  wire \reset_cnt_reg[4]_i_1_n_0 ;
  wire \reset_cnt_reg[4]_i_1_n_1 ;
  wire \reset_cnt_reg[4]_i_1_n_2 ;
  wire \reset_cnt_reg[4]_i_1_n_3 ;
  wire \reset_cnt_reg[4]_i_1_n_4 ;
  wire \reset_cnt_reg[4]_i_1_n_5 ;
  wire \reset_cnt_reg[4]_i_1_n_6 ;
  wire \reset_cnt_reg[4]_i_1_n_7 ;
  wire \reset_cnt_reg[8]_i_1_n_0 ;
  wire \reset_cnt_reg[8]_i_1_n_1 ;
  wire \reset_cnt_reg[8]_i_1_n_2 ;
  wire \reset_cnt_reg[8]_i_1_n_3 ;
  wire \reset_cnt_reg[8]_i_1_n_4 ;
  wire \reset_cnt_reg[8]_i_1_n_5 ;
  wire \reset_cnt_reg[8]_i_1_n_6 ;
  wire \reset_cnt_reg[8]_i_1_n_7 ;
  wire \reset_cnt_reg_n_0_[0] ;
  wire \reset_cnt_reg_n_0_[10] ;
  wire \reset_cnt_reg_n_0_[11] ;
  wire \reset_cnt_reg_n_0_[12] ;
  wire \reset_cnt_reg_n_0_[13] ;
  wire \reset_cnt_reg_n_0_[14] ;
  wire \reset_cnt_reg_n_0_[15] ;
  wire \reset_cnt_reg_n_0_[16] ;
  wire \reset_cnt_reg_n_0_[17] ;
  wire \reset_cnt_reg_n_0_[18] ;
  wire \reset_cnt_reg_n_0_[19] ;
  wire \reset_cnt_reg_n_0_[1] ;
  wire \reset_cnt_reg_n_0_[20] ;
  wire \reset_cnt_reg_n_0_[21] ;
  wire \reset_cnt_reg_n_0_[22] ;
  wire \reset_cnt_reg_n_0_[23] ;
  wire \reset_cnt_reg_n_0_[24] ;
  wire \reset_cnt_reg_n_0_[25] ;
  wire \reset_cnt_reg_n_0_[26] ;
  wire \reset_cnt_reg_n_0_[27] ;
  wire \reset_cnt_reg_n_0_[2] ;
  wire \reset_cnt_reg_n_0_[3] ;
  wire \reset_cnt_reg_n_0_[4] ;
  wire \reset_cnt_reg_n_0_[5] ;
  wire \reset_cnt_reg_n_0_[6] ;
  wire \reset_cnt_reg_n_0_[7] ;
  wire \reset_cnt_reg_n_0_[8] ;
  wire \reset_cnt_reg_n_0_[9] ;
  wire reset_down;
  wire reset_down0;
  wire reset_last;
  wire reset_last_reg_n_0;
  wire reset_up;
  wire resetn_IBUF;
  wire rst;
  wire [3:3]\NLW_reset_cnt_reg[36]_i_1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    aresetn_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(bdr_n_6),
        .Q(aresetn),
        .R(1'b0));
  button_debouncer bd0
       (.aresetn_reg(aresetn),
        .button_IBUF(button_IBUF[0]),
        .button_last(button_last),
        .\button_last_reg[0] (bd0_n_0),
        .\button_up_reg[0] (bd0_n_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG));
  button_debouncer_0 bdr
       (.aresetn_reg(bdr_n_6),
        .aresetn_reg_0(aresetn),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .debug_reg(bdr_n_3),
        .debug_reg_0(debug_reg_0),
        .reset_cnt(reset_cnt),
        .\reset_cnt_reg[30] (\reset_cnt[0]_i_5_n_0 ),
        .\reset_cnt_reg[38] (\reset_cnt[0]_i_4_n_0 ),
        .\reset_cnt_reg[39] (bdr_n_5),
        .reset_down(reset_down),
        .reset_down0(reset_down0),
        .reset_last(reset_last),
        .reset_last_reg(reset_last_reg_n_0),
        .reset_up(reset_up),
        .reset_up_reg(bdr_n_2),
        .resetn_IBUF(resetn_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \button_last_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(bd0_n_0),
        .Q(button_last),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \button_up_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(bd0_n_1),
        .Q(\button_up_reg_n_0_[0] ),
        .R(rst));
  FDSE #(
    .INIT(1'b0)) 
    debug_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(bdr_n_3),
        .Q(debug_reg_0),
        .S(rst));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \register[1][31]_i_10 
       (.I0(\clk_div_reg[10] [0]),
        .I1(led_OBUF[14]),
        .I2(\button_up_reg_n_0_[0] ),
        .I3(debug_reg_0),
        .O(\register_reg[31][31] ));
  LUT1 #(
    .INIT(2'h1)) 
    \register[1][31]_i_4 
       (.I0(aresetn),
        .O(rst));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reset_cnt[0]_i_4 
       (.I0(reset_cnt_reg[38]),
        .I1(reset_cnt_reg[37]),
        .I2(reset_cnt_reg[39]),
        .I3(reset_cnt_reg[34]),
        .I4(reset_cnt_reg[35]),
        .I5(reset_cnt_reg[36]),
        .O(\reset_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reset_cnt[0]_i_5 
       (.I0(reset_cnt_reg[30]),
        .I1(reset_cnt_reg[28]),
        .I2(reset_cnt_reg[29]),
        .I3(reset_cnt_reg[33]),
        .I4(reset_cnt_reg[31]),
        .I5(reset_cnt_reg[32]),
        .O(\reset_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \reset_cnt[0]_i_6 
       (.I0(\reset_cnt_reg_n_0_[0] ),
        .O(\reset_cnt[0]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[0]_i_3_n_7 ),
        .Q(\reset_cnt_reg_n_0_[0] ),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\reset_cnt_reg[0]_i_3_n_0 ,\reset_cnt_reg[0]_i_3_n_1 ,\reset_cnt_reg[0]_i_3_n_2 ,\reset_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\reset_cnt_reg[0]_i_3_n_4 ,\reset_cnt_reg[0]_i_3_n_5 ,\reset_cnt_reg[0]_i_3_n_6 ,\reset_cnt_reg[0]_i_3_n_7 }),
        .S({\reset_cnt_reg_n_0_[3] ,\reset_cnt_reg_n_0_[2] ,\reset_cnt_reg_n_0_[1] ,\reset_cnt[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[8]_i_1_n_5 ),
        .Q(\reset_cnt_reg_n_0_[10] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[8]_i_1_n_4 ),
        .Q(\reset_cnt_reg_n_0_[11] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[12]_i_1_n_7 ),
        .Q(\reset_cnt_reg_n_0_[12] ),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[12]_i_1 
       (.CI(\reset_cnt_reg[8]_i_1_n_0 ),
        .CO({\reset_cnt_reg[12]_i_1_n_0 ,\reset_cnt_reg[12]_i_1_n_1 ,\reset_cnt_reg[12]_i_1_n_2 ,\reset_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[12]_i_1_n_4 ,\reset_cnt_reg[12]_i_1_n_5 ,\reset_cnt_reg[12]_i_1_n_6 ,\reset_cnt_reg[12]_i_1_n_7 }),
        .S({\reset_cnt_reg_n_0_[15] ,\reset_cnt_reg_n_0_[14] ,\reset_cnt_reg_n_0_[13] ,\reset_cnt_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[12]_i_1_n_6 ),
        .Q(\reset_cnt_reg_n_0_[13] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[12]_i_1_n_5 ),
        .Q(\reset_cnt_reg_n_0_[14] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[12]_i_1_n_4 ),
        .Q(\reset_cnt_reg_n_0_[15] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[16]_i_1_n_7 ),
        .Q(\reset_cnt_reg_n_0_[16] ),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[16]_i_1 
       (.CI(\reset_cnt_reg[12]_i_1_n_0 ),
        .CO({\reset_cnt_reg[16]_i_1_n_0 ,\reset_cnt_reg[16]_i_1_n_1 ,\reset_cnt_reg[16]_i_1_n_2 ,\reset_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[16]_i_1_n_4 ,\reset_cnt_reg[16]_i_1_n_5 ,\reset_cnt_reg[16]_i_1_n_6 ,\reset_cnt_reg[16]_i_1_n_7 }),
        .S({\reset_cnt_reg_n_0_[19] ,\reset_cnt_reg_n_0_[18] ,\reset_cnt_reg_n_0_[17] ,\reset_cnt_reg_n_0_[16] }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[16]_i_1_n_6 ),
        .Q(\reset_cnt_reg_n_0_[17] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[16]_i_1_n_5 ),
        .Q(\reset_cnt_reg_n_0_[18] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[16]_i_1_n_4 ),
        .Q(\reset_cnt_reg_n_0_[19] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[0]_i_3_n_6 ),
        .Q(\reset_cnt_reg_n_0_[1] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[20]_i_1_n_7 ),
        .Q(\reset_cnt_reg_n_0_[20] ),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[20]_i_1 
       (.CI(\reset_cnt_reg[16]_i_1_n_0 ),
        .CO({\reset_cnt_reg[20]_i_1_n_0 ,\reset_cnt_reg[20]_i_1_n_1 ,\reset_cnt_reg[20]_i_1_n_2 ,\reset_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[20]_i_1_n_4 ,\reset_cnt_reg[20]_i_1_n_5 ,\reset_cnt_reg[20]_i_1_n_6 ,\reset_cnt_reg[20]_i_1_n_7 }),
        .S({\reset_cnt_reg_n_0_[23] ,\reset_cnt_reg_n_0_[22] ,\reset_cnt_reg_n_0_[21] ,\reset_cnt_reg_n_0_[20] }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[20]_i_1_n_6 ),
        .Q(\reset_cnt_reg_n_0_[21] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[20]_i_1_n_5 ),
        .Q(\reset_cnt_reg_n_0_[22] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[20]_i_1_n_4 ),
        .Q(\reset_cnt_reg_n_0_[23] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[24]_i_1_n_7 ),
        .Q(\reset_cnt_reg_n_0_[24] ),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[24]_i_1 
       (.CI(\reset_cnt_reg[20]_i_1_n_0 ),
        .CO({\reset_cnt_reg[24]_i_1_n_0 ,\reset_cnt_reg[24]_i_1_n_1 ,\reset_cnt_reg[24]_i_1_n_2 ,\reset_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[24]_i_1_n_4 ,\reset_cnt_reg[24]_i_1_n_5 ,\reset_cnt_reg[24]_i_1_n_6 ,\reset_cnt_reg[24]_i_1_n_7 }),
        .S({\reset_cnt_reg_n_0_[27] ,\reset_cnt_reg_n_0_[26] ,\reset_cnt_reg_n_0_[25] ,\reset_cnt_reg_n_0_[24] }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[24]_i_1_n_6 ),
        .Q(\reset_cnt_reg_n_0_[25] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[24]_i_1_n_5 ),
        .Q(\reset_cnt_reg_n_0_[26] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[24]_i_1_n_4 ),
        .Q(\reset_cnt_reg_n_0_[27] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[28]_i_1_n_7 ),
        .Q(reset_cnt_reg[28]),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[28]_i_1 
       (.CI(\reset_cnt_reg[24]_i_1_n_0 ),
        .CO({\reset_cnt_reg[28]_i_1_n_0 ,\reset_cnt_reg[28]_i_1_n_1 ,\reset_cnt_reg[28]_i_1_n_2 ,\reset_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[28]_i_1_n_4 ,\reset_cnt_reg[28]_i_1_n_5 ,\reset_cnt_reg[28]_i_1_n_6 ,\reset_cnt_reg[28]_i_1_n_7 }),
        .S(reset_cnt_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[28]_i_1_n_6 ),
        .Q(reset_cnt_reg[29]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[0]_i_3_n_5 ),
        .Q(\reset_cnt_reg_n_0_[2] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[28]_i_1_n_5 ),
        .Q(reset_cnt_reg[30]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[28]_i_1_n_4 ),
        .Q(reset_cnt_reg[31]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[32]_i_1_n_7 ),
        .Q(reset_cnt_reg[32]),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[32]_i_1 
       (.CI(\reset_cnt_reg[28]_i_1_n_0 ),
        .CO({\reset_cnt_reg[32]_i_1_n_0 ,\reset_cnt_reg[32]_i_1_n_1 ,\reset_cnt_reg[32]_i_1_n_2 ,\reset_cnt_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[32]_i_1_n_4 ,\reset_cnt_reg[32]_i_1_n_5 ,\reset_cnt_reg[32]_i_1_n_6 ,\reset_cnt_reg[32]_i_1_n_7 }),
        .S(reset_cnt_reg[35:32]));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[32]_i_1_n_6 ),
        .Q(reset_cnt_reg[33]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[32]_i_1_n_5 ),
        .Q(reset_cnt_reg[34]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[32]_i_1_n_4 ),
        .Q(reset_cnt_reg[35]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[36]_i_1_n_7 ),
        .Q(reset_cnt_reg[36]),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[36]_i_1 
       (.CI(\reset_cnt_reg[32]_i_1_n_0 ),
        .CO({\NLW_reset_cnt_reg[36]_i_1_CO_UNCONNECTED [3],\reset_cnt_reg[36]_i_1_n_1 ,\reset_cnt_reg[36]_i_1_n_2 ,\reset_cnt_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[36]_i_1_n_4 ,\reset_cnt_reg[36]_i_1_n_5 ,\reset_cnt_reg[36]_i_1_n_6 ,\reset_cnt_reg[36]_i_1_n_7 }),
        .S(reset_cnt_reg[39:36]));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[36]_i_1_n_6 ),
        .Q(reset_cnt_reg[37]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[36]_i_1_n_5 ),
        .Q(reset_cnt_reg[38]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[36]_i_1_n_4 ),
        .Q(reset_cnt_reg[39]),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[0]_i_3_n_4 ),
        .Q(\reset_cnt_reg_n_0_[3] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[4]_i_1_n_7 ),
        .Q(\reset_cnt_reg_n_0_[4] ),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[4]_i_1 
       (.CI(\reset_cnt_reg[0]_i_3_n_0 ),
        .CO({\reset_cnt_reg[4]_i_1_n_0 ,\reset_cnt_reg[4]_i_1_n_1 ,\reset_cnt_reg[4]_i_1_n_2 ,\reset_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[4]_i_1_n_4 ,\reset_cnt_reg[4]_i_1_n_5 ,\reset_cnt_reg[4]_i_1_n_6 ,\reset_cnt_reg[4]_i_1_n_7 }),
        .S({\reset_cnt_reg_n_0_[7] ,\reset_cnt_reg_n_0_[6] ,\reset_cnt_reg_n_0_[5] ,\reset_cnt_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[4]_i_1_n_6 ),
        .Q(\reset_cnt_reg_n_0_[5] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[4]_i_1_n_5 ),
        .Q(\reset_cnt_reg_n_0_[6] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[4]_i_1_n_4 ),
        .Q(\reset_cnt_reg_n_0_[7] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[8]_i_1_n_7 ),
        .Q(\reset_cnt_reg_n_0_[8] ),
        .R(bdr_n_5));
  CARRY4 \reset_cnt_reg[8]_i_1 
       (.CI(\reset_cnt_reg[4]_i_1_n_0 ),
        .CO({\reset_cnt_reg[8]_i_1_n_0 ,\reset_cnt_reg[8]_i_1_n_1 ,\reset_cnt_reg[8]_i_1_n_2 ,\reset_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\reset_cnt_reg[8]_i_1_n_4 ,\reset_cnt_reg[8]_i_1_n_5 ,\reset_cnt_reg[8]_i_1_n_6 ,\reset_cnt_reg[8]_i_1_n_7 }),
        .S({\reset_cnt_reg_n_0_[11] ,\reset_cnt_reg_n_0_[10] ,\reset_cnt_reg_n_0_[9] ,\reset_cnt_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \reset_cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(reset_cnt),
        .D(\reset_cnt_reg[8]_i_1_n_6 ),
        .Q(\reset_cnt_reg_n_0_[9] ),
        .R(bdr_n_5));
  FDRE #(
    .INIT(1'b0)) 
    reset_down_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(reset_down0),
        .Q(reset_down),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    reset_last_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(reset_last),
        .Q(reset_last_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    reset_up_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(bdr_n_2),
        .Q(reset_up),
        .R(rst));
  segnum_manager sm
       (.D(D),
        .Q(Q),
        .SR(rst),
        .button_IBUF(button_IBUF),
        .\clk_div_reg[10] (\clk_div_reg[10] [1]),
        .led_OBUF(led_OBUF),
        .num_an_OBUF(num_an_OBUF),
        .\num_csn_reg[0]_0 (\num_csn_reg[0] ),
        .\num_csn_reg[0]_1 (\num_csn_reg[0]_0 ),
        .\num_csn_reg[0]_10 (\num_csn_reg[0]_9 ),
        .\num_csn_reg[0]_2 (\num_csn_reg[0]_1 ),
        .\num_csn_reg[0]_3 (\num_csn_reg[0]_2 ),
        .\num_csn_reg[0]_4 (\num_csn_reg[0]_3 ),
        .\num_csn_reg[0]_5 (\num_csn_reg[0]_4 ),
        .\num_csn_reg[0]_6 (\num_csn_reg[0]_5 ),
        .\num_csn_reg[0]_7 (\num_csn_reg[0]_6 ),
        .\num_csn_reg[0]_8 (\num_csn_reg[0]_7 ),
        .\num_csn_reg[0]_9 (\num_csn_reg[0]_8 ),
        .\num_csn_reg[6]_0 (\num_csn_reg[6] ),
        .\num_csn_reg[6]_1 (\num_csn_reg[6]_0 ),
        .\num_csn_reg[6]_2 (\num_csn_reg[6]_1 ),
        .\num_csn_reg[6]_3 (\num_csn_reg[6]_2 ),
        .out(out));
endmodule

(* CHECK_LICENSE_TYPE = "Ram,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.1" *) 
module Ram
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [10:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.349 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "Ram.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  Ram_blk_mem_gen_v8_4_1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

module Regs
   (D,
    dina,
    \num_csn_reg[5] ,
    \num_csn_reg[6] ,
    \num_csn_reg[6]_0 ,
    \num_csn_reg[6]_1 ,
    \num_csn_reg[6]_2 ,
    \num_csn_reg[6]_3 ,
    \num_csn_reg[5]_0 ,
    \num_csn_reg[5]_1 ,
    \num_csn_reg[0] ,
    \num_csn_reg[0]_0 ,
    \curpc_reg[25] ,
    \curpc_reg[3] ,
    \curpc_reg[4] ,
    \curpc_reg[2] ,
    \curpc_reg[3]_0 ,
    \curpc_reg[7] ,
    \curpc_reg[5] ,
    \curpc_reg[6] ,
    \curpc_reg[7]_0 ,
    \curpc_reg[11] ,
    \curpc_reg[8] ,
    \curpc_reg[9] ,
    \curpc_reg[10] ,
    \curpc_reg[11]_0 ,
    \curpc_reg[15] ,
    \curpc_reg[12] ,
    \curpc_reg[15]_0 ,
    \curpc_reg[19] ,
    \curpc_reg[16] ,
    \curpc_reg[30] ,
    \curpc_reg[29] ,
    \curpc_reg[30]_0 ,
    \curpc_reg[14] ,
    \curpc_reg[17] ,
    \curpc_reg[18] ,
    \curpc_reg[19]_0 ,
    \curpc_reg[23] ,
    \curpc_reg[20] ,
    \curpc_reg[21] ,
    \curpc_reg[22] ,
    \curpc_reg[23]_0 ,
    \curpc_reg[27] ,
    \curpc_reg[24] ,
    \curpc_reg[25]_0 ,
    \curpc_reg[26] ,
    \curpc_reg[27]_0 ,
    \curpc_reg[28] ,
    \curpc_reg[31] ,
    \curpc_reg[31]_0 ,
    data6,
    \curpc_reg[29]_0 ,
    \curpc_reg[13] ,
    \register_reg[31][31]_0 ,
    \register_reg[31][1]_0 ,
    \register_reg[31][1]_1 ,
    \register_reg[31][12]_0 ,
    \curpc_reg[14]_0 ,
    \curpc_reg[17]_0 ,
    \curpc_reg[18]_0 ,
    \curpc_reg[19]_1 ,
    \curpc_reg[20]_0 ,
    \curpc_reg[21]_0 ,
    \curpc_reg[22]_0 ,
    \curpc_reg[23]_1 ,
    \curpc_reg[24]_0 ,
    \curpc_reg[25]_1 ,
    \curpc_reg[26]_0 ,
    \curpc_reg[27]_1 ,
    \curpc_reg[28]_0 ,
    \register_reg[1][0]_0 ,
    \curpc_reg[0] ,
    \curpc_reg[1] ,
    \curpc_reg[3]_1 ,
    \curpc_reg[2]_0 ,
    \curpc_reg[7]_1 ,
    \curpc_reg[6]_0 ,
    \curpc_reg[5]_0 ,
    \curpc_reg[4]_0 ,
    \curpc_reg[15]_1 ,
    \curpc_reg[13]_0 ,
    \curpc_reg[12]_0 ,
    \curpc_reg[11]_1 ,
    \curpc_reg[10]_0 ,
    \curpc_reg[9]_0 ,
    \curpc_reg[8]_0 ,
    \curpc_reg[0]_0 ,
    \curpc_reg[31]_1 ,
    \curpc_reg[30]_1 ,
    \curpc_reg[29]_1 ,
    \curpc_reg[16]_0 ,
    \curpc_reg[1]_0 ,
    \curpc_reg[1]_1 ,
    \curpc_reg[2]_1 ,
    \curpc_reg[2]_2 ,
    \curpc_reg[3]_2 ,
    \curpc_reg[4]_1 ,
    \curpc_reg[5]_1 ,
    \curpc_reg[6]_1 ,
    \curpc_reg[7]_2 ,
    \curpc_reg[8]_1 ,
    \curpc_reg[9]_1 ,
    \curpc_reg[10]_1 ,
    \curpc_reg[11]_2 ,
    \curpc_reg[12]_1 ,
    \curpc_reg[15]_2 ,
    \curpc_reg[16]_1 ,
    \register_reg[31][23]_0 ,
    \register_reg[31][27]_0 ,
    \register_reg[31][30]_0 ,
    data1,
    \register_reg[31][2]_0 ,
    \register_reg[31][11]_0 ,
    \register_reg[31][12]_1 ,
    \register_reg[31][19]_0 ,
    \register_reg[31][20]_0 ,
    \register_reg[31][20]_1 ,
    \register_reg[31][1]_2 ,
    \register_reg[31][1]_3 ,
    \register_reg[31][11]_1 ,
    \register_reg[31][5]_0 ,
    \register_reg[31][6]_0 ,
    \register_reg[31][7]_0 ,
    \register_reg[31][8]_0 ,
    \register_reg[31][9]_0 ,
    \register_reg[31][10]_0 ,
    \register_reg[31][1]_4 ,
    \register_reg[31][0]_0 ,
    \curpc_reg[7]_3 ,
    out,
    debug_reg,
    led_OBUF,
    \switch[0] ,
    \register_reg[27][10]_0 ,
    Q,
    \switch[13] ,
    \switch[12] ,
    \switch[13]_0 ,
    \switch[13]_1 ,
    \switch[6] ,
    \switch[5] ,
    \switch[4] ,
    \switch[13]_2 ,
    chip_debug_out1,
    \switch[12]_0 ,
    \switch[13]_3 ,
    \switch[10] ,
    \switch[9] ,
    \switch[8] ,
    debug_reg_0,
    sel0,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[0]_2 ,
    \curpc_reg[24]_1 ,
    \curpc_reg[26]_1 ,
    \curpc_reg[22]_1 ,
    \curpc_reg[17]_1 ,
    \button[4] ,
    \bbstub_spo[6] ,
    alu_src_b,
    DI,
    spo,
    \bbstub_spo[6]_0 ,
    \bbstub_spo[1] ,
    \bbstub_spo[1]_0 ,
    branch,
    \bbstub_spo[3] ,
    \bbstub_spo[1]_1 ,
    \bbstub_spo[2] ,
    \bbstub_spo[6]_1 ,
    \curpc_reg[31]_2 ,
    CLK,
    rst);
  output [6:0]D;
  output [31:0]dina;
  output [2:0]\num_csn_reg[5] ;
  output [1:0]\num_csn_reg[6] ;
  output \num_csn_reg[6]_0 ;
  output \num_csn_reg[6]_1 ;
  output \num_csn_reg[6]_2 ;
  output \num_csn_reg[6]_3 ;
  output \num_csn_reg[5]_0 ;
  output \num_csn_reg[5]_1 ;
  output \num_csn_reg[0] ;
  output \num_csn_reg[0]_0 ;
  output \curpc_reg[25] ;
  output \curpc_reg[3] ;
  output \curpc_reg[4] ;
  output \curpc_reg[2] ;
  output [2:0]\curpc_reg[3]_0 ;
  output [3:0]\curpc_reg[7] ;
  output \curpc_reg[5] ;
  output \curpc_reg[6] ;
  output \curpc_reg[7]_0 ;
  output [3:0]\curpc_reg[11] ;
  output \curpc_reg[8] ;
  output \curpc_reg[9] ;
  output \curpc_reg[10] ;
  output \curpc_reg[11]_0 ;
  output [2:0]\curpc_reg[15] ;
  output \curpc_reg[12] ;
  output \curpc_reg[15]_0 ;
  output [3:0]\curpc_reg[19] ;
  output \curpc_reg[16] ;
  output [2:0]\curpc_reg[30] ;
  output \curpc_reg[29] ;
  output \curpc_reg[30]_0 ;
  output \curpc_reg[14] ;
  output \curpc_reg[17] ;
  output \curpc_reg[18] ;
  output \curpc_reg[19]_0 ;
  output [3:0]\curpc_reg[23] ;
  output \curpc_reg[20] ;
  output \curpc_reg[21] ;
  output \curpc_reg[22] ;
  output \curpc_reg[23]_0 ;
  output [3:0]\curpc_reg[27] ;
  output \curpc_reg[24] ;
  output \curpc_reg[25]_0 ;
  output \curpc_reg[26] ;
  output \curpc_reg[27]_0 ;
  output \curpc_reg[28] ;
  output \curpc_reg[31] ;
  output \curpc_reg[31]_0 ;
  output [28:0]data6;
  output \curpc_reg[29]_0 ;
  output \curpc_reg[13] ;
  output \register_reg[31][31]_0 ;
  output \register_reg[31][1]_0 ;
  output \register_reg[31][1]_1 ;
  output \register_reg[31][12]_0 ;
  output \curpc_reg[14]_0 ;
  output \curpc_reg[17]_0 ;
  output \curpc_reg[18]_0 ;
  output \curpc_reg[19]_1 ;
  output \curpc_reg[20]_0 ;
  output \curpc_reg[21]_0 ;
  output \curpc_reg[22]_0 ;
  output \curpc_reg[23]_1 ;
  output \curpc_reg[24]_0 ;
  output \curpc_reg[25]_1 ;
  output \curpc_reg[26]_0 ;
  output \curpc_reg[27]_1 ;
  output \curpc_reg[28]_0 ;
  output \register_reg[1][0]_0 ;
  output \curpc_reg[0] ;
  output \curpc_reg[1] ;
  output \curpc_reg[3]_1 ;
  output \curpc_reg[2]_0 ;
  output \curpc_reg[7]_1 ;
  output \curpc_reg[6]_0 ;
  output \curpc_reg[5]_0 ;
  output \curpc_reg[4]_0 ;
  output \curpc_reg[15]_1 ;
  output \curpc_reg[13]_0 ;
  output \curpc_reg[12]_0 ;
  output \curpc_reg[11]_1 ;
  output \curpc_reg[10]_0 ;
  output \curpc_reg[9]_0 ;
  output \curpc_reg[8]_0 ;
  output \curpc_reg[0]_0 ;
  output \curpc_reg[31]_1 ;
  output \curpc_reg[30]_1 ;
  output \curpc_reg[29]_1 ;
  output \curpc_reg[16]_0 ;
  output \curpc_reg[1]_0 ;
  output \curpc_reg[1]_1 ;
  output \curpc_reg[2]_1 ;
  output \curpc_reg[2]_2 ;
  output \curpc_reg[3]_2 ;
  output \curpc_reg[4]_1 ;
  output \curpc_reg[5]_1 ;
  output \curpc_reg[6]_1 ;
  output \curpc_reg[7]_2 ;
  output \curpc_reg[8]_1 ;
  output \curpc_reg[9]_1 ;
  output \curpc_reg[10]_1 ;
  output \curpc_reg[11]_2 ;
  output \curpc_reg[12]_1 ;
  output \curpc_reg[15]_2 ;
  output \curpc_reg[16]_1 ;
  output [3:0]\register_reg[31][23]_0 ;
  output [3:0]\register_reg[31][27]_0 ;
  output [2:0]\register_reg[31][30]_0 ;
  output [31:0]data1;
  output [2:0]\register_reg[31][2]_0 ;
  output \register_reg[31][11]_0 ;
  output [0:0]\register_reg[31][12]_1 ;
  output [2:0]\register_reg[31][19]_0 ;
  output \register_reg[31][20]_0 ;
  output \register_reg[31][20]_1 ;
  output \register_reg[31][1]_2 ;
  output \register_reg[31][1]_3 ;
  output [3:0]\register_reg[31][11]_1 ;
  output \register_reg[31][5]_0 ;
  output \register_reg[31][6]_0 ;
  output \register_reg[31][7]_0 ;
  output \register_reg[31][8]_0 ;
  output \register_reg[31][9]_0 ;
  output \register_reg[31][10]_0 ;
  output \register_reg[31][1]_4 ;
  output \register_reg[31][0]_0 ;
  output [2:0]\curpc_reg[7]_3 ;
  input [3:0]out;
  input debug_reg;
  input [7:0]led_OBUF;
  input \switch[0] ;
  input [10:0]\register_reg[27][10]_0 ;
  input [25:0]Q;
  input \switch[13] ;
  input \switch[12] ;
  input \switch[13]_0 ;
  input \switch[13]_1 ;
  input \switch[6] ;
  input \switch[5] ;
  input \switch[4] ;
  input \switch[13]_2 ;
  input [14:0]chip_debug_out1;
  input \switch[12]_0 ;
  input \switch[13]_3 ;
  input \switch[10] ;
  input \switch[9] ;
  input \switch[8] ;
  input [1:0]debug_reg_0;
  input [1:0]sel0;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[0]_2 ;
  input \curpc_reg[24]_1 ;
  input \curpc_reg[26]_1 ;
  input \curpc_reg[22]_1 ;
  input \curpc_reg[17]_1 ;
  input \button[4] ;
  input [0:0]\bbstub_spo[6] ;
  input alu_src_b;
  input [0:0]DI;
  input [29:0]spo;
  input [2:0]\bbstub_spo[6]_0 ;
  input [2:0]\bbstub_spo[1] ;
  input \bbstub_spo[1]_0 ;
  input branch;
  input \bbstub_spo[3] ;
  input [0:0]\bbstub_spo[1]_1 ;
  input \bbstub_spo[2] ;
  input \bbstub_spo[6]_1 ;
  input [31:0]\curpc_reg[31]_2 ;
  input CLK;
  input rst;

  wire CLK;
  wire [6:0]D;
  wire [0:0]DI;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire [25:0]Q;
  wire [0:0]alu_in_b;
  wire alu_src_b;
  wire [31:0]\alu_unit/data0 ;
  wire \alu_unit/data3 ;
  wire \alu_unit/data4 ;
  wire [2:0]\bbstub_spo[1] ;
  wire \bbstub_spo[1]_0 ;
  wire [0:0]\bbstub_spo[1]_1 ;
  wire \bbstub_spo[2] ;
  wire \bbstub_spo[3] ;
  wire [0:0]\bbstub_spo[6] ;
  wire [2:0]\bbstub_spo[6]_0 ;
  wire \bbstub_spo[6]_1 ;
  wire branch;
  wire \button[4] ;
  wire [14:0]chip_debug_out1;
  wire [16:0]chip_debug_out2;
  wire \curpc[11]_i_10_n_0 ;
  wire \curpc[12]_i_11_n_0 ;
  wire \curpc[12]_i_12_n_0 ;
  wire \curpc[12]_i_13_n_0 ;
  wire \curpc[13]_i_10_n_0 ;
  wire \curpc[13]_i_11_n_0 ;
  wire \curpc[13]_i_16_n_0 ;
  wire \curpc[13]_i_17_n_0 ;
  wire \curpc[13]_i_18_n_0 ;
  wire \curpc[13]_i_19_n_0 ;
  wire \curpc[13]_i_20_n_0 ;
  wire \curpc[13]_i_21_n_0 ;
  wire \curpc[13]_i_22_n_0 ;
  wire \curpc[13]_i_23_n_0 ;
  wire \curpc[13]_i_24_n_0 ;
  wire \curpc[13]_i_9_n_0 ;
  wire \curpc[14]_i_10_n_0 ;
  wire \curpc[14]_i_15_n_0 ;
  wire \curpc[14]_i_16_n_0 ;
  wire \curpc[14]_i_17_n_0 ;
  wire \curpc[14]_i_18_n_0 ;
  wire \curpc[14]_i_19_n_0 ;
  wire \curpc[14]_i_20_n_0 ;
  wire \curpc[14]_i_21_n_0 ;
  wire \curpc[14]_i_22_n_0 ;
  wire \curpc[14]_i_23_n_0 ;
  wire \curpc[14]_i_24_n_0 ;
  wire \curpc[14]_i_9_n_0 ;
  wire \curpc[15]_i_12_n_0 ;
  wire \curpc[15]_i_13_n_0 ;
  wire \curpc[15]_i_14_n_0 ;
  wire \curpc[15]_i_17_n_0 ;
  wire \curpc[15]_i_18_n_0 ;
  wire \curpc[15]_i_19_n_0 ;
  wire \curpc[15]_i_20_n_0 ;
  wire \curpc[15]_i_25_n_0 ;
  wire \curpc[15]_i_26_n_0 ;
  wire \curpc[15]_i_27_n_0 ;
  wire \curpc[15]_i_28_n_0 ;
  wire \curpc[15]_i_29_n_0 ;
  wire \curpc[15]_i_34_n_0 ;
  wire \curpc[15]_i_35_n_0 ;
  wire \curpc[15]_i_36_n_0 ;
  wire \curpc[15]_i_37_n_0 ;
  wire \curpc[15]_i_38_n_0 ;
  wire \curpc[15]_i_39_n_0 ;
  wire \curpc[15]_i_40_n_0 ;
  wire \curpc[15]_i_41_n_0 ;
  wire \curpc[15]_i_42_n_0 ;
  wire \curpc[15]_i_43_n_0 ;
  wire \curpc[15]_i_44_n_0 ;
  wire \curpc[15]_i_45_n_0 ;
  wire \curpc[15]_i_46_n_0 ;
  wire \curpc[15]_i_47_n_0 ;
  wire \curpc[15]_i_48_n_0 ;
  wire \curpc[15]_i_49_n_0 ;
  wire \curpc[16]_i_11_n_0 ;
  wire \curpc[16]_i_12_n_0 ;
  wire \curpc[16]_i_13_n_0 ;
  wire \curpc[16]_i_14_n_0 ;
  wire \curpc[16]_i_15_n_0 ;
  wire \curpc[17]_i_10_n_0 ;
  wire \curpc[17]_i_15_n_0 ;
  wire \curpc[17]_i_16_n_0 ;
  wire \curpc[17]_i_17_n_0 ;
  wire \curpc[17]_i_18_n_0 ;
  wire \curpc[17]_i_19_n_0 ;
  wire \curpc[17]_i_20_n_0 ;
  wire \curpc[17]_i_21_n_0 ;
  wire \curpc[17]_i_22_n_0 ;
  wire \curpc[17]_i_23_n_0 ;
  wire \curpc[17]_i_24_n_0 ;
  wire \curpc[17]_i_25_n_0 ;
  wire \curpc[17]_i_9_n_0 ;
  wire \curpc[18]_i_10_n_0 ;
  wire \curpc[18]_i_15_n_0 ;
  wire \curpc[18]_i_16_n_0 ;
  wire \curpc[18]_i_17_n_0 ;
  wire \curpc[18]_i_18_n_0 ;
  wire \curpc[18]_i_19_n_0 ;
  wire \curpc[18]_i_20_n_0 ;
  wire \curpc[18]_i_21_n_0 ;
  wire \curpc[18]_i_22_n_0 ;
  wire \curpc[18]_i_23_n_0 ;
  wire \curpc[18]_i_24_n_0 ;
  wire \curpc[18]_i_25_n_0 ;
  wire \curpc[18]_i_26_n_0 ;
  wire \curpc[18]_i_9_n_0 ;
  wire \curpc[19]_i_10_n_0 ;
  wire \curpc[19]_i_12_n_0 ;
  wire \curpc[19]_i_13_n_0 ;
  wire \curpc[19]_i_14_n_0 ;
  wire \curpc[19]_i_15_n_0 ;
  wire \curpc[19]_i_16_n_0 ;
  wire \curpc[19]_i_21_n_0 ;
  wire \curpc[19]_i_27_n_0 ;
  wire \curpc[19]_i_28_n_0 ;
  wire \curpc[19]_i_29_n_0 ;
  wire \curpc[19]_i_30_n_0 ;
  wire \curpc[19]_i_31_n_0 ;
  wire \curpc[19]_i_32_n_0 ;
  wire \curpc[19]_i_33_n_0 ;
  wire \curpc[19]_i_34_n_0 ;
  wire \curpc[19]_i_35_n_0 ;
  wire \curpc[19]_i_36_n_0 ;
  wire \curpc[19]_i_37_n_0 ;
  wire \curpc[19]_i_38_n_0 ;
  wire \curpc[19]_i_39_n_0 ;
  wire \curpc[19]_i_40_n_0 ;
  wire \curpc[19]_i_41_n_0 ;
  wire \curpc[19]_i_42_n_0 ;
  wire \curpc[19]_i_43_n_0 ;
  wire \curpc[19]_i_44_n_0 ;
  wire \curpc[19]_i_45_n_0 ;
  wire \curpc[19]_i_46_n_0 ;
  wire \curpc[19]_i_47_n_0 ;
  wire \curpc[19]_i_48_n_0 ;
  wire \curpc[19]_i_49_n_0 ;
  wire \curpc[20]_i_10_n_0 ;
  wire \curpc[20]_i_11_n_0 ;
  wire \curpc[20]_i_16_n_0 ;
  wire \curpc[20]_i_17_n_0 ;
  wire \curpc[20]_i_18_n_0 ;
  wire \curpc[20]_i_19_n_0 ;
  wire \curpc[20]_i_20_n_0 ;
  wire \curpc[20]_i_21_n_0 ;
  wire \curpc[20]_i_22_n_0 ;
  wire \curpc[20]_i_23_n_0 ;
  wire \curpc[20]_i_24_n_0 ;
  wire \curpc[20]_i_25_n_0 ;
  wire \curpc[21]_i_10_n_0 ;
  wire \curpc[21]_i_15_n_0 ;
  wire \curpc[21]_i_16_n_0 ;
  wire \curpc[21]_i_17_n_0 ;
  wire \curpc[21]_i_18_n_0 ;
  wire \curpc[21]_i_19_n_0 ;
  wire \curpc[21]_i_20_n_0 ;
  wire \curpc[21]_i_21_n_0 ;
  wire \curpc[21]_i_22_n_0 ;
  wire \curpc[21]_i_23_n_0 ;
  wire \curpc[21]_i_24_n_0 ;
  wire \curpc[21]_i_25_n_0 ;
  wire \curpc[21]_i_9_n_0 ;
  wire \curpc[22]_i_10_n_0 ;
  wire \curpc[22]_i_15_n_0 ;
  wire \curpc[22]_i_16_n_0 ;
  wire \curpc[22]_i_17_n_0 ;
  wire \curpc[22]_i_18_n_0 ;
  wire \curpc[22]_i_19_n_0 ;
  wire \curpc[22]_i_20_n_0 ;
  wire \curpc[22]_i_21_n_0 ;
  wire \curpc[22]_i_22_n_0 ;
  wire \curpc[22]_i_23_n_0 ;
  wire \curpc[22]_i_24_n_0 ;
  wire \curpc[22]_i_9_n_0 ;
  wire \curpc[23]_i_10_n_0 ;
  wire \curpc[23]_i_11_n_0 ;
  wire \curpc[23]_i_12_n_0 ;
  wire \curpc[23]_i_13_n_0 ;
  wire \curpc[23]_i_14_n_0 ;
  wire \curpc[23]_i_15_n_0 ;
  wire \curpc[23]_i_20_n_0 ;
  wire \curpc[23]_i_22_n_0 ;
  wire \curpc[23]_i_23_n_0 ;
  wire \curpc[23]_i_24_n_0 ;
  wire \curpc[23]_i_25_n_0 ;
  wire \curpc[23]_i_26_n_0 ;
  wire \curpc[23]_i_27_n_0 ;
  wire \curpc[23]_i_28_n_0 ;
  wire \curpc[23]_i_29_n_0 ;
  wire \curpc[23]_i_30_n_0 ;
  wire \curpc[23]_i_31_n_0 ;
  wire \curpc[23]_i_32_n_0 ;
  wire \curpc[23]_i_33_n_0 ;
  wire \curpc[23]_i_34_n_0 ;
  wire \curpc[23]_i_35_n_0 ;
  wire \curpc[24]_i_10_n_0 ;
  wire \curpc[24]_i_11_n_0 ;
  wire \curpc[24]_i_16_n_0 ;
  wire \curpc[24]_i_17_n_0 ;
  wire \curpc[24]_i_18_n_0 ;
  wire \curpc[24]_i_19_n_0 ;
  wire \curpc[24]_i_20_n_0 ;
  wire \curpc[24]_i_21_n_0 ;
  wire \curpc[24]_i_22_n_0 ;
  wire \curpc[24]_i_23_n_0 ;
  wire \curpc[24]_i_24_n_0 ;
  wire \curpc[24]_i_25_n_0 ;
  wire \curpc[25]_i_10_n_0 ;
  wire \curpc[25]_i_15_n_0 ;
  wire \curpc[25]_i_16_n_0 ;
  wire \curpc[25]_i_17_n_0 ;
  wire \curpc[25]_i_18_n_0 ;
  wire \curpc[25]_i_19_n_0 ;
  wire \curpc[25]_i_20_n_0 ;
  wire \curpc[25]_i_21_n_0 ;
  wire \curpc[25]_i_22_n_0 ;
  wire \curpc[25]_i_23_n_0 ;
  wire \curpc[25]_i_24_n_0 ;
  wire \curpc[25]_i_25_n_0 ;
  wire \curpc[25]_i_9_n_0 ;
  wire \curpc[26]_i_10_n_0 ;
  wire \curpc[26]_i_11_n_0 ;
  wire \curpc[26]_i_16_n_0 ;
  wire \curpc[26]_i_17_n_0 ;
  wire \curpc[26]_i_18_n_0 ;
  wire \curpc[26]_i_19_n_0 ;
  wire \curpc[26]_i_20_n_0 ;
  wire \curpc[26]_i_21_n_0 ;
  wire \curpc[26]_i_22_n_0 ;
  wire \curpc[26]_i_23_n_0 ;
  wire \curpc[26]_i_24_n_0 ;
  wire \curpc[26]_i_25_n_0 ;
  wire \curpc[26]_i_9_n_0 ;
  wire \curpc[27]_i_10_n_0 ;
  wire \curpc[27]_i_11_n_0 ;
  wire \curpc[27]_i_12_n_0 ;
  wire \curpc[27]_i_13_n_0 ;
  wire \curpc[27]_i_14_n_0 ;
  wire \curpc[27]_i_15_n_0 ;
  wire \curpc[27]_i_20_n_0 ;
  wire \curpc[27]_i_21_n_0 ;
  wire \curpc[27]_i_22_n_0 ;
  wire \curpc[27]_i_23_n_0 ;
  wire \curpc[27]_i_24_n_0 ;
  wire \curpc[27]_i_25_n_0 ;
  wire \curpc[27]_i_26_n_0 ;
  wire \curpc[27]_i_27_n_0 ;
  wire \curpc[27]_i_28_n_0 ;
  wire \curpc[27]_i_29_n_0 ;
  wire \curpc[27]_i_30_n_0 ;
  wire \curpc[28]_i_10_n_0 ;
  wire \curpc[28]_i_11_n_0 ;
  wire \curpc[28]_i_16_n_0 ;
  wire \curpc[28]_i_17_n_0 ;
  wire \curpc[28]_i_18_n_0 ;
  wire \curpc[28]_i_19_n_0 ;
  wire \curpc[28]_i_20_n_0 ;
  wire \curpc[28]_i_21_n_0 ;
  wire \curpc[28]_i_22_n_0 ;
  wire \curpc[28]_i_23_n_0 ;
  wire \curpc[28]_i_24_n_0 ;
  wire \curpc[28]_i_25_n_0 ;
  wire \curpc[29]_i_10_n_0 ;
  wire \curpc[29]_i_11_n_0 ;
  wire \curpc[29]_i_16_n_0 ;
  wire \curpc[29]_i_17_n_0 ;
  wire \curpc[29]_i_18_n_0 ;
  wire \curpc[29]_i_19_n_0 ;
  wire \curpc[29]_i_20_n_0 ;
  wire \curpc[29]_i_21_n_0 ;
  wire \curpc[29]_i_22_n_0 ;
  wire \curpc[29]_i_23_n_0 ;
  wire \curpc[29]_i_24_n_0 ;
  wire \curpc[29]_i_25_n_0 ;
  wire \curpc[29]_i_26_n_0 ;
  wire \curpc[29]_i_27_n_0 ;
  wire \curpc[29]_i_9_n_0 ;
  wire \curpc[30]_i_10_n_0 ;
  wire \curpc[30]_i_11_n_0 ;
  wire \curpc[30]_i_16_n_0 ;
  wire \curpc[30]_i_17_n_0 ;
  wire \curpc[30]_i_18_n_0 ;
  wire \curpc[30]_i_19_n_0 ;
  wire \curpc[30]_i_20_n_0 ;
  wire \curpc[30]_i_21_n_0 ;
  wire \curpc[30]_i_22_n_0 ;
  wire \curpc[30]_i_23_n_0 ;
  wire \curpc[30]_i_24_n_0 ;
  wire \curpc[30]_i_25_n_0 ;
  wire \curpc[30]_i_26_n_0 ;
  wire \curpc[30]_i_9_n_0 ;
  wire \curpc[31]_i_18_n_0 ;
  wire \curpc[31]_i_19_n_0 ;
  wire \curpc[31]_i_25_n_0 ;
  wire \curpc[31]_i_26_n_0 ;
  wire \curpc[31]_i_27_n_0 ;
  wire \curpc[31]_i_28_n_0 ;
  wire \curpc[31]_i_29_n_0 ;
  wire \curpc[31]_i_34_n_0 ;
  wire \curpc[31]_i_35_n_0 ;
  wire \curpc[31]_i_36_n_0 ;
  wire \curpc[31]_i_37_n_0 ;
  wire \curpc[31]_i_39_n_0 ;
  wire \curpc[31]_i_40_n_0 ;
  wire \curpc[31]_i_41_n_0 ;
  wire \curpc[31]_i_42_n_0 ;
  wire \curpc[31]_i_43_n_0 ;
  wire \curpc[31]_i_44_n_0 ;
  wire \curpc[31]_i_45_n_0 ;
  wire \curpc[31]_i_46_n_0 ;
  wire \curpc[31]_i_47_n_0 ;
  wire \curpc[31]_i_48_n_0 ;
  wire \curpc[31]_i_49_n_0 ;
  wire \curpc[31]_i_50_n_0 ;
  wire \curpc[31]_i_51_n_0 ;
  wire \curpc[31]_i_52_n_0 ;
  wire \curpc[31]_i_53_n_0 ;
  wire \curpc[31]_i_54_n_0 ;
  wire \curpc[31]_i_55_n_0 ;
  wire \curpc[31]_i_56_n_0 ;
  wire \curpc[31]_i_57_n_0 ;
  wire \curpc[31]_i_58_n_0 ;
  wire \curpc[31]_i_59_n_0 ;
  wire \curpc[31]_i_60_n_0 ;
  wire \curpc[31]_i_61_n_0 ;
  wire \curpc[31]_i_62_n_0 ;
  wire \curpc[31]_i_63_n_0 ;
  wire \curpc[31]_i_64_n_0 ;
  wire \curpc[31]_i_65_n_0 ;
  wire \curpc[31]_i_66_n_0 ;
  wire \curpc_reg[0] ;
  wire \curpc_reg[0]_0 ;
  wire \curpc_reg[10] ;
  wire \curpc_reg[10]_0 ;
  wire \curpc_reg[10]_1 ;
  wire [3:0]\curpc_reg[11] ;
  wire \curpc_reg[11]_0 ;
  wire \curpc_reg[11]_1 ;
  wire \curpc_reg[11]_2 ;
  wire \curpc_reg[12] ;
  wire \curpc_reg[12]_0 ;
  wire \curpc_reg[12]_1 ;
  wire \curpc_reg[13] ;
  wire \curpc_reg[13]_0 ;
  wire \curpc_reg[13]_i_12_n_0 ;
  wire \curpc_reg[13]_i_13_n_0 ;
  wire \curpc_reg[13]_i_14_n_0 ;
  wire \curpc_reg[13]_i_15_n_0 ;
  wire \curpc_reg[14] ;
  wire \curpc_reg[14]_0 ;
  wire \curpc_reg[14]_i_11_n_0 ;
  wire \curpc_reg[14]_i_12_n_0 ;
  wire \curpc_reg[14]_i_13_n_0 ;
  wire \curpc_reg[14]_i_14_n_0 ;
  wire [2:0]\curpc_reg[15] ;
  wire \curpc_reg[15]_0 ;
  wire \curpc_reg[15]_1 ;
  wire \curpc_reg[15]_2 ;
  wire \curpc_reg[15]_i_15_n_0 ;
  wire \curpc_reg[15]_i_15_n_1 ;
  wire \curpc_reg[15]_i_15_n_2 ;
  wire \curpc_reg[15]_i_15_n_3 ;
  wire \curpc_reg[15]_i_21_n_0 ;
  wire \curpc_reg[15]_i_22_n_0 ;
  wire \curpc_reg[15]_i_23_n_0 ;
  wire \curpc_reg[15]_i_24_n_0 ;
  wire \curpc_reg[15]_i_30_n_0 ;
  wire \curpc_reg[15]_i_31_n_0 ;
  wire \curpc_reg[15]_i_32_n_0 ;
  wire \curpc_reg[15]_i_33_n_0 ;
  wire \curpc_reg[15]_i_8_n_0 ;
  wire \curpc_reg[15]_i_8_n_1 ;
  wire \curpc_reg[15]_i_8_n_2 ;
  wire \curpc_reg[15]_i_8_n_3 ;
  wire \curpc_reg[16] ;
  wire \curpc_reg[16]_0 ;
  wire \curpc_reg[16]_1 ;
  wire \curpc_reg[17] ;
  wire \curpc_reg[17]_0 ;
  wire \curpc_reg[17]_1 ;
  wire \curpc_reg[17]_i_11_n_0 ;
  wire \curpc_reg[17]_i_12_n_0 ;
  wire \curpc_reg[17]_i_13_n_0 ;
  wire \curpc_reg[17]_i_14_n_0 ;
  wire \curpc_reg[18] ;
  wire \curpc_reg[18]_0 ;
  wire \curpc_reg[18]_i_11_n_0 ;
  wire \curpc_reg[18]_i_12_n_0 ;
  wire \curpc_reg[18]_i_13_n_0 ;
  wire \curpc_reg[18]_i_14_n_0 ;
  wire [3:0]\curpc_reg[19] ;
  wire \curpc_reg[19]_0 ;
  wire \curpc_reg[19]_1 ;
  wire \curpc_reg[19]_i_17_n_0 ;
  wire \curpc_reg[19]_i_18_n_0 ;
  wire \curpc_reg[19]_i_19_n_0 ;
  wire \curpc_reg[19]_i_20_n_0 ;
  wire \curpc_reg[19]_i_22_n_0 ;
  wire \curpc_reg[19]_i_22_n_1 ;
  wire \curpc_reg[19]_i_22_n_2 ;
  wire \curpc_reg[19]_i_22_n_3 ;
  wire \curpc_reg[19]_i_23_n_0 ;
  wire \curpc_reg[19]_i_24_n_0 ;
  wire \curpc_reg[19]_i_25_n_0 ;
  wire \curpc_reg[19]_i_26_n_0 ;
  wire \curpc_reg[19]_i_6_n_0 ;
  wire \curpc_reg[19]_i_6_n_1 ;
  wire \curpc_reg[19]_i_6_n_2 ;
  wire \curpc_reg[19]_i_6_n_3 ;
  wire \curpc_reg[1] ;
  wire \curpc_reg[1]_0 ;
  wire \curpc_reg[1]_1 ;
  wire \curpc_reg[20] ;
  wire \curpc_reg[20]_0 ;
  wire \curpc_reg[20]_i_12_n_0 ;
  wire \curpc_reg[20]_i_13_n_0 ;
  wire \curpc_reg[20]_i_14_n_0 ;
  wire \curpc_reg[20]_i_15_n_0 ;
  wire \curpc_reg[21] ;
  wire \curpc_reg[21]_0 ;
  wire \curpc_reg[21]_i_11_n_0 ;
  wire \curpc_reg[21]_i_12_n_0 ;
  wire \curpc_reg[21]_i_13_n_0 ;
  wire \curpc_reg[21]_i_14_n_0 ;
  wire \curpc_reg[22] ;
  wire \curpc_reg[22]_0 ;
  wire \curpc_reg[22]_1 ;
  wire \curpc_reg[22]_i_11_n_0 ;
  wire \curpc_reg[22]_i_12_n_0 ;
  wire \curpc_reg[22]_i_13_n_0 ;
  wire \curpc_reg[22]_i_14_n_0 ;
  wire [3:0]\curpc_reg[23] ;
  wire \curpc_reg[23]_0 ;
  wire \curpc_reg[23]_1 ;
  wire \curpc_reg[23]_i_16_n_0 ;
  wire \curpc_reg[23]_i_17_n_0 ;
  wire \curpc_reg[23]_i_18_n_0 ;
  wire \curpc_reg[23]_i_19_n_0 ;
  wire \curpc_reg[23]_i_21_n_0 ;
  wire \curpc_reg[23]_i_21_n_1 ;
  wire \curpc_reg[23]_i_21_n_2 ;
  wire \curpc_reg[23]_i_21_n_3 ;
  wire \curpc_reg[23]_i_6_n_0 ;
  wire \curpc_reg[23]_i_6_n_1 ;
  wire \curpc_reg[23]_i_6_n_2 ;
  wire \curpc_reg[23]_i_6_n_3 ;
  wire \curpc_reg[24] ;
  wire \curpc_reg[24]_0 ;
  wire \curpc_reg[24]_1 ;
  wire \curpc_reg[24]_i_12_n_0 ;
  wire \curpc_reg[24]_i_13_n_0 ;
  wire \curpc_reg[24]_i_14_n_0 ;
  wire \curpc_reg[24]_i_15_n_0 ;
  wire \curpc_reg[25] ;
  wire \curpc_reg[25]_0 ;
  wire \curpc_reg[25]_1 ;
  wire \curpc_reg[25]_i_11_n_0 ;
  wire \curpc_reg[25]_i_12_n_0 ;
  wire \curpc_reg[25]_i_13_n_0 ;
  wire \curpc_reg[25]_i_14_n_0 ;
  wire \curpc_reg[26] ;
  wire \curpc_reg[26]_0 ;
  wire \curpc_reg[26]_1 ;
  wire \curpc_reg[26]_i_12_n_0 ;
  wire \curpc_reg[26]_i_13_n_0 ;
  wire \curpc_reg[26]_i_14_n_0 ;
  wire \curpc_reg[26]_i_15_n_0 ;
  wire [3:0]\curpc_reg[27] ;
  wire \curpc_reg[27]_0 ;
  wire \curpc_reg[27]_1 ;
  wire \curpc_reg[27]_i_16_n_0 ;
  wire \curpc_reg[27]_i_17_n_0 ;
  wire \curpc_reg[27]_i_18_n_0 ;
  wire \curpc_reg[27]_i_19_n_0 ;
  wire \curpc_reg[27]_i_6_n_0 ;
  wire \curpc_reg[27]_i_6_n_1 ;
  wire \curpc_reg[27]_i_6_n_2 ;
  wire \curpc_reg[27]_i_6_n_3 ;
  wire \curpc_reg[28] ;
  wire \curpc_reg[28]_0 ;
  wire \curpc_reg[28]_i_12_n_0 ;
  wire \curpc_reg[28]_i_13_n_0 ;
  wire \curpc_reg[28]_i_14_n_0 ;
  wire \curpc_reg[28]_i_15_n_0 ;
  wire \curpc_reg[29] ;
  wire \curpc_reg[29]_0 ;
  wire \curpc_reg[29]_1 ;
  wire \curpc_reg[29]_i_12_n_0 ;
  wire \curpc_reg[29]_i_13_n_0 ;
  wire \curpc_reg[29]_i_14_n_0 ;
  wire \curpc_reg[29]_i_15_n_0 ;
  wire \curpc_reg[2] ;
  wire \curpc_reg[2]_0 ;
  wire \curpc_reg[2]_1 ;
  wire \curpc_reg[2]_2 ;
  wire [2:0]\curpc_reg[30] ;
  wire \curpc_reg[30]_0 ;
  wire \curpc_reg[30]_1 ;
  wire \curpc_reg[30]_i_12_n_0 ;
  wire \curpc_reg[30]_i_13_n_0 ;
  wire \curpc_reg[30]_i_14_n_0 ;
  wire \curpc_reg[30]_i_15_n_0 ;
  wire \curpc_reg[31] ;
  wire \curpc_reg[31]_0 ;
  wire \curpc_reg[31]_1 ;
  wire [31:0]\curpc_reg[31]_2 ;
  wire \curpc_reg[31]_i_14_n_1 ;
  wire \curpc_reg[31]_i_14_n_2 ;
  wire \curpc_reg[31]_i_14_n_3 ;
  wire \curpc_reg[31]_i_20_n_1 ;
  wire \curpc_reg[31]_i_20_n_2 ;
  wire \curpc_reg[31]_i_20_n_3 ;
  wire \curpc_reg[31]_i_30_n_0 ;
  wire \curpc_reg[31]_i_31_n_0 ;
  wire \curpc_reg[31]_i_32_n_0 ;
  wire \curpc_reg[31]_i_33_n_0 ;
  wire \curpc_reg[31]_i_38_n_0 ;
  wire \curpc_reg[31]_i_38_n_1 ;
  wire \curpc_reg[31]_i_38_n_2 ;
  wire \curpc_reg[31]_i_38_n_3 ;
  wire \curpc_reg[3] ;
  wire [2:0]\curpc_reg[3]_0 ;
  wire \curpc_reg[3]_1 ;
  wire \curpc_reg[3]_2 ;
  wire \curpc_reg[4] ;
  wire \curpc_reg[4]_0 ;
  wire \curpc_reg[4]_1 ;
  wire \curpc_reg[5] ;
  wire \curpc_reg[5]_0 ;
  wire \curpc_reg[5]_1 ;
  wire \curpc_reg[6] ;
  wire \curpc_reg[6]_0 ;
  wire \curpc_reg[6]_1 ;
  wire [3:0]\curpc_reg[7] ;
  wire \curpc_reg[7]_0 ;
  wire \curpc_reg[7]_1 ;
  wire \curpc_reg[7]_2 ;
  wire [2:0]\curpc_reg[7]_3 ;
  wire \curpc_reg[8] ;
  wire \curpc_reg[8]_0 ;
  wire \curpc_reg[8]_1 ;
  wire \curpc_reg[9] ;
  wire \curpc_reg[9]_0 ;
  wire \curpc_reg[9]_1 ;
  wire [31:0]data1;
  wire [28:0]data6;
  wire debug_reg;
  wire [1:0]debug_reg_0;
  wire [31:0]dina;
  wire [6:0]in2;
  wire [6:0]in3;
  wire [6:0]in4;
  wire [6:0]in5;
  wire [6:0]in6;
  wire [6:0]in7;
  wire [6:6]in8;
  wire [7:0]led_OBUF;
  wire \num_csn[0]_i_2_n_0 ;
  wire \num_csn[0]_i_4_n_0 ;
  wire \num_csn[1]_i_2_n_0 ;
  wire \num_csn[1]_i_4_n_0 ;
  wire \num_csn[2]_i_2_n_0 ;
  wire \num_csn[2]_i_4_n_0 ;
  wire \num_csn[3]_i_2_n_0 ;
  wire \num_csn[3]_i_4_n_0 ;
  wire \num_csn[4]_i_2_n_0 ;
  wire \num_csn[4]_i_4_n_0 ;
  wire \num_csn[5]_i_2_n_0 ;
  wire \num_csn[5]_i_4_n_0 ;
  wire \num_csn[6]_i_101_n_0 ;
  wire \num_csn[6]_i_102_n_0 ;
  wire \num_csn[6]_i_104_n_0 ;
  wire \num_csn[6]_i_105_n_0 ;
  wire \num_csn[6]_i_108_n_0 ;
  wire \num_csn[6]_i_109_n_0 ;
  wire \num_csn[6]_i_110_n_0 ;
  wire \num_csn[6]_i_127_n_0 ;
  wire \num_csn[6]_i_128_n_0 ;
  wire \num_csn[6]_i_129_n_0 ;
  wire \num_csn[6]_i_130_n_0 ;
  wire \num_csn[6]_i_131_n_0 ;
  wire \num_csn[6]_i_132_n_0 ;
  wire \num_csn[6]_i_133_n_0 ;
  wire \num_csn[6]_i_134_n_0 ;
  wire \num_csn[6]_i_135_n_0 ;
  wire \num_csn[6]_i_136_n_0 ;
  wire \num_csn[6]_i_137_n_0 ;
  wire \num_csn[6]_i_138_n_0 ;
  wire \num_csn[6]_i_139_n_0 ;
  wire \num_csn[6]_i_140_n_0 ;
  wire \num_csn[6]_i_141_n_0 ;
  wire \num_csn[6]_i_142_n_0 ;
  wire \num_csn[6]_i_143_n_0 ;
  wire \num_csn[6]_i_144_n_0 ;
  wire \num_csn[6]_i_145_n_0 ;
  wire \num_csn[6]_i_146_n_0 ;
  wire \num_csn[6]_i_147_n_0 ;
  wire \num_csn[6]_i_148_n_0 ;
  wire \num_csn[6]_i_149_n_0 ;
  wire \num_csn[6]_i_150_n_0 ;
  wire \num_csn[6]_i_151_n_0 ;
  wire \num_csn[6]_i_152_n_0 ;
  wire \num_csn[6]_i_153_n_0 ;
  wire \num_csn[6]_i_154_n_0 ;
  wire \num_csn[6]_i_155_n_0 ;
  wire \num_csn[6]_i_156_n_0 ;
  wire \num_csn[6]_i_157_n_0 ;
  wire \num_csn[6]_i_158_n_0 ;
  wire \num_csn[6]_i_15_n_0 ;
  wire \num_csn[6]_i_17_n_0 ;
  wire \num_csn[6]_i_19_n_0 ;
  wire \num_csn[6]_i_21_n_0 ;
  wire \num_csn[6]_i_28_n_0 ;
  wire \num_csn[6]_i_29_n_0 ;
  wire \num_csn[6]_i_2_n_0 ;
  wire \num_csn[6]_i_302_n_0 ;
  wire \num_csn[6]_i_303_n_0 ;
  wire \num_csn[6]_i_304_n_0 ;
  wire \num_csn[6]_i_305_n_0 ;
  wire \num_csn[6]_i_306_n_0 ;
  wire \num_csn[6]_i_307_n_0 ;
  wire \num_csn[6]_i_308_n_0 ;
  wire \num_csn[6]_i_309_n_0 ;
  wire \num_csn[6]_i_310_n_0 ;
  wire \num_csn[6]_i_311_n_0 ;
  wire \num_csn[6]_i_312_n_0 ;
  wire \num_csn[6]_i_313_n_0 ;
  wire \num_csn[6]_i_314_n_0 ;
  wire \num_csn[6]_i_315_n_0 ;
  wire \num_csn[6]_i_316_n_0 ;
  wire \num_csn[6]_i_317_n_0 ;
  wire \num_csn[6]_i_318_n_0 ;
  wire \num_csn[6]_i_319_n_0 ;
  wire \num_csn[6]_i_320_n_0 ;
  wire \num_csn[6]_i_321_n_0 ;
  wire \num_csn[6]_i_322_n_0 ;
  wire \num_csn[6]_i_323_n_0 ;
  wire \num_csn[6]_i_324_n_0 ;
  wire \num_csn[6]_i_325_n_0 ;
  wire \num_csn[6]_i_326_n_0 ;
  wire \num_csn[6]_i_327_n_0 ;
  wire \num_csn[6]_i_328_n_0 ;
  wire \num_csn[6]_i_329_n_0 ;
  wire \num_csn[6]_i_330_n_0 ;
  wire \num_csn[6]_i_331_n_0 ;
  wire \num_csn[6]_i_332_n_0 ;
  wire \num_csn[6]_i_333_n_0 ;
  wire \num_csn[6]_i_334_n_0 ;
  wire \num_csn[6]_i_335_n_0 ;
  wire \num_csn[6]_i_336_n_0 ;
  wire \num_csn[6]_i_337_n_0 ;
  wire \num_csn[6]_i_338_n_0 ;
  wire \num_csn[6]_i_339_n_0 ;
  wire \num_csn[6]_i_340_n_0 ;
  wire \num_csn[6]_i_341_n_0 ;
  wire \num_csn[6]_i_342_n_0 ;
  wire \num_csn[6]_i_343_n_0 ;
  wire \num_csn[6]_i_344_n_0 ;
  wire \num_csn[6]_i_345_n_0 ;
  wire \num_csn[6]_i_346_n_0 ;
  wire \num_csn[6]_i_347_n_0 ;
  wire \num_csn[6]_i_348_n_0 ;
  wire \num_csn[6]_i_349_n_0 ;
  wire \num_csn[6]_i_350_n_0 ;
  wire \num_csn[6]_i_351_n_0 ;
  wire \num_csn[6]_i_352_n_0 ;
  wire \num_csn[6]_i_353_n_0 ;
  wire \num_csn[6]_i_354_n_0 ;
  wire \num_csn[6]_i_355_n_0 ;
  wire \num_csn[6]_i_356_n_0 ;
  wire \num_csn[6]_i_357_n_0 ;
  wire \num_csn[6]_i_358_n_0 ;
  wire \num_csn[6]_i_359_n_0 ;
  wire \num_csn[6]_i_360_n_0 ;
  wire \num_csn[6]_i_361_n_0 ;
  wire \num_csn[6]_i_362_n_0 ;
  wire \num_csn[6]_i_363_n_0 ;
  wire \num_csn[6]_i_364_n_0 ;
  wire \num_csn[6]_i_365_n_0 ;
  wire \num_csn[6]_i_366_n_0 ;
  wire \num_csn[6]_i_367_n_0 ;
  wire \num_csn[6]_i_368_n_0 ;
  wire \num_csn[6]_i_369_n_0 ;
  wire \num_csn[6]_i_370_n_0 ;
  wire \num_csn[6]_i_371_n_0 ;
  wire \num_csn[6]_i_372_n_0 ;
  wire \num_csn[6]_i_373_n_0 ;
  wire \num_csn[6]_i_374_n_0 ;
  wire \num_csn[6]_i_375_n_0 ;
  wire \num_csn[6]_i_376_n_0 ;
  wire \num_csn[6]_i_377_n_0 ;
  wire \num_csn[6]_i_378_n_0 ;
  wire \num_csn[6]_i_379_n_0 ;
  wire \num_csn[6]_i_380_n_0 ;
  wire \num_csn[6]_i_381_n_0 ;
  wire \num_csn[6]_i_382_n_0 ;
  wire \num_csn[6]_i_383_n_0 ;
  wire \num_csn[6]_i_384_n_0 ;
  wire \num_csn[6]_i_385_n_0 ;
  wire \num_csn[6]_i_386_n_0 ;
  wire \num_csn[6]_i_387_n_0 ;
  wire \num_csn[6]_i_388_n_0 ;
  wire \num_csn[6]_i_389_n_0 ;
  wire \num_csn[6]_i_390_n_0 ;
  wire \num_csn[6]_i_391_n_0 ;
  wire \num_csn[6]_i_392_n_0 ;
  wire \num_csn[6]_i_393_n_0 ;
  wire \num_csn[6]_i_394_n_0 ;
  wire \num_csn[6]_i_395_n_0 ;
  wire \num_csn[6]_i_396_n_0 ;
  wire \num_csn[6]_i_397_n_0 ;
  wire \num_csn[6]_i_398_n_0 ;
  wire \num_csn[6]_i_399_n_0 ;
  wire \num_csn[6]_i_400_n_0 ;
  wire \num_csn[6]_i_401_n_0 ;
  wire \num_csn[6]_i_402_n_0 ;
  wire \num_csn[6]_i_403_n_0 ;
  wire \num_csn[6]_i_404_n_0 ;
  wire \num_csn[6]_i_405_n_0 ;
  wire \num_csn[6]_i_406_n_0 ;
  wire \num_csn[6]_i_407_n_0 ;
  wire \num_csn[6]_i_408_n_0 ;
  wire \num_csn[6]_i_409_n_0 ;
  wire \num_csn[6]_i_410_n_0 ;
  wire \num_csn[6]_i_411_n_0 ;
  wire \num_csn[6]_i_412_n_0 ;
  wire \num_csn[6]_i_413_n_0 ;
  wire \num_csn[6]_i_414_n_0 ;
  wire \num_csn[6]_i_415_n_0 ;
  wire \num_csn[6]_i_416_n_0 ;
  wire \num_csn[6]_i_417_n_0 ;
  wire \num_csn[6]_i_418_n_0 ;
  wire \num_csn[6]_i_419_n_0 ;
  wire \num_csn[6]_i_420_n_0 ;
  wire \num_csn[6]_i_421_n_0 ;
  wire \num_csn[6]_i_422_n_0 ;
  wire \num_csn[6]_i_423_n_0 ;
  wire \num_csn[6]_i_424_n_0 ;
  wire \num_csn[6]_i_425_n_0 ;
  wire \num_csn[6]_i_426_n_0 ;
  wire \num_csn[6]_i_427_n_0 ;
  wire \num_csn[6]_i_428_n_0 ;
  wire \num_csn[6]_i_429_n_0 ;
  wire \num_csn[6]_i_42_n_0 ;
  wire \num_csn[6]_i_430_n_0 ;
  wire \num_csn[6]_i_431_n_0 ;
  wire \num_csn[6]_i_432_n_0 ;
  wire \num_csn[6]_i_433_n_0 ;
  wire \num_csn[6]_i_434_n_0 ;
  wire \num_csn[6]_i_435_n_0 ;
  wire \num_csn[6]_i_436_n_0 ;
  wire \num_csn[6]_i_437_n_0 ;
  wire \num_csn[6]_i_438_n_0 ;
  wire \num_csn[6]_i_439_n_0 ;
  wire \num_csn[6]_i_440_n_0 ;
  wire \num_csn[6]_i_441_n_0 ;
  wire \num_csn[6]_i_442_n_0 ;
  wire \num_csn[6]_i_443_n_0 ;
  wire \num_csn[6]_i_444_n_0 ;
  wire \num_csn[6]_i_445_n_0 ;
  wire \num_csn[6]_i_446_n_0 ;
  wire \num_csn[6]_i_447_n_0 ;
  wire \num_csn[6]_i_448_n_0 ;
  wire \num_csn[6]_i_449_n_0 ;
  wire \num_csn[6]_i_44_n_0 ;
  wire \num_csn[6]_i_450_n_0 ;
  wire \num_csn[6]_i_451_n_0 ;
  wire \num_csn[6]_i_452_n_0 ;
  wire \num_csn[6]_i_453_n_0 ;
  wire \num_csn[6]_i_454_n_0 ;
  wire \num_csn[6]_i_455_n_0 ;
  wire \num_csn[6]_i_456_n_0 ;
  wire \num_csn[6]_i_457_n_0 ;
  wire \num_csn[6]_i_458_n_0 ;
  wire \num_csn[6]_i_459_n_0 ;
  wire \num_csn[6]_i_460_n_0 ;
  wire \num_csn[6]_i_461_n_0 ;
  wire \num_csn[6]_i_462_n_0 ;
  wire \num_csn[6]_i_463_n_0 ;
  wire \num_csn[6]_i_464_n_0 ;
  wire \num_csn[6]_i_465_n_0 ;
  wire \num_csn[6]_i_466_n_0 ;
  wire \num_csn[6]_i_467_n_0 ;
  wire \num_csn[6]_i_468_n_0 ;
  wire \num_csn[6]_i_469_n_0 ;
  wire \num_csn[6]_i_46_n_0 ;
  wire \num_csn[6]_i_470_n_0 ;
  wire \num_csn[6]_i_471_n_0 ;
  wire \num_csn[6]_i_472_n_0 ;
  wire \num_csn[6]_i_473_n_0 ;
  wire \num_csn[6]_i_474_n_0 ;
  wire \num_csn[6]_i_475_n_0 ;
  wire \num_csn[6]_i_476_n_0 ;
  wire \num_csn[6]_i_477_n_0 ;
  wire \num_csn[6]_i_478_n_0 ;
  wire \num_csn[6]_i_479_n_0 ;
  wire \num_csn[6]_i_47_n_0 ;
  wire \num_csn[6]_i_480_n_0 ;
  wire \num_csn[6]_i_481_n_0 ;
  wire \num_csn[6]_i_482_n_0 ;
  wire \num_csn[6]_i_483_n_0 ;
  wire \num_csn[6]_i_484_n_0 ;
  wire \num_csn[6]_i_485_n_0 ;
  wire \num_csn[6]_i_486_n_0 ;
  wire \num_csn[6]_i_487_n_0 ;
  wire \num_csn[6]_i_488_n_0 ;
  wire \num_csn[6]_i_489_n_0 ;
  wire \num_csn[6]_i_490_n_0 ;
  wire \num_csn[6]_i_491_n_0 ;
  wire \num_csn[6]_i_492_n_0 ;
  wire \num_csn[6]_i_493_n_0 ;
  wire \num_csn[6]_i_494_n_0 ;
  wire \num_csn[6]_i_495_n_0 ;
  wire \num_csn[6]_i_496_n_0 ;
  wire \num_csn[6]_i_497_n_0 ;
  wire \num_csn[6]_i_498_n_0 ;
  wire \num_csn[6]_i_499_n_0 ;
  wire \num_csn[6]_i_49_n_0 ;
  wire \num_csn[6]_i_4_n_0 ;
  wire \num_csn[6]_i_500_n_0 ;
  wire \num_csn[6]_i_501_n_0 ;
  wire \num_csn[6]_i_502_n_0 ;
  wire \num_csn[6]_i_503_n_0 ;
  wire \num_csn[6]_i_504_n_0 ;
  wire \num_csn[6]_i_505_n_0 ;
  wire \num_csn[6]_i_506_n_0 ;
  wire \num_csn[6]_i_507_n_0 ;
  wire \num_csn[6]_i_508_n_0 ;
  wire \num_csn[6]_i_509_n_0 ;
  wire \num_csn[6]_i_510_n_0 ;
  wire \num_csn[6]_i_511_n_0 ;
  wire \num_csn[6]_i_512_n_0 ;
  wire \num_csn[6]_i_513_n_0 ;
  wire \num_csn[6]_i_514_n_0 ;
  wire \num_csn[6]_i_515_n_0 ;
  wire \num_csn[6]_i_516_n_0 ;
  wire \num_csn[6]_i_517_n_0 ;
  wire \num_csn[6]_i_518_n_0 ;
  wire \num_csn[6]_i_519_n_0 ;
  wire \num_csn[6]_i_520_n_0 ;
  wire \num_csn[6]_i_521_n_0 ;
  wire \num_csn[6]_i_522_n_0 ;
  wire \num_csn[6]_i_523_n_0 ;
  wire \num_csn[6]_i_524_n_0 ;
  wire \num_csn[6]_i_525_n_0 ;
  wire \num_csn[6]_i_59_n_0 ;
  wire \num_csn[6]_i_61_n_0 ;
  wire \num_csn[6]_i_62_n_0 ;
  wire \num_csn[6]_i_63_n_0 ;
  wire \num_csn[6]_i_65_n_0 ;
  wire \num_csn[6]_i_67_n_0 ;
  wire \num_csn[6]_i_69_n_0 ;
  wire \num_csn[6]_i_71_n_0 ;
  wire \num_csn[6]_i_73_n_0 ;
  wire \num_csn[6]_i_75_n_0 ;
  wire \num_csn[6]_i_77_n_0 ;
  wire \num_csn[6]_i_79_n_0 ;
  wire \num_csn[6]_i_96_n_0 ;
  wire \num_csn[6]_i_98_n_0 ;
  wire \num_csn[6]_i_99_n_0 ;
  wire \num_csn_reg[0] ;
  wire \num_csn_reg[0]_0 ;
  wire \num_csn_reg[0]_i_3_n_0 ;
  wire \num_csn_reg[0]_i_5_n_0 ;
  wire \num_csn_reg[0]_i_6_n_0 ;
  wire \num_csn_reg[1]_i_3_n_0 ;
  wire \num_csn_reg[1]_i_5_n_0 ;
  wire \num_csn_reg[2]_i_3_n_0 ;
  wire \num_csn_reg[2]_i_5_n_0 ;
  wire \num_csn_reg[3]_i_3_n_0 ;
  wire \num_csn_reg[3]_i_5_n_0 ;
  wire \num_csn_reg[3]_i_6_n_0 ;
  wire \num_csn_reg[4]_i_3_n_0 ;
  wire \num_csn_reg[4]_i_5_n_0 ;
  wire [2:0]\num_csn_reg[5] ;
  wire \num_csn_reg[5]_0 ;
  wire \num_csn_reg[5]_1 ;
  wire \num_csn_reg[5]_i_3_n_0 ;
  wire \num_csn_reg[5]_i_5_n_0 ;
  wire [1:0]\num_csn_reg[6] ;
  wire \num_csn_reg[6]_0 ;
  wire \num_csn_reg[6]_1 ;
  wire \num_csn_reg[6]_2 ;
  wire \num_csn_reg[6]_3 ;
  wire \num_csn_reg[6]_i_10_n_0 ;
  wire \num_csn_reg[6]_i_115_n_0 ;
  wire \num_csn_reg[6]_i_116_n_0 ;
  wire \num_csn_reg[6]_i_117_n_0 ;
  wire \num_csn_reg[6]_i_118_n_0 ;
  wire \num_csn_reg[6]_i_159_n_0 ;
  wire \num_csn_reg[6]_i_160_n_0 ;
  wire \num_csn_reg[6]_i_162_n_0 ;
  wire \num_csn_reg[6]_i_163_n_0 ;
  wire \num_csn_reg[6]_i_164_n_0 ;
  wire \num_csn_reg[6]_i_165_n_0 ;
  wire \num_csn_reg[6]_i_166_n_0 ;
  wire \num_csn_reg[6]_i_167_n_0 ;
  wire \num_csn_reg[6]_i_168_n_0 ;
  wire \num_csn_reg[6]_i_169_n_0 ;
  wire \num_csn_reg[6]_i_170_n_0 ;
  wire \num_csn_reg[6]_i_171_n_0 ;
  wire \num_csn_reg[6]_i_172_n_0 ;
  wire \num_csn_reg[6]_i_173_n_0 ;
  wire \num_csn_reg[6]_i_174_n_0 ;
  wire \num_csn_reg[6]_i_175_n_0 ;
  wire \num_csn_reg[6]_i_176_n_0 ;
  wire \num_csn_reg[6]_i_177_n_0 ;
  wire \num_csn_reg[6]_i_178_n_0 ;
  wire \num_csn_reg[6]_i_179_n_0 ;
  wire \num_csn_reg[6]_i_180_n_0 ;
  wire \num_csn_reg[6]_i_181_n_0 ;
  wire \num_csn_reg[6]_i_182_n_0 ;
  wire \num_csn_reg[6]_i_183_n_0 ;
  wire \num_csn_reg[6]_i_184_n_0 ;
  wire \num_csn_reg[6]_i_185_n_0 ;
  wire \num_csn_reg[6]_i_186_n_0 ;
  wire \num_csn_reg[6]_i_187_n_0 ;
  wire \num_csn_reg[6]_i_188_n_0 ;
  wire \num_csn_reg[6]_i_189_n_0 ;
  wire \num_csn_reg[6]_i_190_n_0 ;
  wire \num_csn_reg[6]_i_191_n_0 ;
  wire \num_csn_reg[6]_i_192_n_0 ;
  wire \num_csn_reg[6]_i_193_n_0 ;
  wire \num_csn_reg[6]_i_194_n_0 ;
  wire \num_csn_reg[6]_i_195_n_0 ;
  wire \num_csn_reg[6]_i_196_n_0 ;
  wire \num_csn_reg[6]_i_197_n_0 ;
  wire \num_csn_reg[6]_i_198_n_0 ;
  wire \num_csn_reg[6]_i_199_n_0 ;
  wire \num_csn_reg[6]_i_200_n_0 ;
  wire \num_csn_reg[6]_i_201_n_0 ;
  wire \num_csn_reg[6]_i_202_n_0 ;
  wire \num_csn_reg[6]_i_203_n_0 ;
  wire \num_csn_reg[6]_i_204_n_0 ;
  wire \num_csn_reg[6]_i_205_n_0 ;
  wire \num_csn_reg[6]_i_206_n_0 ;
  wire \num_csn_reg[6]_i_207_n_0 ;
  wire \num_csn_reg[6]_i_208_n_0 ;
  wire \num_csn_reg[6]_i_209_n_0 ;
  wire \num_csn_reg[6]_i_210_n_0 ;
  wire \num_csn_reg[6]_i_211_n_0 ;
  wire \num_csn_reg[6]_i_212_n_0 ;
  wire \num_csn_reg[6]_i_213_n_0 ;
  wire \num_csn_reg[6]_i_214_n_0 ;
  wire \num_csn_reg[6]_i_215_n_0 ;
  wire \num_csn_reg[6]_i_216_n_0 ;
  wire \num_csn_reg[6]_i_217_n_0 ;
  wire \num_csn_reg[6]_i_218_n_0 ;
  wire \num_csn_reg[6]_i_219_n_0 ;
  wire \num_csn_reg[6]_i_220_n_0 ;
  wire \num_csn_reg[6]_i_221_n_0 ;
  wire \num_csn_reg[6]_i_222_n_0 ;
  wire \num_csn_reg[6]_i_223_n_0 ;
  wire \num_csn_reg[6]_i_224_n_0 ;
  wire \num_csn_reg[6]_i_225_n_0 ;
  wire \num_csn_reg[6]_i_226_n_0 ;
  wire \num_csn_reg[6]_i_227_n_0 ;
  wire \num_csn_reg[6]_i_228_n_0 ;
  wire \num_csn_reg[6]_i_229_n_0 ;
  wire \num_csn_reg[6]_i_230_n_0 ;
  wire \num_csn_reg[6]_i_231_n_0 ;
  wire \num_csn_reg[6]_i_232_n_0 ;
  wire \num_csn_reg[6]_i_233_n_0 ;
  wire \num_csn_reg[6]_i_234_n_0 ;
  wire \num_csn_reg[6]_i_235_n_0 ;
  wire \num_csn_reg[6]_i_236_n_0 ;
  wire \num_csn_reg[6]_i_237_n_0 ;
  wire \num_csn_reg[6]_i_238_n_0 ;
  wire \num_csn_reg[6]_i_239_n_0 ;
  wire \num_csn_reg[6]_i_240_n_0 ;
  wire \num_csn_reg[6]_i_241_n_0 ;
  wire \num_csn_reg[6]_i_242_n_0 ;
  wire \num_csn_reg[6]_i_243_n_0 ;
  wire \num_csn_reg[6]_i_244_n_0 ;
  wire \num_csn_reg[6]_i_245_n_0 ;
  wire \num_csn_reg[6]_i_246_n_0 ;
  wire \num_csn_reg[6]_i_247_n_0 ;
  wire \num_csn_reg[6]_i_248_n_0 ;
  wire \num_csn_reg[6]_i_249_n_0 ;
  wire \num_csn_reg[6]_i_250_n_0 ;
  wire \num_csn_reg[6]_i_251_n_0 ;
  wire \num_csn_reg[6]_i_252_n_0 ;
  wire \num_csn_reg[6]_i_253_n_0 ;
  wire \num_csn_reg[6]_i_254_n_0 ;
  wire \num_csn_reg[6]_i_255_n_0 ;
  wire \num_csn_reg[6]_i_256_n_0 ;
  wire \num_csn_reg[6]_i_257_n_0 ;
  wire \num_csn_reg[6]_i_258_n_0 ;
  wire \num_csn_reg[6]_i_259_n_0 ;
  wire \num_csn_reg[6]_i_260_n_0 ;
  wire \num_csn_reg[6]_i_261_n_0 ;
  wire \num_csn_reg[6]_i_262_n_0 ;
  wire \num_csn_reg[6]_i_263_n_0 ;
  wire \num_csn_reg[6]_i_264_n_0 ;
  wire \num_csn_reg[6]_i_265_n_0 ;
  wire \num_csn_reg[6]_i_266_n_0 ;
  wire \num_csn_reg[6]_i_267_n_0 ;
  wire \num_csn_reg[6]_i_268_n_0 ;
  wire \num_csn_reg[6]_i_269_n_0 ;
  wire \num_csn_reg[6]_i_26_n_0 ;
  wire \num_csn_reg[6]_i_270_n_0 ;
  wire \num_csn_reg[6]_i_271_n_0 ;
  wire \num_csn_reg[6]_i_272_n_0 ;
  wire \num_csn_reg[6]_i_273_n_0 ;
  wire \num_csn_reg[6]_i_274_n_0 ;
  wire \num_csn_reg[6]_i_275_n_0 ;
  wire \num_csn_reg[6]_i_276_n_0 ;
  wire \num_csn_reg[6]_i_277_n_0 ;
  wire \num_csn_reg[6]_i_278_n_0 ;
  wire \num_csn_reg[6]_i_279_n_0 ;
  wire \num_csn_reg[6]_i_27_n_0 ;
  wire \num_csn_reg[6]_i_280_n_0 ;
  wire \num_csn_reg[6]_i_281_n_0 ;
  wire \num_csn_reg[6]_i_282_n_0 ;
  wire \num_csn_reg[6]_i_283_n_0 ;
  wire \num_csn_reg[6]_i_284_n_0 ;
  wire \num_csn_reg[6]_i_285_n_0 ;
  wire \num_csn_reg[6]_i_286_n_0 ;
  wire \num_csn_reg[6]_i_287_n_0 ;
  wire \num_csn_reg[6]_i_288_n_0 ;
  wire \num_csn_reg[6]_i_289_n_0 ;
  wire \num_csn_reg[6]_i_290_n_0 ;
  wire \num_csn_reg[6]_i_291_n_0 ;
  wire \num_csn_reg[6]_i_292_n_0 ;
  wire \num_csn_reg[6]_i_293_n_0 ;
  wire \num_csn_reg[6]_i_294_n_0 ;
  wire \num_csn_reg[6]_i_295_n_0 ;
  wire \num_csn_reg[6]_i_296_n_0 ;
  wire \num_csn_reg[6]_i_297_n_0 ;
  wire \num_csn_reg[6]_i_298_n_0 ;
  wire \num_csn_reg[6]_i_299_n_0 ;
  wire \num_csn_reg[6]_i_300_n_0 ;
  wire \num_csn_reg[6]_i_301_n_0 ;
  wire \num_csn_reg[6]_i_30_n_0 ;
  wire \num_csn_reg[6]_i_31_n_0 ;
  wire \num_csn_reg[6]_i_32_n_0 ;
  wire \num_csn_reg[6]_i_33_n_0 ;
  wire \num_csn_reg[6]_i_34_n_0 ;
  wire \num_csn_reg[6]_i_35_n_0 ;
  wire \num_csn_reg[6]_i_36_n_0 ;
  wire \num_csn_reg[6]_i_37_n_0 ;
  wire \num_csn_reg[6]_i_3_n_0 ;
  wire \num_csn_reg[6]_i_43_n_0 ;
  wire \num_csn_reg[6]_i_5_n_0 ;
  wire \num_csn_reg[6]_i_6_n_0 ;
  wire \num_csn_reg[6]_i_7_n_0 ;
  wire \num_csn_reg[6]_i_80_n_0 ;
  wire \num_csn_reg[6]_i_81_n_0 ;
  wire \num_csn_reg[6]_i_82_n_0 ;
  wire \num_csn_reg[6]_i_83_n_0 ;
  wire \num_csn_reg[6]_i_84_n_0 ;
  wire \num_csn_reg[6]_i_85_n_0 ;
  wire \num_csn_reg[6]_i_86_n_0 ;
  wire \num_csn_reg[6]_i_87_n_0 ;
  wire \num_csn_reg[6]_i_88_n_0 ;
  wire \num_csn_reg[6]_i_89_n_0 ;
  wire \num_csn_reg[6]_i_8_n_0 ;
  wire \num_csn_reg[6]_i_90_n_0 ;
  wire \num_csn_reg[6]_i_91_n_0 ;
  wire \num_csn_reg[6]_i_92_n_0 ;
  wire \num_csn_reg[6]_i_93_n_0 ;
  wire \num_csn_reg[6]_i_94_n_0 ;
  wire \num_csn_reg[6]_i_95_n_0 ;
  wire \num_csn_reg[6]_i_9_n_0 ;
  wire [3:0]out;
  wire ram_unit_i_100_n_0;
  wire ram_unit_i_101_n_0;
  wire ram_unit_i_102_n_0;
  wire ram_unit_i_103_n_0;
  wire ram_unit_i_104_n_0;
  wire ram_unit_i_105_n_0;
  wire ram_unit_i_106_n_0;
  wire ram_unit_i_107_n_0;
  wire ram_unit_i_108_n_0;
  wire ram_unit_i_109_n_0;
  wire ram_unit_i_110_n_0;
  wire ram_unit_i_111_n_0;
  wire ram_unit_i_112_n_0;
  wire ram_unit_i_113_n_0;
  wire ram_unit_i_114_n_0;
  wire ram_unit_i_115_n_0;
  wire ram_unit_i_116_n_0;
  wire ram_unit_i_117_n_0;
  wire ram_unit_i_118_n_0;
  wire ram_unit_i_119_n_0;
  wire ram_unit_i_120_n_0;
  wire ram_unit_i_121_n_0;
  wire ram_unit_i_122_n_0;
  wire ram_unit_i_123_n_0;
  wire ram_unit_i_124_n_0;
  wire ram_unit_i_125_n_0;
  wire ram_unit_i_126_n_0;
  wire ram_unit_i_127_n_0;
  wire ram_unit_i_128_n_0;
  wire ram_unit_i_129_n_0;
  wire ram_unit_i_130_n_0;
  wire ram_unit_i_131_n_0;
  wire ram_unit_i_132_n_0;
  wire ram_unit_i_133_n_0;
  wire ram_unit_i_134_n_0;
  wire ram_unit_i_135_n_0;
  wire ram_unit_i_136_n_0;
  wire ram_unit_i_137_n_0;
  wire ram_unit_i_138_n_0;
  wire ram_unit_i_139_n_0;
  wire ram_unit_i_140_n_0;
  wire ram_unit_i_141_n_0;
  wire ram_unit_i_142_n_0;
  wire ram_unit_i_143_n_0;
  wire ram_unit_i_144_n_0;
  wire ram_unit_i_145_n_0;
  wire ram_unit_i_146_n_0;
  wire ram_unit_i_147_n_0;
  wire ram_unit_i_148_n_0;
  wire ram_unit_i_149_n_0;
  wire ram_unit_i_150_n_0;
  wire ram_unit_i_151_n_0;
  wire ram_unit_i_152_n_0;
  wire ram_unit_i_153_n_0;
  wire ram_unit_i_154_n_0;
  wire ram_unit_i_155_n_0;
  wire ram_unit_i_156_n_0;
  wire ram_unit_i_157_n_0;
  wire ram_unit_i_158_n_0;
  wire ram_unit_i_159_n_0;
  wire ram_unit_i_160_n_0;
  wire ram_unit_i_161_n_0;
  wire ram_unit_i_162_n_0;
  wire ram_unit_i_163_n_0;
  wire ram_unit_i_164_n_0;
  wire ram_unit_i_165_n_0;
  wire ram_unit_i_166_n_0;
  wire ram_unit_i_167_n_0;
  wire ram_unit_i_168_n_0;
  wire ram_unit_i_169_n_0;
  wire ram_unit_i_170_n_0;
  wire ram_unit_i_171_n_0;
  wire ram_unit_i_172_n_0;
  wire ram_unit_i_173_n_0;
  wire ram_unit_i_174_n_0;
  wire ram_unit_i_175_n_0;
  wire ram_unit_i_176_n_0;
  wire ram_unit_i_177_n_0;
  wire ram_unit_i_178_n_0;
  wire ram_unit_i_179_n_0;
  wire ram_unit_i_180_n_0;
  wire ram_unit_i_181_n_0;
  wire ram_unit_i_182_n_0;
  wire ram_unit_i_183_n_0;
  wire ram_unit_i_184_n_0;
  wire ram_unit_i_185_n_0;
  wire ram_unit_i_186_n_0;
  wire ram_unit_i_187_n_0;
  wire ram_unit_i_188_n_0;
  wire ram_unit_i_189_n_0;
  wire ram_unit_i_190_n_0;
  wire ram_unit_i_191_n_0;
  wire ram_unit_i_192_n_0;
  wire ram_unit_i_193_n_0;
  wire ram_unit_i_194_n_0;
  wire ram_unit_i_198_n_0;
  wire ram_unit_i_198_n_1;
  wire ram_unit_i_198_n_2;
  wire ram_unit_i_198_n_3;
  wire ram_unit_i_211_n_0;
  wire ram_unit_i_211_n_1;
  wire ram_unit_i_211_n_2;
  wire ram_unit_i_211_n_3;
  wire ram_unit_i_228_n_0;
  wire ram_unit_i_228_n_1;
  wire ram_unit_i_228_n_2;
  wire ram_unit_i_228_n_3;
  wire ram_unit_i_239_n_0;
  wire ram_unit_i_240_n_0;
  wire ram_unit_i_241_n_0;
  wire ram_unit_i_243_n_0;
  wire ram_unit_i_244_n_0;
  wire ram_unit_i_245_n_0;
  wire ram_unit_i_246_n_0;
  wire ram_unit_i_247_n_0;
  wire ram_unit_i_248_n_0;
  wire ram_unit_i_249_n_0;
  wire ram_unit_i_250_n_0;
  wire ram_unit_i_251_n_0;
  wire ram_unit_i_252_n_0;
  wire ram_unit_i_253_n_0;
  wire ram_unit_i_254_n_0;
  wire ram_unit_i_255_n_0;
  wire ram_unit_i_256_n_0;
  wire ram_unit_i_257_n_0;
  wire ram_unit_i_258_n_0;
  wire ram_unit_i_259_n_0;
  wire ram_unit_i_260_n_0;
  wire ram_unit_i_261_n_0;
  wire ram_unit_i_262_n_0;
  wire ram_unit_i_263_n_0;
  wire ram_unit_i_264_n_0;
  wire ram_unit_i_265_n_0;
  wire ram_unit_i_266_n_0;
  wire ram_unit_i_267_n_0;
  wire ram_unit_i_268_n_0;
  wire ram_unit_i_269_n_0;
  wire ram_unit_i_270_n_0;
  wire ram_unit_i_271_n_0;
  wire ram_unit_i_272_n_0;
  wire ram_unit_i_273_n_0;
  wire ram_unit_i_274_n_0;
  wire ram_unit_i_275_n_0;
  wire ram_unit_i_276_n_0;
  wire ram_unit_i_277_n_0;
  wire ram_unit_i_278_n_0;
  wire ram_unit_i_279_n_0;
  wire ram_unit_i_280_n_0;
  wire ram_unit_i_281_n_0;
  wire ram_unit_i_282_n_0;
  wire ram_unit_i_283_n_0;
  wire ram_unit_i_284_n_0;
  wire ram_unit_i_285_n_0;
  wire ram_unit_i_286_n_0;
  wire ram_unit_i_287_n_0;
  wire ram_unit_i_288_n_0;
  wire ram_unit_i_289_n_0;
  wire ram_unit_i_290_n_0;
  wire ram_unit_i_291_n_0;
  wire ram_unit_i_292_n_0;
  wire ram_unit_i_293_n_0;
  wire ram_unit_i_294_n_0;
  wire ram_unit_i_295_n_0;
  wire ram_unit_i_296_n_0;
  wire ram_unit_i_297_n_0;
  wire ram_unit_i_298_n_0;
  wire ram_unit_i_299_n_0;
  wire ram_unit_i_300_n_0;
  wire ram_unit_i_301_n_0;
  wire ram_unit_i_302_n_0;
  wire ram_unit_i_303_n_0;
  wire ram_unit_i_304_n_0;
  wire ram_unit_i_305_n_0;
  wire ram_unit_i_306_n_0;
  wire ram_unit_i_307_n_0;
  wire ram_unit_i_308_n_0;
  wire ram_unit_i_309_n_0;
  wire ram_unit_i_310_n_0;
  wire ram_unit_i_311_n_0;
  wire ram_unit_i_312_n_0;
  wire ram_unit_i_313_n_0;
  wire ram_unit_i_314_n_0;
  wire ram_unit_i_315_n_0;
  wire ram_unit_i_316_n_0;
  wire ram_unit_i_317_n_0;
  wire ram_unit_i_318_n_0;
  wire ram_unit_i_319_n_0;
  wire ram_unit_i_320_n_0;
  wire ram_unit_i_321_n_0;
  wire ram_unit_i_322_n_0;
  wire ram_unit_i_323_n_0;
  wire ram_unit_i_324_n_0;
  wire ram_unit_i_325_n_0;
  wire ram_unit_i_326_n_0;
  wire ram_unit_i_327_n_0;
  wire ram_unit_i_328_n_0;
  wire ram_unit_i_329_n_0;
  wire ram_unit_i_330_n_0;
  wire ram_unit_i_331_n_0;
  wire ram_unit_i_332_n_0;
  wire ram_unit_i_333_n_0;
  wire ram_unit_i_334_n_0;
  wire ram_unit_i_335_n_0;
  wire ram_unit_i_336_n_0;
  wire ram_unit_i_337_n_0;
  wire ram_unit_i_338_n_0;
  wire ram_unit_i_339_n_0;
  wire ram_unit_i_340_n_0;
  wire ram_unit_i_341_n_0;
  wire ram_unit_i_342_n_0;
  wire ram_unit_i_343_n_0;
  wire ram_unit_i_344_n_0;
  wire ram_unit_i_345_n_0;
  wire ram_unit_i_346_n_0;
  wire ram_unit_i_347_n_0;
  wire ram_unit_i_348_n_0;
  wire ram_unit_i_349_n_0;
  wire ram_unit_i_350_n_0;
  wire ram_unit_i_351_n_0;
  wire ram_unit_i_352_n_0;
  wire ram_unit_i_353_n_0;
  wire ram_unit_i_354_n_0;
  wire ram_unit_i_355_n_0;
  wire ram_unit_i_356_n_0;
  wire ram_unit_i_357_n_0;
  wire ram_unit_i_358_n_0;
  wire ram_unit_i_359_n_0;
  wire ram_unit_i_360_n_0;
  wire ram_unit_i_361_n_0;
  wire ram_unit_i_362_n_0;
  wire ram_unit_i_363_n_0;
  wire ram_unit_i_364_n_0;
  wire ram_unit_i_365_n_0;
  wire ram_unit_i_366_n_0;
  wire ram_unit_i_367_n_0;
  wire ram_unit_i_368_n_0;
  wire ram_unit_i_369_n_0;
  wire ram_unit_i_370_n_0;
  wire ram_unit_i_371_n_0;
  wire ram_unit_i_372_n_0;
  wire ram_unit_i_373_n_0;
  wire ram_unit_i_374_n_0;
  wire ram_unit_i_375_n_0;
  wire ram_unit_i_376_n_0;
  wire ram_unit_i_377_n_0;
  wire ram_unit_i_378_n_0;
  wire ram_unit_i_379_n_0;
  wire ram_unit_i_380_n_0;
  wire ram_unit_i_381_n_0;
  wire ram_unit_i_382_n_0;
  wire ram_unit_i_383_n_0;
  wire ram_unit_i_384_n_0;
  wire ram_unit_i_385_n_0;
  wire ram_unit_i_386_n_0;
  wire ram_unit_i_387_n_0;
  wire ram_unit_i_388_n_0;
  wire ram_unit_i_389_n_0;
  wire ram_unit_i_390_n_0;
  wire ram_unit_i_391_n_0;
  wire ram_unit_i_392_n_0;
  wire ram_unit_i_393_n_0;
  wire ram_unit_i_394_n_0;
  wire ram_unit_i_395_n_0;
  wire ram_unit_i_396_n_0;
  wire ram_unit_i_397_n_0;
  wire ram_unit_i_398_n_0;
  wire ram_unit_i_399_n_0;
  wire ram_unit_i_400_n_0;
  wire ram_unit_i_401_n_0;
  wire ram_unit_i_402_n_0;
  wire ram_unit_i_403_n_0;
  wire ram_unit_i_404_n_0;
  wire ram_unit_i_405_n_0;
  wire ram_unit_i_406_n_0;
  wire ram_unit_i_407_n_0;
  wire ram_unit_i_408_n_0;
  wire ram_unit_i_409_n_0;
  wire ram_unit_i_410_n_0;
  wire ram_unit_i_411_n_0;
  wire ram_unit_i_412_n_0;
  wire ram_unit_i_413_n_0;
  wire ram_unit_i_414_n_0;
  wire ram_unit_i_415_n_0;
  wire ram_unit_i_416_n_0;
  wire ram_unit_i_417_n_0;
  wire ram_unit_i_418_n_0;
  wire ram_unit_i_419_n_0;
  wire ram_unit_i_420_n_0;
  wire ram_unit_i_421_n_0;
  wire ram_unit_i_422_n_0;
  wire ram_unit_i_423_n_0;
  wire ram_unit_i_424_n_0;
  wire ram_unit_i_425_n_0;
  wire ram_unit_i_426_n_0;
  wire ram_unit_i_427_n_0;
  wire ram_unit_i_428_n_0;
  wire ram_unit_i_429_n_0;
  wire ram_unit_i_430_n_0;
  wire ram_unit_i_431_n_0;
  wire ram_unit_i_432_n_0;
  wire ram_unit_i_433_n_0;
  wire ram_unit_i_434_n_0;
  wire ram_unit_i_435_n_0;
  wire ram_unit_i_436_n_0;
  wire ram_unit_i_437_n_0;
  wire ram_unit_i_438_n_0;
  wire ram_unit_i_439_n_0;
  wire ram_unit_i_440_n_0;
  wire ram_unit_i_441_n_0;
  wire ram_unit_i_442_n_0;
  wire ram_unit_i_443_n_0;
  wire ram_unit_i_444_n_0;
  wire ram_unit_i_445_n_0;
  wire ram_unit_i_446_n_0;
  wire ram_unit_i_447_n_0;
  wire ram_unit_i_448_n_0;
  wire ram_unit_i_449_n_0;
  wire ram_unit_i_450_n_0;
  wire ram_unit_i_451_n_0;
  wire ram_unit_i_452_n_0;
  wire ram_unit_i_453_n_0;
  wire ram_unit_i_454_n_0;
  wire ram_unit_i_455_n_0;
  wire ram_unit_i_456_n_0;
  wire ram_unit_i_457_n_0;
  wire ram_unit_i_458_n_0;
  wire ram_unit_i_459_n_0;
  wire ram_unit_i_460_n_0;
  wire ram_unit_i_461_n_0;
  wire ram_unit_i_462_n_0;
  wire ram_unit_i_463_n_0;
  wire ram_unit_i_464_n_0;
  wire ram_unit_i_465_n_0;
  wire ram_unit_i_466_n_0;
  wire ram_unit_i_467_n_0;
  wire ram_unit_i_468_n_0;
  wire ram_unit_i_469_n_0;
  wire ram_unit_i_470_n_0;
  wire ram_unit_i_471_n_0;
  wire ram_unit_i_472_n_0;
  wire ram_unit_i_473_n_0;
  wire ram_unit_i_474_n_0;
  wire ram_unit_i_475_n_0;
  wire ram_unit_i_476_n_0;
  wire ram_unit_i_477_n_0;
  wire ram_unit_i_478_n_0;
  wire ram_unit_i_479_n_0;
  wire ram_unit_i_480_n_0;
  wire ram_unit_i_481_n_0;
  wire ram_unit_i_482_n_0;
  wire ram_unit_i_483_n_0;
  wire ram_unit_i_484_n_0;
  wire ram_unit_i_485_n_0;
  wire ram_unit_i_486_n_0;
  wire ram_unit_i_487_n_0;
  wire ram_unit_i_488_n_0;
  wire ram_unit_i_489_n_0;
  wire ram_unit_i_490_n_0;
  wire ram_unit_i_491_n_0;
  wire ram_unit_i_492_n_0;
  wire ram_unit_i_493_n_0;
  wire ram_unit_i_494_n_0;
  wire ram_unit_i_495_n_0;
  wire ram_unit_i_496_n_0;
  wire ram_unit_i_497_n_0;
  wire ram_unit_i_498_n_0;
  wire ram_unit_i_501_n_0;
  wire ram_unit_i_503_n_0;
  wire ram_unit_i_504_n_0;
  wire ram_unit_i_505_n_0;
  wire ram_unit_i_506_n_0;
  wire ram_unit_i_507_n_0;
  wire ram_unit_i_507_n_1;
  wire ram_unit_i_507_n_2;
  wire ram_unit_i_507_n_3;
  wire ram_unit_i_511_n_0;
  wire ram_unit_i_512_n_0;
  wire ram_unit_i_513_n_0;
  wire ram_unit_i_514_n_0;
  wire ram_unit_i_516_n_0;
  wire ram_unit_i_517_n_0;
  wire ram_unit_i_518_n_0;
  wire ram_unit_i_520_n_0;
  wire ram_unit_i_521_n_0;
  wire ram_unit_i_522_n_0;
  wire ram_unit_i_525_n_0;
  wire ram_unit_i_526_n_0;
  wire ram_unit_i_527_n_0;
  wire ram_unit_i_528_n_0;
  wire ram_unit_i_528_n_1;
  wire ram_unit_i_528_n_2;
  wire ram_unit_i_528_n_3;
  wire ram_unit_i_532_n_0;
  wire ram_unit_i_533_n_0;
  wire ram_unit_i_534_n_0;
  wire ram_unit_i_535_n_0;
  wire ram_unit_i_537_n_0;
  wire ram_unit_i_538_n_0;
  wire ram_unit_i_539_n_0;
  wire ram_unit_i_541_n_0;
  wire ram_unit_i_542_n_0;
  wire ram_unit_i_543_n_0;
  wire ram_unit_i_545_n_0;
  wire ram_unit_i_546_n_0;
  wire ram_unit_i_547_n_0;
  wire ram_unit_i_550_n_0;
  wire ram_unit_i_551_n_0;
  wire ram_unit_i_552_n_0;
  wire ram_unit_i_553_n_0;
  wire ram_unit_i_553_n_1;
  wire ram_unit_i_553_n_2;
  wire ram_unit_i_553_n_3;
  wire ram_unit_i_557_n_0;
  wire ram_unit_i_558_n_0;
  wire ram_unit_i_559_n_0;
  wire ram_unit_i_560_n_0;
  wire ram_unit_i_562_n_0;
  wire ram_unit_i_563_n_0;
  wire ram_unit_i_564_n_0;
  wire ram_unit_i_565_n_0;
  wire ram_unit_i_566_n_0;
  wire ram_unit_i_567_n_0;
  wire ram_unit_i_568_n_0;
  wire ram_unit_i_569_n_0;
  wire ram_unit_i_570_n_0;
  wire ram_unit_i_571_n_0;
  wire ram_unit_i_572_n_0;
  wire ram_unit_i_573_n_0;
  wire ram_unit_i_574_n_0;
  wire ram_unit_i_575_n_0;
  wire ram_unit_i_577_n_0;
  wire ram_unit_i_578_n_0;
  wire ram_unit_i_579_n_0;
  wire ram_unit_i_580_n_0;
  wire ram_unit_i_581_n_0;
  wire ram_unit_i_582_n_1;
  wire ram_unit_i_582_n_2;
  wire ram_unit_i_582_n_3;
  wire ram_unit_i_583_n_1;
  wire ram_unit_i_583_n_2;
  wire ram_unit_i_583_n_3;
  wire ram_unit_i_584_n_0;
  wire ram_unit_i_585_n_0;
  wire ram_unit_i_586_n_0;
  wire ram_unit_i_587_n_0;
  wire ram_unit_i_588_n_0;
  wire ram_unit_i_589_n_0;
  wire ram_unit_i_590_n_0;
  wire ram_unit_i_591_n_0;
  wire ram_unit_i_592_n_0;
  wire ram_unit_i_593_n_0;
  wire ram_unit_i_594_n_0;
  wire ram_unit_i_595_n_0;
  wire ram_unit_i_596_n_0;
  wire ram_unit_i_597_n_0;
  wire ram_unit_i_598_n_0;
  wire ram_unit_i_599_n_0;
  wire ram_unit_i_600_n_0;
  wire ram_unit_i_601_n_0;
  wire ram_unit_i_602_n_0;
  wire ram_unit_i_603_n_0;
  wire ram_unit_i_604_n_0;
  wire ram_unit_i_605_n_0;
  wire ram_unit_i_606_n_0;
  wire ram_unit_i_607_n_0;
  wire ram_unit_i_608_n_0;
  wire ram_unit_i_609_n_0;
  wire ram_unit_i_610_n_0;
  wire ram_unit_i_611_n_0;
  wire ram_unit_i_612_n_0;
  wire ram_unit_i_613_n_0;
  wire ram_unit_i_614_n_0;
  wire ram_unit_i_615_n_0;
  wire ram_unit_i_616_n_0;
  wire ram_unit_i_617_n_0;
  wire ram_unit_i_618_n_0;
  wire ram_unit_i_619_n_0;
  wire ram_unit_i_620_n_0;
  wire ram_unit_i_621_n_0;
  wire ram_unit_i_622_n_0;
  wire ram_unit_i_623_n_0;
  wire ram_unit_i_624_n_0;
  wire ram_unit_i_625_n_0;
  wire ram_unit_i_626_n_0;
  wire ram_unit_i_627_n_0;
  wire ram_unit_i_628_n_0;
  wire ram_unit_i_629_n_0;
  wire ram_unit_i_630_n_0;
  wire ram_unit_i_631_n_0;
  wire ram_unit_i_632_n_0;
  wire ram_unit_i_633_n_0;
  wire ram_unit_i_634_n_0;
  wire ram_unit_i_635_n_0;
  wire ram_unit_i_636_n_0;
  wire ram_unit_i_637_n_0;
  wire ram_unit_i_638_n_0;
  wire ram_unit_i_639_n_0;
  wire ram_unit_i_640_n_0;
  wire ram_unit_i_641_n_0;
  wire ram_unit_i_642_n_0;
  wire ram_unit_i_643_n_0;
  wire ram_unit_i_644_n_0;
  wire ram_unit_i_645_n_0;
  wire ram_unit_i_646_n_0;
  wire ram_unit_i_647_n_0;
  wire ram_unit_i_648_n_0;
  wire ram_unit_i_649_n_0;
  wire ram_unit_i_650_n_0;
  wire ram_unit_i_651_n_0;
  wire ram_unit_i_652_n_0;
  wire ram_unit_i_653_n_0;
  wire ram_unit_i_654_n_0;
  wire ram_unit_i_655_n_0;
  wire ram_unit_i_656_n_0;
  wire ram_unit_i_657_n_0;
  wire ram_unit_i_658_n_0;
  wire ram_unit_i_659_n_0;
  wire ram_unit_i_660_n_0;
  wire ram_unit_i_661_n_0;
  wire ram_unit_i_662_n_0;
  wire ram_unit_i_663_n_0;
  wire ram_unit_i_664_n_0;
  wire ram_unit_i_665_n_0;
  wire ram_unit_i_666_n_0;
  wire ram_unit_i_667_n_0;
  wire ram_unit_i_668_n_0;
  wire ram_unit_i_669_n_0;
  wire ram_unit_i_670_n_0;
  wire ram_unit_i_671_n_0;
  wire ram_unit_i_672_n_0;
  wire ram_unit_i_673_n_0;
  wire ram_unit_i_674_n_0;
  wire ram_unit_i_675_n_0;
  wire ram_unit_i_676_n_0;
  wire ram_unit_i_677_n_0;
  wire ram_unit_i_678_n_0;
  wire ram_unit_i_679_n_0;
  wire ram_unit_i_67_n_0;
  wire ram_unit_i_680_n_0;
  wire ram_unit_i_681_n_0;
  wire ram_unit_i_682_n_0;
  wire ram_unit_i_683_n_0;
  wire ram_unit_i_684_n_0;
  wire ram_unit_i_685_n_0;
  wire ram_unit_i_686_n_0;
  wire ram_unit_i_687_n_0;
  wire ram_unit_i_688_n_0;
  wire ram_unit_i_689_n_0;
  wire ram_unit_i_68_n_0;
  wire ram_unit_i_690_n_0;
  wire ram_unit_i_691_n_0;
  wire ram_unit_i_692_n_0;
  wire ram_unit_i_693_n_0;
  wire ram_unit_i_694_n_0;
  wire ram_unit_i_695_n_0;
  wire ram_unit_i_696_n_0;
  wire ram_unit_i_697_n_0;
  wire ram_unit_i_698_n_0;
  wire ram_unit_i_699_n_0;
  wire ram_unit_i_69_n_0;
  wire ram_unit_i_700_n_0;
  wire ram_unit_i_701_n_0;
  wire ram_unit_i_702_n_0;
  wire ram_unit_i_702_n_1;
  wire ram_unit_i_702_n_2;
  wire ram_unit_i_702_n_3;
  wire ram_unit_i_703_n_0;
  wire ram_unit_i_704_n_0;
  wire ram_unit_i_705_n_0;
  wire ram_unit_i_706_n_0;
  wire ram_unit_i_707_n_0;
  wire ram_unit_i_708_n_0;
  wire ram_unit_i_709_n_0;
  wire ram_unit_i_70_n_0;
  wire ram_unit_i_710_n_0;
  wire ram_unit_i_711_n_0;
  wire ram_unit_i_711_n_1;
  wire ram_unit_i_711_n_2;
  wire ram_unit_i_711_n_3;
  wire ram_unit_i_712_n_0;
  wire ram_unit_i_713_n_0;
  wire ram_unit_i_714_n_0;
  wire ram_unit_i_715_n_0;
  wire ram_unit_i_716_n_0;
  wire ram_unit_i_717_n_0;
  wire ram_unit_i_718_n_0;
  wire ram_unit_i_719_n_0;
  wire ram_unit_i_71_n_0;
  wire ram_unit_i_720_n_0;
  wire ram_unit_i_721_n_0;
  wire ram_unit_i_722_n_0;
  wire ram_unit_i_723_n_0;
  wire ram_unit_i_724_n_0;
  wire ram_unit_i_725_n_0;
  wire ram_unit_i_726_n_0;
  wire ram_unit_i_727_n_0;
  wire ram_unit_i_728_n_0;
  wire ram_unit_i_729_n_0;
  wire ram_unit_i_72_n_0;
  wire ram_unit_i_730_n_0;
  wire ram_unit_i_731_n_0;
  wire ram_unit_i_732_n_0;
  wire ram_unit_i_733_n_0;
  wire ram_unit_i_734_n_0;
  wire ram_unit_i_735_n_0;
  wire ram_unit_i_736_n_0;
  wire ram_unit_i_737_n_0;
  wire ram_unit_i_738_n_0;
  wire ram_unit_i_739_n_0;
  wire ram_unit_i_73_n_0;
  wire ram_unit_i_740_n_0;
  wire ram_unit_i_741_n_0;
  wire ram_unit_i_742_n_0;
  wire ram_unit_i_743_n_0;
  wire ram_unit_i_744_n_0;
  wire ram_unit_i_745_n_0;
  wire ram_unit_i_746_n_0;
  wire ram_unit_i_747_n_0;
  wire ram_unit_i_748_n_0;
  wire ram_unit_i_749_n_0;
  wire ram_unit_i_74_n_0;
  wire ram_unit_i_750_n_0;
  wire ram_unit_i_751_n_0;
  wire ram_unit_i_752_n_0;
  wire ram_unit_i_753_n_0;
  wire ram_unit_i_754_n_0;
  wire ram_unit_i_755_n_0;
  wire ram_unit_i_756_n_0;
  wire ram_unit_i_757_n_0;
  wire ram_unit_i_758_n_0;
  wire ram_unit_i_759_n_0;
  wire ram_unit_i_75_n_0;
  wire ram_unit_i_760_n_0;
  wire ram_unit_i_761_n_0;
  wire ram_unit_i_762_n_0;
  wire ram_unit_i_763_n_0;
  wire ram_unit_i_764_n_0;
  wire ram_unit_i_765_n_0;
  wire ram_unit_i_766_n_0;
  wire ram_unit_i_767_n_0;
  wire ram_unit_i_768_n_0;
  wire ram_unit_i_769_n_0;
  wire ram_unit_i_76_n_0;
  wire ram_unit_i_770_n_0;
  wire ram_unit_i_771_n_0;
  wire ram_unit_i_772_n_0;
  wire ram_unit_i_773_n_0;
  wire ram_unit_i_774_n_0;
  wire ram_unit_i_775_n_0;
  wire ram_unit_i_776_n_0;
  wire ram_unit_i_777_n_0;
  wire ram_unit_i_778_n_0;
  wire ram_unit_i_779_n_0;
  wire ram_unit_i_77_n_0;
  wire ram_unit_i_780_n_0;
  wire ram_unit_i_781_n_0;
  wire ram_unit_i_782_n_0;
  wire ram_unit_i_783_n_0;
  wire ram_unit_i_784_n_0;
  wire ram_unit_i_785_n_0;
  wire ram_unit_i_786_n_0;
  wire ram_unit_i_787_n_0;
  wire ram_unit_i_788_n_0;
  wire ram_unit_i_789_n_0;
  wire ram_unit_i_78_n_0;
  wire ram_unit_i_790_n_0;
  wire ram_unit_i_791_n_0;
  wire ram_unit_i_792_n_0;
  wire ram_unit_i_793_n_0;
  wire ram_unit_i_794_n_0;
  wire ram_unit_i_795_n_0;
  wire ram_unit_i_796_n_0;
  wire ram_unit_i_797_n_0;
  wire ram_unit_i_798_n_0;
  wire ram_unit_i_799_n_0;
  wire ram_unit_i_79_n_0;
  wire ram_unit_i_800_n_0;
  wire ram_unit_i_801_n_0;
  wire ram_unit_i_802_n_0;
  wire ram_unit_i_803_n_0;
  wire ram_unit_i_804_n_0;
  wire ram_unit_i_805_n_0;
  wire ram_unit_i_806_n_0;
  wire ram_unit_i_807_n_0;
  wire ram_unit_i_808_n_0;
  wire ram_unit_i_809_n_0;
  wire ram_unit_i_80_n_0;
  wire ram_unit_i_810_n_0;
  wire ram_unit_i_811_n_0;
  wire ram_unit_i_812_n_0;
  wire ram_unit_i_813_n_0;
  wire ram_unit_i_814_n_0;
  wire ram_unit_i_815_n_0;
  wire ram_unit_i_815_n_1;
  wire ram_unit_i_815_n_2;
  wire ram_unit_i_815_n_3;
  wire ram_unit_i_816_n_0;
  wire ram_unit_i_817_n_0;
  wire ram_unit_i_818_n_0;
  wire ram_unit_i_819_n_0;
  wire ram_unit_i_81_n_0;
  wire ram_unit_i_820_n_0;
  wire ram_unit_i_821_n_0;
  wire ram_unit_i_822_n_0;
  wire ram_unit_i_823_n_0;
  wire ram_unit_i_824_n_0;
  wire ram_unit_i_824_n_1;
  wire ram_unit_i_824_n_2;
  wire ram_unit_i_824_n_3;
  wire ram_unit_i_825_n_0;
  wire ram_unit_i_826_n_0;
  wire ram_unit_i_827_n_0;
  wire ram_unit_i_828_n_0;
  wire ram_unit_i_829_n_0;
  wire ram_unit_i_829_n_1;
  wire ram_unit_i_829_n_2;
  wire ram_unit_i_829_n_3;
  wire ram_unit_i_82_n_0;
  wire ram_unit_i_830_n_0;
  wire ram_unit_i_831_n_0;
  wire ram_unit_i_832_n_0;
  wire ram_unit_i_833_n_0;
  wire ram_unit_i_834_n_0;
  wire ram_unit_i_835_n_0;
  wire ram_unit_i_836_n_0;
  wire ram_unit_i_837_n_0;
  wire ram_unit_i_838_n_0;
  wire ram_unit_i_838_n_1;
  wire ram_unit_i_838_n_2;
  wire ram_unit_i_838_n_3;
  wire ram_unit_i_839_n_0;
  wire ram_unit_i_83_n_0;
  wire ram_unit_i_840_n_0;
  wire ram_unit_i_841_n_0;
  wire ram_unit_i_842_n_0;
  wire ram_unit_i_843_n_0;
  wire ram_unit_i_844_n_0;
  wire ram_unit_i_845_n_0;
  wire ram_unit_i_846_n_0;
  wire ram_unit_i_847_n_0;
  wire ram_unit_i_848_n_0;
  wire ram_unit_i_849_n_0;
  wire ram_unit_i_84_n_0;
  wire ram_unit_i_850_n_0;
  wire ram_unit_i_851_n_0;
  wire ram_unit_i_852_n_0;
  wire ram_unit_i_853_n_0;
  wire ram_unit_i_854_n_0;
  wire ram_unit_i_855_n_0;
  wire ram_unit_i_856_n_0;
  wire ram_unit_i_85_n_0;
  wire ram_unit_i_86_n_0;
  wire ram_unit_i_87_n_0;
  wire ram_unit_i_88_n_0;
  wire ram_unit_i_89_n_0;
  wire ram_unit_i_90_n_0;
  wire ram_unit_i_91_n_0;
  wire ram_unit_i_92_n_0;
  wire ram_unit_i_93_n_0;
  wire ram_unit_i_94_n_0;
  wire ram_unit_i_95_n_0;
  wire ram_unit_i_96_n_0;
  wire ram_unit_i_97_n_0;
  wire ram_unit_i_98_n_0;
  wire ram_unit_i_99_n_0;
  wire reg_write;
  wire register;
  wire \register[10][31]_i_1_n_0 ;
  wire \register[11][31]_i_1_n_0 ;
  wire \register[12][31]_i_1_n_0 ;
  wire \register[13][31]_i_1_n_0 ;
  wire \register[14][31]_i_1_n_0 ;
  wire \register[15][31]_i_1_n_0 ;
  wire \register[16][31]_i_1_n_0 ;
  wire \register[17][31]_i_1_n_0 ;
  wire \register[18][31]_i_1_n_0 ;
  wire \register[19][31]_i_1_n_0 ;
  wire \register[1][10]_i_4_n_0 ;
  wire \register[1][30]_i_6_n_0 ;
  wire \register[1][31]_i_11_n_0 ;
  wire \register[1][31]_i_16_n_0 ;
  wire \register[1][31]_i_20_n_0 ;
  wire \register[1][31]_i_21_n_0 ;
  wire \register[1][31]_i_22_n_0 ;
  wire \register[1][31]_i_23_n_0 ;
  wire \register[1][31]_i_24_n_0 ;
  wire \register[1][31]_i_25_n_0 ;
  wire \register[1][31]_i_26_n_0 ;
  wire \register[1][31]_i_27_n_0 ;
  wire \register[20][31]_i_1_n_0 ;
  wire \register[21][31]_i_1_n_0 ;
  wire \register[22][31]_i_1_n_0 ;
  wire \register[23][31]_i_1_n_0 ;
  wire \register[24][31]_i_1_n_0 ;
  wire \register[25][31]_i_1_n_0 ;
  wire \register[26][31]_i_1_n_0 ;
  wire \register[27][31]_i_1_n_0 ;
  wire \register[28][31]_i_1_n_0 ;
  wire \register[29][31]_i_1_n_0 ;
  wire \register[2][31]_i_1_n_0 ;
  wire \register[30][31]_i_1_n_0 ;
  wire \register[31][31]_i_1_n_0 ;
  wire \register[3][31]_i_1_n_0 ;
  wire \register[4][31]_i_1_n_0 ;
  wire \register[5][31]_i_1_n_0 ;
  wire \register[6][31]_i_1_n_0 ;
  wire \register[7][31]_i_1_n_0 ;
  wire \register[8][31]_i_1_n_0 ;
  wire \register[9][31]_i_1_n_0 ;
  wire [31:0]\register_reg[10]_9 ;
  wire [31:0]\register_reg[11]_10 ;
  wire [31:0]\register_reg[12]_11 ;
  wire [31:0]\register_reg[13]_12 ;
  wire [31:0]\register_reg[14]_13 ;
  wire [31:0]\register_reg[15]_14 ;
  wire [31:0]\register_reg[16]_15 ;
  wire [31:0]\register_reg[17]_16 ;
  wire [31:0]\register_reg[18]_17 ;
  wire [31:0]\register_reg[19]_18 ;
  wire \register_reg[1][0]_0 ;
  wire [31:0]\register_reg[1]_0 ;
  wire [31:0]\register_reg[20]_19 ;
  wire [31:0]\register_reg[21]_20 ;
  wire [31:0]\register_reg[22]_21 ;
  wire [31:0]\register_reg[23]_22 ;
  wire [31:0]\register_reg[24]_23 ;
  wire [31:0]\register_reg[25]_24 ;
  wire [31:0]\register_reg[26]_25 ;
  wire [10:0]\register_reg[27][10]_0 ;
  wire [31:0]\register_reg[27]_26 ;
  wire [31:0]\register_reg[28]_27 ;
  wire [31:0]\register_reg[29]_28 ;
  wire [31:0]\register_reg[2]_1 ;
  wire [31:0]\register_reg[30]_29 ;
  wire \register_reg[31][0]_0 ;
  wire \register_reg[31][10]_0 ;
  wire \register_reg[31][11]_0 ;
  wire [3:0]\register_reg[31][11]_1 ;
  wire \register_reg[31][12]_0 ;
  wire [0:0]\register_reg[31][12]_1 ;
  wire [2:0]\register_reg[31][19]_0 ;
  wire \register_reg[31][1]_0 ;
  wire \register_reg[31][1]_1 ;
  wire \register_reg[31][1]_2 ;
  wire \register_reg[31][1]_3 ;
  wire \register_reg[31][1]_4 ;
  wire \register_reg[31][20]_0 ;
  wire \register_reg[31][20]_1 ;
  wire [3:0]\register_reg[31][23]_0 ;
  wire [3:0]\register_reg[31][27]_0 ;
  wire [2:0]\register_reg[31][2]_0 ;
  wire [2:0]\register_reg[31][30]_0 ;
  wire \register_reg[31][31]_0 ;
  wire \register_reg[31][5]_0 ;
  wire \register_reg[31][6]_0 ;
  wire \register_reg[31][7]_0 ;
  wire \register_reg[31][8]_0 ;
  wire \register_reg[31][9]_0 ;
  wire [31:0]\register_reg[31]_30 ;
  wire [31:0]\register_reg[3]_2 ;
  wire [31:0]\register_reg[4]_3 ;
  wire [31:0]\register_reg[5]_4 ;
  wire [31:0]\register_reg[6]_5 ;
  wire [31:0]\register_reg[7]_6 ;
  wire [31:0]\register_reg[8]_7 ;
  wire [31:0]\register_reg[9]_8 ;
  wire [13:0]rs1_out;
  wire rst;
  wire [1:0]sel0;
  wire [29:0]spo;
  wire \switch[0] ;
  wire \switch[10] ;
  wire \switch[12] ;
  wire \switch[12]_0 ;
  wire \switch[13] ;
  wire \switch[13]_0 ;
  wire \switch[13]_1 ;
  wire \switch[13]_2 ;
  wire \switch[13]_3 ;
  wire \switch[4] ;
  wire \switch[5] ;
  wire \switch[6] ;
  wire \switch[8] ;
  wire \switch[9] ;
  wire [3:3]\NLW_curpc_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_curpc_reg[31]_i_20_CO_UNCONNECTED ;
  wire [3:0]NLW_ram_unit_i_582_O_UNCONNECTED;
  wire [3:0]NLW_ram_unit_i_583_O_UNCONNECTED;
  wire [3:0]NLW_ram_unit_i_702_O_UNCONNECTED;
  wire [3:0]NLW_ram_unit_i_711_O_UNCONNECTED;
  wire [3:0]NLW_ram_unit_i_815_O_UNCONNECTED;
  wire [3:0]NLW_ram_unit_i_824_O_UNCONNECTED;
  wire [3:0]NLW_ram_unit_i_829_O_UNCONNECTED;
  wire [3:0]NLW_ram_unit_i_838_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    \curpc[11]_i_10 
       (.I0(\curpc_reg[11] [3]),
        .I1(\curpc_reg[11]_0 ),
        .O(\curpc[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    \curpc[11]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_503_n_0),
        .I2(alu_in_b),
        .I3(\curpc[12]_i_11_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\curpc[11]_i_10_n_0 ),
        .O(\curpc_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[11]_i_7 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[12]_i_13_n_0 ),
        .I2(alu_in_b),
        .I3(ram_unit_i_505_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [11]),
        .O(\curpc_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[11]_i_8 
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_503_n_0),
        .I2(alu_in_b),
        .I3(\curpc[12]_i_11_n_0 ),
        .O(data6[8]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \curpc[11]_i_9 
       (.I0(\register_reg[31][11]_0 ),
        .I1(\bbstub_spo[2] ),
        .I2(alu_src_b),
        .I3(dina[11]),
        .O(\curpc_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[12]_i_10 
       (.I0(\register_reg[31][12]_1 ),
        .I1(alu_src_b),
        .I2(dina[12]),
        .O(\curpc_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[12]_i_11 
       (.I0(\curpc[18]_i_17_n_0 ),
        .I1(ram_unit_i_593_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_591_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_592_n_0),
        .O(\curpc[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[12]_i_12 
       (.I0(\curpc_reg[15] [0]),
        .I1(\curpc_reg[12] ),
        .O(\curpc[12]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[12]_i_13 
       (.I0(ram_unit_i_602_n_0),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[14]_i_24_n_0 ),
        .O(\curpc[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    \curpc[12]_i_7 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[12]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[13]_i_11_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\curpc[12]_i_12_n_0 ),
        .O(\curpc_reg[12]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[12]_i_8 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[13]_i_16_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[12]_i_13_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [12]),
        .O(\curpc_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[12]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[12]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[13]_i_11_n_0 ),
        .O(data6[9]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[13]_i_10 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[14]_i_15_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[13]_i_16_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [13]),
        .O(\curpc[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_11 
       (.I0(\curpc[19]_i_28_n_0 ),
        .I1(ram_unit_i_597_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_595_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_596_n_0),
        .O(\curpc[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[13]_i_16 
       (.I0(ram_unit_i_600_n_0),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[15]_i_25_n_0 ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc[19]_i_37_n_0 ),
        .O(\curpc[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_17 
       (.I0(\register_reg[27]_26 [13]),
        .I1(\register_reg[26]_25 [13]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [13]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [13]),
        .O(\curpc[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_18 
       (.I0(\register_reg[31]_30 [13]),
        .I1(\register_reg[30]_29 [13]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [13]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [13]),
        .O(\curpc[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_19 
       (.I0(\register_reg[19]_18 [13]),
        .I1(\register_reg[18]_17 [13]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [13]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [13]),
        .O(\curpc[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_20 
       (.I0(\register_reg[23]_22 [13]),
        .I1(\register_reg[22]_21 [13]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [13]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [13]),
        .O(\curpc[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_21 
       (.I0(\register_reg[11]_10 [13]),
        .I1(\register_reg[10]_9 [13]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [13]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [13]),
        .O(\curpc[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_22 
       (.I0(\register_reg[15]_14 [13]),
        .I1(\register_reg[14]_13 [13]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [13]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [13]),
        .O(\curpc[13]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[13]_i_23 
       (.I0(\register_reg[3]_2 [13]),
        .I1(\register_reg[2]_1 [13]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [13]),
        .O(\curpc[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_24 
       (.I0(\register_reg[7]_6 [13]),
        .I1(\register_reg[6]_5 [13]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [13]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [13]),
        .O(\curpc[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hB8000000FF00B800)) 
    \curpc[13]_i_4 
       (.I0(\bbstub_spo[1] [0]),
        .I1(alu_src_b),
        .I2(dina[13]),
        .I3(\bbstub_spo[6]_0 [2]),
        .I4(rs1_out[13]),
        .I5(\bbstub_spo[6]_0 [0]),
        .O(\curpc_reg[13] ));
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \curpc[13]_i_5 
       (.I0(data6[10]),
        .I1(\bbstub_spo[6]_0 [0]),
        .I2(\curpc[13]_i_9_n_0 ),
        .I3(\bbstub_spo[6]_0 [2]),
        .I4(\curpc[13]_i_10_n_0 ),
        .O(\curpc_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[13]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[13]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[14]_i_10_n_0 ),
        .O(data6[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[13]_i_8 
       (.I0(\curpc_reg[13]_i_12_n_0 ),
        .I1(\curpc_reg[13]_i_13_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[13]_i_14_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[13]_i_15_n_0 ),
        .O(rs1_out[13]));
  LUT4 #(
    .INIT(16'hB847)) 
    \curpc[13]_i_9 
       (.I0(\bbstub_spo[1] [0]),
        .I1(alu_src_b),
        .I2(dina[13]),
        .I3(rs1_out[13]),
        .O(\curpc[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_10 
       (.I0(\curpc[16]_i_14_n_0 ),
        .I1(ram_unit_i_591_n_0),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[18]_i_17_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_593_n_0),
        .O(\curpc[14]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[14]_i_15 
       (.I0(\curpc[14]_i_24_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[16]_i_15_n_0 ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc[20]_i_25_n_0 ),
        .O(\curpc[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_16 
       (.I0(\register_reg[27]_26 [14]),
        .I1(\register_reg[26]_25 [14]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [14]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [14]),
        .O(\curpc[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_17 
       (.I0(\register_reg[31]_30 [14]),
        .I1(\register_reg[30]_29 [14]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [14]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [14]),
        .O(\curpc[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_18 
       (.I0(\register_reg[19]_18 [14]),
        .I1(\register_reg[18]_17 [14]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [14]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [14]),
        .O(\curpc[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_19 
       (.I0(\register_reg[23]_22 [14]),
        .I1(\register_reg[22]_21 [14]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [14]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [14]),
        .O(\curpc[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_20 
       (.I0(\register_reg[11]_10 [14]),
        .I1(\register_reg[10]_9 [14]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [14]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [14]),
        .O(\curpc[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_21 
       (.I0(\register_reg[15]_14 [14]),
        .I1(\register_reg[14]_13 [14]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [14]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [14]),
        .O(\curpc[14]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[14]_i_22 
       (.I0(\register_reg[3]_2 [14]),
        .I1(\register_reg[2]_1 [14]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [14]),
        .O(\curpc[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_23 
       (.I0(\register_reg[7]_6 [14]),
        .I1(\register_reg[6]_5 [14]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [14]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [14]),
        .O(\curpc[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \curpc[14]_i_24 
       (.I0(\curpc_reg[7] [3]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[3]_0 [2]),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[11] [3]),
        .I5(\curpc_reg[4] ),
        .O(\curpc[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[14]_i_5 
       (.I0(\curpc_reg[15] [1]),
        .I1(\curpc_reg[14] ),
        .I2(data6[11]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[14]_i_9_n_0 ),
        .O(\curpc_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[14]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[14]_i_10_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[15]_i_12_n_0 ),
        .O(data6[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[14]_i_7 
       (.I0(\bbstub_spo[1] [1]),
        .I1(alu_src_b),
        .I2(dina[14]),
        .O(\curpc_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[14]_i_8 
       (.I0(\curpc_reg[14]_i_11_n_0 ),
        .I1(\curpc_reg[14]_i_12_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[14]_i_13_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[14]_i_14_n_0 ),
        .O(\curpc_reg[15] [1]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[14]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[15]_i_14_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[14]_i_15_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [14]),
        .O(\curpc[14]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[15]_i_10 
       (.I0(\bbstub_spo[1] [2]),
        .I1(alu_src_b),
        .I2(dina[15]),
        .O(\curpc_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_11 
       (.I0(\curpc_reg[15]_i_21_n_0 ),
        .I1(\curpc_reg[15]_i_22_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[15]_i_23_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[15]_i_24_n_0 ),
        .O(\curpc_reg[15] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_12 
       (.I0(\curpc[17]_i_16_n_0 ),
        .I1(ram_unit_i_595_n_0),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[19]_i_28_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_597_n_0),
        .O(\curpc[15]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[15]_i_13 
       (.I0(\curpc_reg[15] [2]),
        .I1(\curpc_reg[15]_0 ),
        .O(\curpc[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_14 
       (.I0(\curpc[15]_i_25_n_0 ),
        .I1(\curpc[19]_i_37_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[17]_i_25_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[21]_i_25_n_0 ),
        .O(\curpc[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_16 
       (.I0(\curpc_reg[15]_i_30_n_0 ),
        .I1(\curpc_reg[15]_i_31_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[15]_i_32_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[15]_i_33_n_0 ),
        .O(\curpc_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[15]_i_17 
       (.I0(\curpc_reg[15] [2]),
        .I1(\curpc_reg[15]_0 ),
        .O(\curpc[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[15]_i_18 
       (.I0(\curpc_reg[15] [1]),
        .I1(\curpc_reg[14] ),
        .O(\curpc[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \curpc[15]_i_19 
       (.I0(\bbstub_spo[1] [0]),
        .I1(alu_src_b),
        .I2(dina[13]),
        .I3(rs1_out[13]),
        .O(\curpc[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[15]_i_20 
       (.I0(\curpc_reg[15] [0]),
        .I1(\curpc_reg[12] ),
        .O(\curpc[15]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[15]_i_25 
       (.I0(rs1_out[0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[11] [0]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[15]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \curpc[15]_i_26 
       (.I0(\curpc[15]_i_13_n_0 ),
        .O(\curpc[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[15]_i_27 
       (.I0(\curpc_reg[15] [1]),
        .I1(\curpc_reg[14] ),
        .O(\curpc[15]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \curpc[15]_i_28 
       (.I0(\curpc[13]_i_9_n_0 ),
        .O(\curpc[15]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \curpc[15]_i_29 
       (.I0(\curpc[12]_i_12_n_0 ),
        .O(\curpc[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_34 
       (.I0(\register_reg[27]_26 [15]),
        .I1(\register_reg[26]_25 [15]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [15]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [15]),
        .O(\curpc[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_35 
       (.I0(\register_reg[31]_30 [15]),
        .I1(\register_reg[30]_29 [15]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [15]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [15]),
        .O(\curpc[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_36 
       (.I0(\register_reg[19]_18 [15]),
        .I1(\register_reg[18]_17 [15]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [15]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [15]),
        .O(\curpc[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_37 
       (.I0(\register_reg[23]_22 [15]),
        .I1(\register_reg[22]_21 [15]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [15]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [15]),
        .O(\curpc[15]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_38 
       (.I0(\register_reg[11]_10 [15]),
        .I1(\register_reg[10]_9 [15]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [15]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [15]),
        .O(\curpc[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_39 
       (.I0(\register_reg[15]_14 [15]),
        .I1(\register_reg[14]_13 [15]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [15]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [15]),
        .O(\curpc[15]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[15]_i_40 
       (.I0(\register_reg[3]_2 [15]),
        .I1(\register_reg[2]_1 [15]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [15]),
        .O(\curpc[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_41 
       (.I0(\register_reg[7]_6 [15]),
        .I1(\register_reg[6]_5 [15]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [15]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [15]),
        .O(\curpc[15]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_42 
       (.I0(\register_reg[27]_26 [12]),
        .I1(\register_reg[26]_25 [12]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [12]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [12]),
        .O(\curpc[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_43 
       (.I0(\register_reg[31]_30 [12]),
        .I1(\register_reg[30]_29 [12]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [12]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [12]),
        .O(\curpc[15]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_44 
       (.I0(\register_reg[19]_18 [12]),
        .I1(\register_reg[18]_17 [12]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [12]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [12]),
        .O(\curpc[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_45 
       (.I0(\register_reg[23]_22 [12]),
        .I1(\register_reg[22]_21 [12]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [12]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [12]),
        .O(\curpc[15]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_46 
       (.I0(\register_reg[11]_10 [12]),
        .I1(\register_reg[10]_9 [12]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [12]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [12]),
        .O(\curpc[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_47 
       (.I0(\register_reg[15]_14 [12]),
        .I1(\register_reg[14]_13 [12]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [12]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [12]),
        .O(\curpc[15]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[15]_i_48 
       (.I0(\register_reg[3]_2 [12]),
        .I1(\register_reg[2]_1 [12]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [12]),
        .O(\curpc[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[15]_i_49 
       (.I0(\register_reg[7]_6 [12]),
        .I1(\register_reg[6]_5 [12]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [12]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [12]),
        .O(\curpc[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    \curpc[15]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[15]_i_12_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[16]_i_11_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\curpc[15]_i_13_n_0 ),
        .O(\curpc_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[15]_i_7 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[16]_i_13_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[15]_i_14_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [15]),
        .O(\curpc_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[15]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[15]_i_12_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[16]_i_11_n_0 ),
        .O(data6[12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[16]_i_10 
       (.I0(\bbstub_spo[1]_1 ),
        .I1(alu_src_b),
        .I2(dina[16]),
        .O(\curpc_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[16]_i_11 
       (.I0(\curpc[18]_i_16_n_0 ),
        .I1(\curpc[18]_i_17_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[16]_i_14_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_591_n_0),
        .O(\curpc[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[16]_i_12 
       (.I0(\curpc_reg[19] [0]),
        .I1(\curpc_reg[16] ),
        .O(\curpc[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[16]_i_13 
       (.I0(\curpc[16]_i_15_n_0 ),
        .I1(\curpc[20]_i_25_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[18]_i_26_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[22]_i_24_n_0 ),
        .O(\curpc[16]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[16]_i_14 
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[23] [0]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[16]_i_15 
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[11] [1]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    \curpc[16]_i_7 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[16]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[17]_i_10_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\curpc[16]_i_12_n_0 ),
        .O(\curpc_reg[16]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[16]_i_8 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[17]_i_15_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[16]_i_13_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [16]),
        .O(\curpc_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[16]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[16]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[17]_i_10_n_0 ),
        .O(data6[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_10 
       (.I0(\curpc[19]_i_27_n_0 ),
        .I1(\curpc[19]_i_28_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[17]_i_16_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_595_n_0),
        .O(\curpc[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_15 
       (.I0(\curpc[17]_i_25_n_0 ),
        .I1(\curpc[21]_i_25_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[19]_i_37_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[23]_i_31_n_0 ),
        .O(\curpc[17]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[17]_i_16 
       (.I0(\curpc_reg[30] [1]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[23] [1]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_17 
       (.I0(\register_reg[27]_26 [17]),
        .I1(\register_reg[26]_25 [17]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [17]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [17]),
        .O(\curpc[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_18 
       (.I0(\register_reg[31]_30 [17]),
        .I1(\register_reg[30]_29 [17]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [17]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [17]),
        .O(\curpc[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_19 
       (.I0(\register_reg[19]_18 [17]),
        .I1(\register_reg[18]_17 [17]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [17]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [17]),
        .O(\curpc[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_20 
       (.I0(\register_reg[23]_22 [17]),
        .I1(\register_reg[22]_21 [17]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [17]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [17]),
        .O(\curpc[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_21 
       (.I0(\register_reg[11]_10 [17]),
        .I1(\register_reg[10]_9 [17]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [17]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [17]),
        .O(\curpc[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_22 
       (.I0(\register_reg[15]_14 [17]),
        .I1(\register_reg[14]_13 [17]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [17]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [17]),
        .O(\curpc[17]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[17]_i_23 
       (.I0(\register_reg[3]_2 [17]),
        .I1(\register_reg[2]_1 [17]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [17]),
        .O(\curpc[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_24 
       (.I0(\register_reg[7]_6 [17]),
        .I1(\register_reg[6]_5 [17]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [17]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [17]),
        .O(\curpc[17]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[17]_i_25 
       (.I0(\curpc_reg[3]_0 [1]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[11] [2]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[17]_i_5 
       (.I0(\curpc_reg[19] [1]),
        .I1(\curpc_reg[17] ),
        .I2(data6[14]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[17]_i_9_n_0 ),
        .O(\curpc_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[17]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[17]_i_10_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[18]_i_10_n_0 ),
        .O(data6[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[17]_i_7 
       (.I0(\register_reg[31][19]_0 [0]),
        .I1(alu_src_b),
        .I2(dina[17]),
        .O(\curpc_reg[17] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[17]_i_8 
       (.I0(\curpc_reg[17]_i_11_n_0 ),
        .I1(\curpc_reg[17]_i_12_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[17]_i_13_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[17]_i_14_n_0 ),
        .O(\curpc_reg[19] [1]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[17]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[18]_i_15_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[17]_i_15_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [17]),
        .O(\curpc[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[18]_i_10 
       (.I0(\curpc[20]_i_11_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[18]_i_16_n_0 ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc[18]_i_17_n_0 ),
        .O(\curpc[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_15 
       (.I0(\curpc[18]_i_26_n_0 ),
        .I1(\curpc[22]_i_24_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[20]_i_25_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[24]_i_25_n_0 ),
        .O(\curpc[18]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[18]_i_16 
       (.I0(\curpc_reg[30] [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[23] [2]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[18]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[18]_i_17 
       (.I0(\curpc_reg[27] [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[19] [2]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_18 
       (.I0(\register_reg[27]_26 [18]),
        .I1(\register_reg[26]_25 [18]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [18]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [18]),
        .O(\curpc[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_19 
       (.I0(\register_reg[31]_30 [18]),
        .I1(\register_reg[30]_29 [18]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [18]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [18]),
        .O(\curpc[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_20 
       (.I0(\register_reg[19]_18 [18]),
        .I1(\register_reg[18]_17 [18]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [18]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [18]),
        .O(\curpc[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_21 
       (.I0(\register_reg[23]_22 [18]),
        .I1(\register_reg[22]_21 [18]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [18]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [18]),
        .O(\curpc[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_22 
       (.I0(\register_reg[11]_10 [18]),
        .I1(\register_reg[10]_9 [18]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [18]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [18]),
        .O(\curpc[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_23 
       (.I0(\register_reg[15]_14 [18]),
        .I1(\register_reg[14]_13 [18]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [18]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [18]),
        .O(\curpc[18]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[18]_i_24 
       (.I0(\register_reg[3]_2 [18]),
        .I1(\register_reg[2]_1 [18]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [18]),
        .O(\curpc[18]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_25 
       (.I0(\register_reg[7]_6 [18]),
        .I1(\register_reg[6]_5 [18]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [18]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [18]),
        .O(\curpc[18]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[18]_i_26 
       (.I0(\curpc_reg[3]_0 [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[11] [3]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[18]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[18]_i_5 
       (.I0(\curpc_reg[19] [2]),
        .I1(\curpc_reg[18] ),
        .I2(data6[15]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[18]_i_9_n_0 ),
        .O(\curpc_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[18]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[18]_i_10_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[19]_i_16_n_0 ),
        .O(data6[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[18]_i_7 
       (.I0(\register_reg[31][19]_0 [1]),
        .I1(alu_src_b),
        .I2(dina[18]),
        .O(\curpc_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[18]_i_8 
       (.I0(\curpc_reg[18]_i_11_n_0 ),
        .I1(\curpc_reg[18]_i_12_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[18]_i_13_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[18]_i_14_n_0 ),
        .O(\curpc_reg[19] [2]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[18]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[19]_i_21_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[18]_i_15_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [18]),
        .O(\curpc[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[19]_i_10 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[20]_i_16_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[19]_i_21_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [19]),
        .O(\curpc[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_11 
       (.I0(\curpc_reg[19]_i_23_n_0 ),
        .I1(\curpc_reg[19]_i_24_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[19]_i_25_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[19]_i_26_n_0 ),
        .O(\curpc_reg[19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[19]_i_12 
       (.I0(\curpc_reg[19] [3]),
        .I1(\curpc_reg[19]_0 ),
        .O(\curpc[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[19]_i_13 
       (.I0(\curpc_reg[19] [2]),
        .I1(\curpc_reg[18] ),
        .O(\curpc[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[19]_i_14 
       (.I0(\curpc_reg[19] [1]),
        .I1(\curpc_reg[17] ),
        .O(\curpc[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[19]_i_15 
       (.I0(\curpc_reg[19] [0]),
        .I1(\curpc_reg[16] ),
        .O(\curpc[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[19]_i_16 
       (.I0(\curpc[21]_i_16_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[19]_i_27_n_0 ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc[19]_i_28_n_0 ),
        .O(\curpc[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_21 
       (.I0(\curpc[19]_i_37_n_0 ),
        .I1(\curpc[23]_i_31_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[21]_i_25_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[25]_i_25_n_0 ),
        .O(\curpc[19]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[19]_i_27 
       (.I0(\curpc_reg[31] ),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[23] [3]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[19]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[19]_i_28 
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[19] [3]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[19]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_29 
       (.I0(\register_reg[27]_26 [19]),
        .I1(\register_reg[26]_25 [19]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [19]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [19]),
        .O(\curpc[19]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_30 
       (.I0(\register_reg[31]_30 [19]),
        .I1(\register_reg[30]_29 [19]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [19]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [19]),
        .O(\curpc[19]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_31 
       (.I0(\register_reg[19]_18 [19]),
        .I1(\register_reg[18]_17 [19]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [19]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [19]),
        .O(\curpc[19]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_32 
       (.I0(\register_reg[23]_22 [19]),
        .I1(\register_reg[22]_21 [19]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [19]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [19]),
        .O(\curpc[19]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_33 
       (.I0(\register_reg[11]_10 [19]),
        .I1(\register_reg[10]_9 [19]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [19]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [19]),
        .O(\curpc[19]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_34 
       (.I0(\register_reg[15]_14 [19]),
        .I1(\register_reg[14]_13 [19]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [19]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [19]),
        .O(\curpc[19]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[19]_i_35 
       (.I0(\register_reg[3]_2 [19]),
        .I1(\register_reg[2]_1 [19]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [19]),
        .O(\curpc[19]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_36 
       (.I0(\register_reg[7]_6 [19]),
        .I1(\register_reg[6]_5 [19]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [19]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [19]),
        .O(\curpc[19]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[19]_i_37 
       (.I0(\curpc_reg[7] [0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[15] [0]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[19]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[19]_i_38 
       (.I0(\curpc_reg[19] [3]),
        .I1(\curpc_reg[19]_0 ),
        .O(\curpc[19]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[19]_i_39 
       (.I0(\curpc_reg[19] [2]),
        .I1(\curpc_reg[18] ),
        .O(\curpc[19]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[19]_i_40 
       (.I0(\curpc_reg[19] [1]),
        .I1(\curpc_reg[17] ),
        .O(\curpc[19]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \curpc[19]_i_41 
       (.I0(\curpc[16]_i_12_n_0 ),
        .O(\curpc[19]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_42 
       (.I0(\register_reg[27]_26 [16]),
        .I1(\register_reg[26]_25 [16]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [16]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [16]),
        .O(\curpc[19]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_43 
       (.I0(\register_reg[31]_30 [16]),
        .I1(\register_reg[30]_29 [16]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [16]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [16]),
        .O(\curpc[19]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_44 
       (.I0(\register_reg[19]_18 [16]),
        .I1(\register_reg[18]_17 [16]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [16]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [16]),
        .O(\curpc[19]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_45 
       (.I0(\register_reg[23]_22 [16]),
        .I1(\register_reg[22]_21 [16]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [16]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [16]),
        .O(\curpc[19]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_46 
       (.I0(\register_reg[11]_10 [16]),
        .I1(\register_reg[10]_9 [16]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [16]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [16]),
        .O(\curpc[19]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_47 
       (.I0(\register_reg[15]_14 [16]),
        .I1(\register_reg[14]_13 [16]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [16]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [16]),
        .O(\curpc[19]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[19]_i_48 
       (.I0(\register_reg[3]_2 [16]),
        .I1(\register_reg[2]_1 [16]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [16]),
        .O(\curpc[19]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_49 
       (.I0(\register_reg[7]_6 [16]),
        .I1(\register_reg[6]_5 [16]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [16]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [16]),
        .O(\curpc[19]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[19]_i_5 
       (.I0(\curpc_reg[19] [3]),
        .I1(\curpc_reg[19]_0 ),
        .I2(data6[16]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[19]_i_10_n_0 ),
        .O(\curpc_reg[19]_1 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \curpc[19]_i_7 
       (.I0(\curpc[22]_i_10_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[20]_i_11_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(\curpc[19]_i_16_n_0 ),
        .I5(alu_in_b),
        .O(data6[16]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[19]_i_8 
       (.I0(\register_reg[31][19]_0 [2]),
        .I1(alu_src_b),
        .I2(dina[19]),
        .O(\curpc_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[19]_i_9 
       (.I0(\curpc_reg[19]_i_17_n_0 ),
        .I1(\curpc_reg[19]_i_18_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[19]_i_19_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[19]_i_20_n_0 ),
        .O(\curpc_reg[19] [3]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[20]_i_10 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[21]_i_15_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[20]_i_16_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [20]),
        .O(\curpc[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \curpc[20]_i_11 
       (.I0(\curpc_reg[27] [0]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[30] [0]),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[23] [0]),
        .I5(\curpc_reg[4] ),
        .O(\curpc[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_16 
       (.I0(\curpc[20]_i_25_n_0 ),
        .I1(\curpc[24]_i_25_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[22]_i_24_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[26]_i_25_n_0 ),
        .O(\curpc[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_17 
       (.I0(\register_reg[27]_26 [20]),
        .I1(\register_reg[26]_25 [20]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [20]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [20]),
        .O(\curpc[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_18 
       (.I0(\register_reg[31]_30 [20]),
        .I1(\register_reg[30]_29 [20]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [20]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [20]),
        .O(\curpc[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_19 
       (.I0(\register_reg[19]_18 [20]),
        .I1(\register_reg[18]_17 [20]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [20]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [20]),
        .O(\curpc[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_20 
       (.I0(\register_reg[23]_22 [20]),
        .I1(\register_reg[22]_21 [20]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [20]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [20]),
        .O(\curpc[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_21 
       (.I0(\register_reg[11]_10 [20]),
        .I1(\register_reg[10]_9 [20]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [20]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [20]),
        .O(\curpc[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_22 
       (.I0(\register_reg[15]_14 [20]),
        .I1(\register_reg[14]_13 [20]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [20]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [20]),
        .O(\curpc[20]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[20]_i_23 
       (.I0(\register_reg[3]_2 [20]),
        .I1(\register_reg[2]_1 [20]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [20]),
        .O(\curpc[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_24 
       (.I0(\register_reg[7]_6 [20]),
        .I1(\register_reg[6]_5 [20]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [20]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [20]),
        .O(\curpc[20]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[20]_i_25 
       (.I0(\curpc_reg[7] [1]),
        .I1(\curpc_reg[3] ),
        .I2(rs1_out[13]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[20]_i_6 
       (.I0(\curpc_reg[23] [0]),
        .I1(\curpc_reg[20] ),
        .I2(data6[17]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[20]_i_10_n_0 ),
        .O(\curpc_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \curpc[20]_i_7 
       (.I0(\curpc[22]_i_10_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[20]_i_11_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(alu_in_b),
        .I5(\curpc[21]_i_10_n_0 ),
        .O(data6[17]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[20]_i_8 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[18]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[20]),
        .O(\curpc_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[20]_i_9 
       (.I0(\curpc_reg[20]_i_12_n_0 ),
        .I1(\curpc_reg[20]_i_13_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[20]_i_14_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[20]_i_15_n_0 ),
        .O(\curpc_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[21]_i_10 
       (.I0(\curpc[23]_i_22_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[21]_i_16_n_0 ),
        .O(\curpc[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_15 
       (.I0(\curpc[21]_i_25_n_0 ),
        .I1(\curpc[25]_i_25_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[23]_i_31_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[27]_i_30_n_0 ),
        .O(\curpc[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \curpc[21]_i_16 
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[30] [1]),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[23] [1]),
        .I5(\curpc_reg[4] ),
        .O(\curpc[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_17 
       (.I0(\register_reg[27]_26 [21]),
        .I1(\register_reg[26]_25 [21]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [21]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [21]),
        .O(\curpc[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_18 
       (.I0(\register_reg[31]_30 [21]),
        .I1(\register_reg[30]_29 [21]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [21]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [21]),
        .O(\curpc[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_19 
       (.I0(\register_reg[19]_18 [21]),
        .I1(\register_reg[18]_17 [21]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [21]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [21]),
        .O(\curpc[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_20 
       (.I0(\register_reg[23]_22 [21]),
        .I1(\register_reg[22]_21 [21]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [21]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [21]),
        .O(\curpc[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_21 
       (.I0(\register_reg[11]_10 [21]),
        .I1(\register_reg[10]_9 [21]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [21]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [21]),
        .O(\curpc[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_22 
       (.I0(\register_reg[15]_14 [21]),
        .I1(\register_reg[14]_13 [21]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [21]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [21]),
        .O(\curpc[21]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[21]_i_23 
       (.I0(\register_reg[3]_2 [21]),
        .I1(\register_reg[2]_1 [21]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [21]),
        .O(\curpc[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_24 
       (.I0(\register_reg[7]_6 [21]),
        .I1(\register_reg[6]_5 [21]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [21]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [21]),
        .O(\curpc[21]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[21]_i_25 
       (.I0(\curpc_reg[7] [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[15] [1]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[21]_i_5 
       (.I0(\curpc_reg[23] [1]),
        .I1(\curpc_reg[21] ),
        .I2(data6[18]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[21]_i_9_n_0 ),
        .O(\curpc_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \curpc[21]_i_6 
       (.I0(\curpc[24]_i_11_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[22]_i_10_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(\curpc[21]_i_10_n_0 ),
        .I5(alu_in_b),
        .O(data6[18]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[21]_i_7 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[19]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[21]),
        .O(\curpc_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[21]_i_8 
       (.I0(\curpc_reg[21]_i_11_n_0 ),
        .I1(\curpc_reg[21]_i_12_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[21]_i_13_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[21]_i_14_n_0 ),
        .O(\curpc_reg[23] [1]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[21]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[22]_i_15_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[21]_i_15_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [21]),
        .O(\curpc[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \curpc[22]_i_10 
       (.I0(\curpc_reg[27] [2]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[30] [2]),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[23] [2]),
        .I5(\curpc_reg[4] ),
        .O(\curpc[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_15 
       (.I0(\curpc[22]_i_24_n_0 ),
        .I1(\curpc[26]_i_25_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[24]_i_25_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[28]_i_25_n_0 ),
        .O(\curpc[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_16 
       (.I0(\register_reg[27]_26 [22]),
        .I1(\register_reg[26]_25 [22]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [22]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [22]),
        .O(\curpc[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_17 
       (.I0(\register_reg[31]_30 [22]),
        .I1(\register_reg[30]_29 [22]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [22]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [22]),
        .O(\curpc[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_18 
       (.I0(\register_reg[19]_18 [22]),
        .I1(\register_reg[18]_17 [22]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [22]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [22]),
        .O(\curpc[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_19 
       (.I0(\register_reg[23]_22 [22]),
        .I1(\register_reg[22]_21 [22]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [22]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [22]),
        .O(\curpc[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_20 
       (.I0(\register_reg[11]_10 [22]),
        .I1(\register_reg[10]_9 [22]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [22]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [22]),
        .O(\curpc[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_21 
       (.I0(\register_reg[15]_14 [22]),
        .I1(\register_reg[14]_13 [22]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [22]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [22]),
        .O(\curpc[22]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[22]_i_22 
       (.I0(\register_reg[3]_2 [22]),
        .I1(\register_reg[2]_1 [22]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [22]),
        .O(\curpc[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_23 
       (.I0(\register_reg[7]_6 [22]),
        .I1(\register_reg[6]_5 [22]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [22]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [22]),
        .O(\curpc[22]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \curpc[22]_i_24 
       (.I0(\curpc_reg[7] [3]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[15] [2]),
        .I3(\curpc_reg[4] ),
        .O(\curpc[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[22]_i_5 
       (.I0(\curpc_reg[23] [2]),
        .I1(\curpc_reg[22] ),
        .I2(data6[19]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[22]_i_9_n_0 ),
        .O(\curpc_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \curpc[22]_i_6 
       (.I0(\curpc[24]_i_11_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[22]_i_10_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(alu_in_b),
        .I5(\curpc[23]_i_15_n_0 ),
        .O(data6[19]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[22]_i_7 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[20]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[22]),
        .O(\curpc_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[22]_i_8 
       (.I0(\curpc_reg[22]_i_11_n_0 ),
        .I1(\curpc_reg[22]_i_12_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[22]_i_13_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[22]_i_14_n_0 ),
        .O(\curpc_reg[23] [2]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[22]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[23]_i_20_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[22]_i_15_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [22]),
        .O(\curpc[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[23]_i_10 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[24]_i_16_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[23]_i_20_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [23]),
        .O(\curpc[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[23]_i_11 
       (.I0(\curpc_reg[23] [3]),
        .I1(\curpc_reg[23]_0 ),
        .O(\curpc[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[23]_i_12 
       (.I0(\curpc_reg[23] [2]),
        .I1(\curpc_reg[22] ),
        .O(\curpc[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[23]_i_13 
       (.I0(\curpc_reg[23] [1]),
        .I1(\curpc_reg[21] ),
        .O(\curpc[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[23]_i_14 
       (.I0(\curpc_reg[23] [0]),
        .I1(\curpc_reg[20] ),
        .O(\curpc[23]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[23]_i_15 
       (.I0(\curpc[25]_i_16_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[23]_i_22_n_0 ),
        .O(\curpc[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_20 
       (.I0(\curpc[23]_i_31_n_0 ),
        .I1(\curpc[27]_i_30_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[25]_i_25_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[29]_i_26_n_0 ),
        .O(\curpc[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \curpc[23]_i_22 
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[31] ),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[23] [3]),
        .I5(\curpc_reg[4] ),
        .O(\curpc[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_23 
       (.I0(\register_reg[27]_26 [23]),
        .I1(\register_reg[26]_25 [23]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [23]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [23]),
        .O(\curpc[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_24 
       (.I0(\register_reg[31]_30 [23]),
        .I1(\register_reg[30]_29 [23]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [23]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [23]),
        .O(\curpc[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_25 
       (.I0(\register_reg[19]_18 [23]),
        .I1(\register_reg[18]_17 [23]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [23]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [23]),
        .O(\curpc[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_26 
       (.I0(\register_reg[23]_22 [23]),
        .I1(\register_reg[22]_21 [23]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [23]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [23]),
        .O(\curpc[23]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_27 
       (.I0(\register_reg[11]_10 [23]),
        .I1(\register_reg[10]_9 [23]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [23]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [23]),
        .O(\curpc[23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_28 
       (.I0(\register_reg[15]_14 [23]),
        .I1(\register_reg[14]_13 [23]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [23]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [23]),
        .O(\curpc[23]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[23]_i_29 
       (.I0(\register_reg[3]_2 [23]),
        .I1(\register_reg[2]_1 [23]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [23]),
        .O(\curpc[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_30 
       (.I0(\register_reg[7]_6 [23]),
        .I1(\register_reg[6]_5 [23]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [23]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [23]),
        .O(\curpc[23]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[23]_i_31 
       (.I0(\curpc_reg[11] [0]),
        .I1(\curpc_reg[3] ),
        .I2(rs1_out[0]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[19] [0]),
        .O(\curpc[23]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[23]_i_32 
       (.I0(\curpc_reg[23] [3]),
        .I1(\curpc_reg[23]_0 ),
        .O(\curpc[23]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[23]_i_33 
       (.I0(\curpc_reg[23] [2]),
        .I1(\curpc_reg[22] ),
        .O(\curpc[23]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[23]_i_34 
       (.I0(\curpc_reg[23] [1]),
        .I1(\curpc_reg[21] ),
        .O(\curpc[23]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[23]_i_35 
       (.I0(\curpc_reg[23] [0]),
        .I1(\curpc_reg[20] ),
        .O(\curpc[23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[23]_i_5 
       (.I0(\curpc_reg[23] [3]),
        .I1(\curpc_reg[23]_0 ),
        .I2(data6[20]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[23]_i_10_n_0 ),
        .O(\curpc_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \curpc[23]_i_7 
       (.I0(\curpc[26]_i_11_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[24]_i_11_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(\curpc[23]_i_15_n_0 ),
        .I5(alu_in_b),
        .O(data6[20]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[23]_i_8 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[21]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[23]),
        .O(\curpc_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[23]_i_9 
       (.I0(\curpc_reg[23]_i_16_n_0 ),
        .I1(\curpc_reg[23]_i_17_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[23]_i_18_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[23]_i_19_n_0 ),
        .O(\curpc_reg[23] [3]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[24]_i_10 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[25]_i_15_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[24]_i_16_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [24]),
        .O(\curpc[24]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    \curpc[24]_i_11 
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[27] [0]),
        .I4(\curpc_reg[3] ),
        .O(\curpc[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_16 
       (.I0(\curpc[24]_i_25_n_0 ),
        .I1(\curpc[28]_i_25_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[26]_i_25_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[30]_i_26_n_0 ),
        .O(\curpc[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_17 
       (.I0(\register_reg[27]_26 [24]),
        .I1(\register_reg[26]_25 [24]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [24]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [24]),
        .O(\curpc[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_18 
       (.I0(\register_reg[31]_30 [24]),
        .I1(\register_reg[30]_29 [24]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [24]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [24]),
        .O(\curpc[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_19 
       (.I0(\register_reg[19]_18 [24]),
        .I1(\register_reg[18]_17 [24]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [24]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [24]),
        .O(\curpc[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_20 
       (.I0(\register_reg[23]_22 [24]),
        .I1(\register_reg[22]_21 [24]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [24]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [24]),
        .O(\curpc[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_21 
       (.I0(\register_reg[11]_10 [24]),
        .I1(\register_reg[10]_9 [24]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [24]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [24]),
        .O(\curpc[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_22 
       (.I0(\register_reg[15]_14 [24]),
        .I1(\register_reg[14]_13 [24]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [24]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [24]),
        .O(\curpc[24]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[24]_i_23 
       (.I0(\register_reg[3]_2 [24]),
        .I1(\register_reg[2]_1 [24]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [24]),
        .O(\curpc[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_24 
       (.I0(\register_reg[7]_6 [24]),
        .I1(\register_reg[6]_5 [24]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [24]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [24]),
        .O(\curpc[24]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[24]_i_25 
       (.I0(\curpc_reg[11] [1]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[3]_0 [0]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[19] [1]),
        .O(\curpc[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[24]_i_6 
       (.I0(\curpc_reg[27] [0]),
        .I1(\curpc_reg[24] ),
        .I2(data6[21]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[24]_i_10_n_0 ),
        .O(\curpc_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \curpc[24]_i_7 
       (.I0(\curpc[26]_i_11_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[24]_i_11_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(alu_in_b),
        .I5(\curpc[25]_i_10_n_0 ),
        .O(data6[21]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[24]_i_8 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[22]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[24]),
        .O(\curpc_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[24]_i_9 
       (.I0(\curpc_reg[24]_i_12_n_0 ),
        .I1(\curpc_reg[24]_i_13_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[24]_i_14_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[24]_i_15_n_0 ),
        .O(\curpc_reg[27] [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[25]_i_10 
       (.I0(\curpc[27]_i_21_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[25]_i_16_n_0 ),
        .O(\curpc[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_15 
       (.I0(\curpc[25]_i_25_n_0 ),
        .I1(\curpc[29]_i_26_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[27]_i_30_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[31]_i_51_n_0 ),
        .O(\curpc[25]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \curpc[25]_i_16 
       (.I0(\curpc_reg[30] [1]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[27] [1]),
        .I4(\curpc_reg[3] ),
        .O(\curpc[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_17 
       (.I0(\register_reg[27]_26 [25]),
        .I1(\register_reg[26]_25 [25]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [25]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [25]),
        .O(\curpc[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_18 
       (.I0(\register_reg[31]_30 [25]),
        .I1(\register_reg[30]_29 [25]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [25]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [25]),
        .O(\curpc[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_19 
       (.I0(\register_reg[19]_18 [25]),
        .I1(\register_reg[18]_17 [25]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [25]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [25]),
        .O(\curpc[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_20 
       (.I0(\register_reg[23]_22 [25]),
        .I1(\register_reg[22]_21 [25]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [25]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [25]),
        .O(\curpc[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_21 
       (.I0(\register_reg[11]_10 [25]),
        .I1(\register_reg[10]_9 [25]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [25]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [25]),
        .O(\curpc[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_22 
       (.I0(\register_reg[15]_14 [25]),
        .I1(\register_reg[14]_13 [25]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [25]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [25]),
        .O(\curpc[25]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[25]_i_23 
       (.I0(\register_reg[3]_2 [25]),
        .I1(\register_reg[2]_1 [25]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [25]),
        .O(\curpc[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_24 
       (.I0(\register_reg[7]_6 [25]),
        .I1(\register_reg[6]_5 [25]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [25]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [25]),
        .O(\curpc[25]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[25]_i_25 
       (.I0(\curpc_reg[11] [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[3]_0 [1]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[19] [2]),
        .O(\curpc[25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[25]_i_5 
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[25]_0 ),
        .I2(data6[22]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[25]_i_9_n_0 ),
        .O(\curpc_reg[25]_1 ));
  LUT6 #(
    .INIT(64'hB800B800FF000000)) 
    \curpc[25]_i_6 
       (.I0(\curpc[26]_i_10_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[26]_i_11_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(\curpc[25]_i_10_n_0 ),
        .I5(alu_in_b),
        .O(data6[22]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[25]_i_7 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[23]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[25]),
        .O(\curpc_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[25]_i_8 
       (.I0(\curpc_reg[25]_i_11_n_0 ),
        .I1(\curpc_reg[25]_i_12_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[25]_i_13_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[25]_i_14_n_0 ),
        .O(\curpc_reg[27] [1]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[25]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[26]_i_16_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[25]_i_15_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [25]),
        .O(\curpc[25]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \curpc[26]_i_10 
       (.I0(\curpc_reg[3] ),
        .I1(\curpc_reg[30] [0]),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[2] ),
        .O(\curpc[26]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \curpc[26]_i_11 
       (.I0(\curpc_reg[30] [2]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[27] [2]),
        .I4(\curpc_reg[3] ),
        .O(\curpc[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_16 
       (.I0(\curpc[26]_i_25_n_0 ),
        .I1(\curpc[30]_i_26_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[28]_i_25_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[31]_i_57_n_0 ),
        .O(\curpc[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_17 
       (.I0(\register_reg[27]_26 [26]),
        .I1(\register_reg[26]_25 [26]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [26]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [26]),
        .O(\curpc[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_18 
       (.I0(\register_reg[31]_30 [26]),
        .I1(\register_reg[30]_29 [26]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [26]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [26]),
        .O(\curpc[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_19 
       (.I0(\register_reg[19]_18 [26]),
        .I1(\register_reg[18]_17 [26]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [26]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [26]),
        .O(\curpc[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_20 
       (.I0(\register_reg[23]_22 [26]),
        .I1(\register_reg[22]_21 [26]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [26]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [26]),
        .O(\curpc[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_21 
       (.I0(\register_reg[11]_10 [26]),
        .I1(\register_reg[10]_9 [26]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [26]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [26]),
        .O(\curpc[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_22 
       (.I0(\register_reg[15]_14 [26]),
        .I1(\register_reg[14]_13 [26]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [26]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [26]),
        .O(\curpc[26]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[26]_i_23 
       (.I0(\register_reg[3]_2 [26]),
        .I1(\register_reg[2]_1 [26]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [26]),
        .O(\curpc[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_24 
       (.I0(\register_reg[7]_6 [26]),
        .I1(\register_reg[6]_5 [26]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [26]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [26]),
        .O(\curpc[26]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[26]_i_25 
       (.I0(\curpc_reg[11] [3]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[3]_0 [2]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[19] [3]),
        .O(\curpc[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[26]_i_5 
       (.I0(\curpc_reg[27] [2]),
        .I1(\curpc_reg[26] ),
        .I2(data6[23]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[26]_i_9_n_0 ),
        .O(\curpc_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFF00B8000000B800)) 
    \curpc[26]_i_6 
       (.I0(\curpc[26]_i_10_n_0 ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc[26]_i_11_n_0 ),
        .I3(\curpc_reg[29]_0 ),
        .I4(alu_in_b),
        .I5(\curpc[27]_i_15_n_0 ),
        .O(data6[23]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[26]_i_7 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[24]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[26]),
        .O(\curpc_reg[26] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[26]_i_8 
       (.I0(\curpc_reg[26]_i_12_n_0 ),
        .I1(\curpc_reg[26]_i_13_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[26]_i_14_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[26]_i_15_n_0 ),
        .O(\curpc_reg[27] [2]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[26]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[27]_i_20_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[26]_i_16_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [26]),
        .O(\curpc[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[27]_i_10 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[28]_i_16_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[27]_i_20_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [27]),
        .O(\curpc[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[27]_i_11 
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[27]_0 ),
        .O(\curpc[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[27]_i_12 
       (.I0(\curpc_reg[27] [2]),
        .I1(\curpc_reg[26] ),
        .O(\curpc[27]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[27]_i_13 
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[25]_0 ),
        .O(\curpc[27]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[27]_i_14 
       (.I0(\curpc_reg[27] [0]),
        .I1(\curpc_reg[24] ),
        .O(\curpc[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \curpc[27]_i_15 
       (.I0(\curpc_reg[3] ),
        .I1(\curpc_reg[30] [1]),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc_reg[25] ),
        .I5(\curpc[27]_i_21_n_0 ),
        .O(\curpc[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_20 
       (.I0(\curpc[27]_i_30_n_0 ),
        .I1(\curpc[31]_i_51_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[29]_i_26_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[31]_i_54_n_0 ),
        .O(\curpc[27]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \curpc[27]_i_21 
       (.I0(\curpc_reg[31] ),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[27] [3]),
        .I4(\curpc_reg[3] ),
        .O(\curpc[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_22 
       (.I0(\register_reg[27]_26 [27]),
        .I1(\register_reg[26]_25 [27]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [27]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [27]),
        .O(\curpc[27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_23 
       (.I0(\register_reg[31]_30 [27]),
        .I1(\register_reg[30]_29 [27]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [27]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [27]),
        .O(\curpc[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_24 
       (.I0(\register_reg[19]_18 [27]),
        .I1(\register_reg[18]_17 [27]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [27]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [27]),
        .O(\curpc[27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_25 
       (.I0(\register_reg[23]_22 [27]),
        .I1(\register_reg[22]_21 [27]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [27]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [27]),
        .O(\curpc[27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_26 
       (.I0(\register_reg[11]_10 [27]),
        .I1(\register_reg[10]_9 [27]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [27]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [27]),
        .O(\curpc[27]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_27 
       (.I0(\register_reg[15]_14 [27]),
        .I1(\register_reg[14]_13 [27]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [27]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [27]),
        .O(\curpc[27]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[27]_i_28 
       (.I0(\register_reg[3]_2 [27]),
        .I1(\register_reg[2]_1 [27]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [27]),
        .O(\curpc[27]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_29 
       (.I0(\register_reg[7]_6 [27]),
        .I1(\register_reg[6]_5 [27]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [27]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [27]),
        .O(\curpc[27]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[27]_i_30 
       (.I0(\curpc_reg[15] [0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[7] [0]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[23] [0]),
        .O(\curpc[27]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[27]_i_5 
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[27]_0 ),
        .I2(data6[24]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[27]_i_10_n_0 ),
        .O(\curpc_reg[27]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[27]_i_7 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[27]_i_15_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[28]_i_11_n_0 ),
        .O(data6[24]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[27]_i_8 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[25]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[27]),
        .O(\curpc_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[27]_i_9 
       (.I0(\curpc_reg[27]_i_16_n_0 ),
        .I1(\curpc_reg[27]_i_17_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[27]_i_18_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[27]_i_19_n_0 ),
        .O(\curpc_reg[27] [3]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    \curpc[28]_i_10 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[29]_i_17_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[28]_i_16_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [28]),
        .O(\curpc[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \curpc[28]_i_11 
       (.I0(\curpc_reg[30] [2]),
        .I1(\curpc_reg[25] ),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[30] [0]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[2] ),
        .O(\curpc[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_16 
       (.I0(\curpc[28]_i_25_n_0 ),
        .I1(\curpc[31]_i_57_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[30]_i_26_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[31]_i_60_n_0 ),
        .O(\curpc[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_17 
       (.I0(\register_reg[27]_26 [28]),
        .I1(\register_reg[26]_25 [28]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [28]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [28]),
        .O(\curpc[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_18 
       (.I0(\register_reg[31]_30 [28]),
        .I1(\register_reg[30]_29 [28]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [28]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [28]),
        .O(\curpc[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_19 
       (.I0(\register_reg[19]_18 [28]),
        .I1(\register_reg[18]_17 [28]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [28]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [28]),
        .O(\curpc[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_20 
       (.I0(\register_reg[23]_22 [28]),
        .I1(\register_reg[22]_21 [28]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [28]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [28]),
        .O(\curpc[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_21 
       (.I0(\register_reg[11]_10 [28]),
        .I1(\register_reg[10]_9 [28]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [28]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [28]),
        .O(\curpc[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_22 
       (.I0(\register_reg[15]_14 [28]),
        .I1(\register_reg[14]_13 [28]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [28]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [28]),
        .O(\curpc[28]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[28]_i_23 
       (.I0(\register_reg[3]_2 [28]),
        .I1(\register_reg[2]_1 [28]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [28]),
        .O(\curpc[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_24 
       (.I0(\register_reg[7]_6 [28]),
        .I1(\register_reg[6]_5 [28]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [28]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [28]),
        .O(\curpc[28]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[28]_i_25 
       (.I0(rs1_out[13]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[7] [1]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[23] [1]),
        .O(\curpc[28]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF066FFFFF0660000)) 
    \curpc[28]_i_6 
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[28] ),
        .I2(data6[25]),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(\bbstub_spo[6]_0 [2]),
        .I5(\curpc[28]_i_10_n_0 ),
        .O(\curpc_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[28]_i_7 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[28]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[29]_i_11_n_0 ),
        .O(data6[25]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[28]_i_8 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[26]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[28]),
        .O(\curpc_reg[28] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[28]_i_9 
       (.I0(\curpc_reg[28]_i_12_n_0 ),
        .I1(\curpc_reg[28]_i_13_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[28]_i_14_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[28]_i_15_n_0 ),
        .O(\curpc_reg[30] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[29]_i_10 
       (.I0(\curpc[29]_i_17_n_0 ),
        .I1(alu_in_b),
        .I2(\curpc[30]_i_17_n_0 ),
        .I3(\curpc_reg[25] ),
        .I4(\curpc[31]_i_36_n_0 ),
        .O(\curpc[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \curpc[29]_i_11 
       (.I0(\curpc_reg[31] ),
        .I1(\curpc_reg[25] ),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[30] [1]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[2] ),
        .O(\curpc[29]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[29]_i_16 
       (.I0(\curpc_reg[30] [1]),
        .I1(\curpc_reg[29] ),
        .O(\curpc[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_17 
       (.I0(\curpc[29]_i_26_n_0 ),
        .I1(\curpc[31]_i_54_n_0 ),
        .I2(\curpc_reg[25] ),
        .I3(\curpc[31]_i_51_n_0 ),
        .I4(\curpc_reg[2] ),
        .I5(\curpc[29]_i_27_n_0 ),
        .O(\curpc[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_18 
       (.I0(\register_reg[27]_26 [29]),
        .I1(\register_reg[26]_25 [29]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [29]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [29]),
        .O(\curpc[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_19 
       (.I0(\register_reg[31]_30 [29]),
        .I1(\register_reg[30]_29 [29]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [29]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [29]),
        .O(\curpc[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_20 
       (.I0(\register_reg[19]_18 [29]),
        .I1(\register_reg[18]_17 [29]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [29]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [29]),
        .O(\curpc[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_21 
       (.I0(\register_reg[23]_22 [29]),
        .I1(\register_reg[22]_21 [29]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [29]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [29]),
        .O(\curpc[29]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_22 
       (.I0(\register_reg[11]_10 [29]),
        .I1(\register_reg[10]_9 [29]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [29]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [29]),
        .O(\curpc[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_23 
       (.I0(\register_reg[15]_14 [29]),
        .I1(\register_reg[14]_13 [29]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [29]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [29]),
        .O(\curpc[29]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[29]_i_24 
       (.I0(\register_reg[3]_2 [29]),
        .I1(\register_reg[2]_1 [29]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [29]),
        .O(\curpc[29]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_25 
       (.I0(\register_reg[7]_6 [29]),
        .I1(\register_reg[6]_5 [29]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [29]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [29]),
        .O(\curpc[29]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[29]_i_26 
       (.I0(\curpc_reg[15] [1]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[7] [2]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[23] [2]),
        .O(\curpc[29]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_27 
       (.I0(\curpc_reg[7] [0]),
        .I1(\curpc_reg[23] [0]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[15] [0]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[30] [0]),
        .O(\curpc[29]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \curpc[29]_i_5 
       (.I0(\curpc[29]_i_9_n_0 ),
        .I1(\bbstub_spo[6]_0 [2]),
        .I2(\curpc_reg[29]_0 ),
        .I3(\curpc[29]_i_10_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [29]),
        .O(\curpc_reg[29]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[29]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[29]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[30]_i_11_n_0 ),
        .O(data6[26]));
  LUT6 #(
    .INIT(64'hFFAEFFFFFFAE0000)) 
    \curpc[29]_i_7 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[27]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .I4(alu_src_b),
        .I5(dina[29]),
        .O(\curpc_reg[29] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[29]_i_8 
       (.I0(\curpc_reg[29]_i_12_n_0 ),
        .I1(\curpc_reg[29]_i_13_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[29]_i_14_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[29]_i_15_n_0 ),
        .O(\curpc_reg[30] [1]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    \curpc[29]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[29]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[30]_i_11_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\curpc[29]_i_16_n_0 ),
        .O(\curpc[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_10 
       (.I0(\curpc[30]_i_17_n_0 ),
        .I1(\curpc[31]_i_36_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[31]_i_34_n_0 ),
        .I4(\curpc_reg[25] ),
        .I5(\curpc[31]_i_35_n_0 ),
        .O(\curpc[30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \curpc[30]_i_11 
       (.I0(\curpc_reg[3] ),
        .I1(\curpc_reg[30] [2]),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc_reg[25] ),
        .O(\curpc[30]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[30]_i_16 
       (.I0(\curpc_reg[30] [2]),
        .I1(\curpc_reg[30]_0 ),
        .O(\curpc[30]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[30]_i_17 
       (.I0(\curpc[30]_i_26_n_0 ),
        .I1(\curpc_reg[2] ),
        .I2(\curpc[31]_i_60_n_0 ),
        .O(\curpc[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_18 
       (.I0(\register_reg[27]_26 [30]),
        .I1(\register_reg[26]_25 [30]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [30]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [30]),
        .O(\curpc[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_19 
       (.I0(\register_reg[31]_30 [30]),
        .I1(\register_reg[30]_29 [30]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [30]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [30]),
        .O(\curpc[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_20 
       (.I0(\register_reg[19]_18 [30]),
        .I1(\register_reg[18]_17 [30]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [30]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [30]),
        .O(\curpc[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_21 
       (.I0(\register_reg[23]_22 [30]),
        .I1(\register_reg[22]_21 [30]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [30]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [30]),
        .O(\curpc[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_22 
       (.I0(\register_reg[11]_10 [30]),
        .I1(\register_reg[10]_9 [30]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [30]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [30]),
        .O(\curpc[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_23 
       (.I0(\register_reg[15]_14 [30]),
        .I1(\register_reg[14]_13 [30]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [30]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [30]),
        .O(\curpc[30]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[30]_i_24 
       (.I0(\register_reg[3]_2 [30]),
        .I1(\register_reg[2]_1 [30]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [30]),
        .O(\curpc[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_25 
       (.I0(\register_reg[7]_6 [30]),
        .I1(\register_reg[6]_5 [30]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [30]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [30]),
        .O(\curpc[30]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \curpc[30]_i_26 
       (.I0(\curpc_reg[15] [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[7] [3]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[23] [3]),
        .O(\curpc[30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \curpc[30]_i_5 
       (.I0(\curpc[30]_i_9_n_0 ),
        .I1(\bbstub_spo[6]_0 [2]),
        .I2(\curpc_reg[29]_0 ),
        .I3(\curpc[30]_i_10_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [30]),
        .O(\curpc_reg[30]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \curpc[30]_i_6 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[30]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[31]_i_29_n_0 ),
        .O(data6[27]));
  LUT6 #(
    .INIT(64'hEEFEFFFFEEFE0000)) 
    \curpc[30]_i_7 
       (.I0(\register_reg[31][11]_0 ),
        .I1(\register_reg[31][20]_1 ),
        .I2(spo[28]),
        .I3(\register_reg[31][20]_0 ),
        .I4(alu_src_b),
        .I5(dina[30]),
        .O(\curpc_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[30]_i_8 
       (.I0(\curpc_reg[30]_i_12_n_0 ),
        .I1(\curpc_reg[30]_i_13_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[30]_i_14_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[30]_i_15_n_0 ),
        .O(\curpc_reg[30] [2]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    \curpc[30]_i_9 
       (.I0(\curpc_reg[29]_0 ),
        .I1(\curpc[30]_i_11_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[31]_i_29_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\curpc[30]_i_16_n_0 ),
        .O(\curpc[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \curpc[31]_i_15 
       (.I0(\curpc_reg[29]_0 ),
        .I1(alu_in_b),
        .I2(\curpc[31]_i_29_n_0 ),
        .O(data6[28]));
  LUT6 #(
    .INIT(64'hF070FFFFF0700000)) 
    \curpc[31]_i_16 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(\register_reg[31][12]_0 ),
        .I4(alu_src_b),
        .I5(dina[31]),
        .O(\curpc_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_17 
       (.I0(\curpc_reg[31]_i_30_n_0 ),
        .I1(\curpc_reg[31]_i_31_n_0 ),
        .I2(spo[17]),
        .I3(\curpc_reg[31]_i_32_n_0 ),
        .I4(spo[16]),
        .I5(\curpc_reg[31]_i_33_n_0 ),
        .O(\curpc_reg[31] ));
  LUT6 #(
    .INIT(64'h00F0000066666666)) 
    \curpc[31]_i_18 
       (.I0(\curpc_reg[31]_0 ),
        .I1(\curpc_reg[31] ),
        .I2(\curpc_reg[29]_0 ),
        .I3(alu_in_b),
        .I4(\curpc[31]_i_29_n_0 ),
        .I5(\bbstub_spo[6]_0 [0]),
        .O(\curpc[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_19 
       (.I0(\curpc[31]_i_34_n_0 ),
        .I1(\curpc[31]_i_35_n_0 ),
        .I2(alu_in_b),
        .I3(\curpc[31]_i_36_n_0 ),
        .I4(\curpc_reg[25] ),
        .I5(\curpc[31]_i_37_n_0 ),
        .O(\curpc[31]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[31]_i_25 
       (.I0(\curpc_reg[31] ),
        .I1(\curpc_reg[31]_0 ),
        .O(\curpc[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[31]_i_26 
       (.I0(\curpc_reg[30] [2]),
        .I1(\curpc_reg[30]_0 ),
        .O(\curpc[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[31]_i_27 
       (.I0(\curpc_reg[30] [1]),
        .I1(\curpc_reg[29] ),
        .O(\curpc[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \curpc[31]_i_28 
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[28] ),
        .O(\curpc[31]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \curpc[31]_i_29 
       (.I0(\curpc_reg[3] ),
        .I1(\curpc_reg[31] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc_reg[25] ),
        .O(\curpc[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[31]_i_34 
       (.I0(\curpc[31]_i_51_n_0 ),
        .I1(\curpc_reg[2] ),
        .I2(\curpc[31]_i_52_n_0 ),
        .I3(\curpc_reg[3] ),
        .I4(\curpc[31]_i_53_n_0 ),
        .O(\curpc[31]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[31]_i_35 
       (.I0(\curpc[31]_i_54_n_0 ),
        .I1(\curpc_reg[2] ),
        .I2(\curpc[31]_i_55_n_0 ),
        .I3(\curpc_reg[3] ),
        .I4(\curpc[31]_i_56_n_0 ),
        .O(\curpc[31]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[31]_i_36 
       (.I0(\curpc[31]_i_57_n_0 ),
        .I1(\curpc_reg[2] ),
        .I2(\curpc[31]_i_58_n_0 ),
        .I3(\curpc_reg[3] ),
        .I4(\curpc[31]_i_59_n_0 ),
        .O(\curpc[31]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[31]_i_37 
       (.I0(\curpc[31]_i_60_n_0 ),
        .I1(\curpc_reg[2] ),
        .I2(\curpc[31]_i_61_n_0 ),
        .I3(\curpc_reg[3] ),
        .I4(\curpc[31]_i_62_n_0 ),
        .O(\curpc[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[31]_i_39 
       (.I0(\curpc_reg[31]_0 ),
        .I1(\curpc_reg[31] ),
        .O(\curpc[31]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \curpc[31]_i_40 
       (.I0(\curpc[30]_i_16_n_0 ),
        .O(\curpc[31]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \curpc[31]_i_41 
       (.I0(\curpc[29]_i_16_n_0 ),
        .O(\curpc[31]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[31]_i_42 
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[28] ),
        .O(\curpc[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_43 
       (.I0(\register_reg[27]_26 [31]),
        .I1(\register_reg[26]_25 [31]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [31]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [31]),
        .O(\curpc[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_44 
       (.I0(\register_reg[31]_30 [31]),
        .I1(\register_reg[30]_29 [31]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [31]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [31]),
        .O(\curpc[31]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_45 
       (.I0(\register_reg[19]_18 [31]),
        .I1(\register_reg[18]_17 [31]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [31]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [31]),
        .O(\curpc[31]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_46 
       (.I0(\register_reg[23]_22 [31]),
        .I1(\register_reg[22]_21 [31]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [31]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [31]),
        .O(\curpc[31]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_47 
       (.I0(\register_reg[11]_10 [31]),
        .I1(\register_reg[10]_9 [31]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [31]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [31]),
        .O(\curpc[31]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_48 
       (.I0(\register_reg[15]_14 [31]),
        .I1(\register_reg[14]_13 [31]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [31]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [31]),
        .O(\curpc[31]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \curpc[31]_i_49 
       (.I0(\register_reg[3]_2 [31]),
        .I1(\register_reg[2]_1 [31]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [31]),
        .O(\curpc[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_50 
       (.I0(\register_reg[7]_6 [31]),
        .I1(\register_reg[6]_5 [31]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [31]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [31]),
        .O(\curpc[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_51 
       (.I0(rs1_out[0]),
        .I1(\curpc_reg[19] [0]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[11] [0]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[27] [0]),
        .O(\curpc[31]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_52 
       (.I0(\curpc_reg[7] [0]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[23] [0]),
        .O(\curpc[31]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_53 
       (.I0(\curpc_reg[15] [0]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[30] [0]),
        .O(\curpc[31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_54 
       (.I0(\curpc_reg[3]_0 [1]),
        .I1(\curpc_reg[19] [2]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[11] [2]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[27] [2]),
        .O(\curpc[31]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_55 
       (.I0(\curpc_reg[7] [2]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[23] [2]),
        .O(\curpc[31]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_56 
       (.I0(\curpc_reg[15] [1]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[30] [2]),
        .O(\curpc[31]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_57 
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[19] [1]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[11] [1]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[27] [1]),
        .O(\curpc[31]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_58 
       (.I0(\curpc_reg[7] [1]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[23] [1]),
        .O(\curpc[31]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_59 
       (.I0(rs1_out[13]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[30] [1]),
        .O(\curpc[31]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \curpc[31]_i_60 
       (.I0(\curpc_reg[3]_0 [2]),
        .I1(\curpc_reg[19] [3]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[11] [3]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[27] [3]),
        .O(\curpc[31]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_61 
       (.I0(\curpc_reg[7] [3]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[23] [3]),
        .O(\curpc[31]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \curpc[31]_i_62 
       (.I0(\curpc_reg[15] [2]),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[31] ),
        .O(\curpc[31]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[31]_i_63 
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[27]_0 ),
        .O(\curpc[31]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[31]_i_64 
       (.I0(\curpc_reg[27] [2]),
        .I1(\curpc_reg[26] ),
        .O(\curpc[31]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[31]_i_65 
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[25]_0 ),
        .O(\curpc[31]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \curpc[31]_i_66 
       (.I0(\curpc_reg[27] [0]),
        .I1(\curpc_reg[24] ),
        .O(\curpc[31]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \curpc[31]_i_9 
       (.I0(\curpc[31]_i_18_n_0 ),
        .I1(\bbstub_spo[6]_0 [2]),
        .I2(\curpc_reg[29]_0 ),
        .I3(\curpc[31]_i_19_n_0 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [31]),
        .O(\curpc_reg[31]_1 ));
  MUXF7 \curpc_reg[13]_i_12 
       (.I0(\curpc[13]_i_17_n_0 ),
        .I1(\curpc[13]_i_18_n_0 ),
        .O(\curpc_reg[13]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[13]_i_13 
       (.I0(\curpc[13]_i_19_n_0 ),
        .I1(\curpc[13]_i_20_n_0 ),
        .O(\curpc_reg[13]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[13]_i_14 
       (.I0(\curpc[13]_i_21_n_0 ),
        .I1(\curpc[13]_i_22_n_0 ),
        .O(\curpc_reg[13]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[13]_i_15 
       (.I0(\curpc[13]_i_23_n_0 ),
        .I1(\curpc[13]_i_24_n_0 ),
        .O(\curpc_reg[13]_i_15_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[14]_i_11 
       (.I0(\curpc[14]_i_16_n_0 ),
        .I1(\curpc[14]_i_17_n_0 ),
        .O(\curpc_reg[14]_i_11_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[14]_i_12 
       (.I0(\curpc[14]_i_18_n_0 ),
        .I1(\curpc[14]_i_19_n_0 ),
        .O(\curpc_reg[14]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[14]_i_13 
       (.I0(\curpc[14]_i_20_n_0 ),
        .I1(\curpc[14]_i_21_n_0 ),
        .O(\curpc_reg[14]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[14]_i_14 
       (.I0(\curpc[14]_i_22_n_0 ),
        .I1(\curpc[14]_i_23_n_0 ),
        .O(\curpc_reg[14]_i_14_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[15]_i_15 
       (.CI(ram_unit_i_507_n_0),
        .CO({\curpc_reg[15]_i_15_n_0 ,\curpc_reg[15]_i_15_n_1 ,\curpc_reg[15]_i_15_n_2 ,\curpc_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\curpc_reg[15] [2:1],rs1_out[13],\curpc_reg[15] [0]}),
        .O(\alu_unit/data0 [15:12]),
        .S({\curpc[15]_i_26_n_0 ,\curpc[15]_i_27_n_0 ,\curpc[15]_i_28_n_0 ,\curpc[15]_i_29_n_0 }));
  MUXF7 \curpc_reg[15]_i_21 
       (.I0(\curpc[15]_i_34_n_0 ),
        .I1(\curpc[15]_i_35_n_0 ),
        .O(\curpc_reg[15]_i_21_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[15]_i_22 
       (.I0(\curpc[15]_i_36_n_0 ),
        .I1(\curpc[15]_i_37_n_0 ),
        .O(\curpc_reg[15]_i_22_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[15]_i_23 
       (.I0(\curpc[15]_i_38_n_0 ),
        .I1(\curpc[15]_i_39_n_0 ),
        .O(\curpc_reg[15]_i_23_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[15]_i_24 
       (.I0(\curpc[15]_i_40_n_0 ),
        .I1(\curpc[15]_i_41_n_0 ),
        .O(\curpc_reg[15]_i_24_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[15]_i_30 
       (.I0(\curpc[15]_i_42_n_0 ),
        .I1(\curpc[15]_i_43_n_0 ),
        .O(\curpc_reg[15]_i_30_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[15]_i_31 
       (.I0(\curpc[15]_i_44_n_0 ),
        .I1(\curpc[15]_i_45_n_0 ),
        .O(\curpc_reg[15]_i_31_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[15]_i_32 
       (.I0(\curpc[15]_i_46_n_0 ),
        .I1(\curpc[15]_i_47_n_0 ),
        .O(\curpc_reg[15]_i_32_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[15]_i_33 
       (.I0(\curpc[15]_i_48_n_0 ),
        .I1(\curpc[15]_i_49_n_0 ),
        .O(\curpc_reg[15]_i_33_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[15]_i_8 
       (.CI(ram_unit_i_198_n_0),
        .CO({\curpc_reg[15]_i_8_n_0 ,\curpc_reg[15]_i_8_n_1 ,\curpc_reg[15]_i_8_n_2 ,\curpc_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\curpc_reg[15] [2:1],rs1_out[13],\curpc_reg[15] [0]}),
        .O(data1[15:12]),
        .S({\curpc[15]_i_17_n_0 ,\curpc[15]_i_18_n_0 ,\curpc[15]_i_19_n_0 ,\curpc[15]_i_20_n_0 }));
  MUXF7 \curpc_reg[17]_i_11 
       (.I0(\curpc[17]_i_17_n_0 ),
        .I1(\curpc[17]_i_18_n_0 ),
        .O(\curpc_reg[17]_i_11_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[17]_i_12 
       (.I0(\curpc[17]_i_19_n_0 ),
        .I1(\curpc[17]_i_20_n_0 ),
        .O(\curpc_reg[17]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[17]_i_13 
       (.I0(\curpc[17]_i_21_n_0 ),
        .I1(\curpc[17]_i_22_n_0 ),
        .O(\curpc_reg[17]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[17]_i_14 
       (.I0(\curpc[17]_i_23_n_0 ),
        .I1(\curpc[17]_i_24_n_0 ),
        .O(\curpc_reg[17]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[18]_i_11 
       (.I0(\curpc[18]_i_18_n_0 ),
        .I1(\curpc[18]_i_19_n_0 ),
        .O(\curpc_reg[18]_i_11_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[18]_i_12 
       (.I0(\curpc[18]_i_20_n_0 ),
        .I1(\curpc[18]_i_21_n_0 ),
        .O(\curpc_reg[18]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[18]_i_13 
       (.I0(\curpc[18]_i_22_n_0 ),
        .I1(\curpc[18]_i_23_n_0 ),
        .O(\curpc_reg[18]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[18]_i_14 
       (.I0(\curpc[18]_i_24_n_0 ),
        .I1(\curpc[18]_i_25_n_0 ),
        .O(\curpc_reg[18]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[19]_i_17 
       (.I0(\curpc[19]_i_29_n_0 ),
        .I1(\curpc[19]_i_30_n_0 ),
        .O(\curpc_reg[19]_i_17_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[19]_i_18 
       (.I0(\curpc[19]_i_31_n_0 ),
        .I1(\curpc[19]_i_32_n_0 ),
        .O(\curpc_reg[19]_i_18_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[19]_i_19 
       (.I0(\curpc[19]_i_33_n_0 ),
        .I1(\curpc[19]_i_34_n_0 ),
        .O(\curpc_reg[19]_i_19_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[19]_i_20 
       (.I0(\curpc[19]_i_35_n_0 ),
        .I1(\curpc[19]_i_36_n_0 ),
        .O(\curpc_reg[19]_i_20_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[19]_i_22 
       (.CI(\curpc_reg[15]_i_15_n_0 ),
        .CO({\curpc_reg[19]_i_22_n_0 ,\curpc_reg[19]_i_22_n_1 ,\curpc_reg[19]_i_22_n_2 ,\curpc_reg[19]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI(\curpc_reg[19] ),
        .O(\alu_unit/data0 [19:16]),
        .S({\curpc[19]_i_38_n_0 ,\curpc[19]_i_39_n_0 ,\curpc[19]_i_40_n_0 ,\curpc[19]_i_41_n_0 }));
  MUXF7 \curpc_reg[19]_i_23 
       (.I0(\curpc[19]_i_42_n_0 ),
        .I1(\curpc[19]_i_43_n_0 ),
        .O(\curpc_reg[19]_i_23_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[19]_i_24 
       (.I0(\curpc[19]_i_44_n_0 ),
        .I1(\curpc[19]_i_45_n_0 ),
        .O(\curpc_reg[19]_i_24_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[19]_i_25 
       (.I0(\curpc[19]_i_46_n_0 ),
        .I1(\curpc[19]_i_47_n_0 ),
        .O(\curpc_reg[19]_i_25_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[19]_i_26 
       (.I0(\curpc[19]_i_48_n_0 ),
        .I1(\curpc[19]_i_49_n_0 ),
        .O(\curpc_reg[19]_i_26_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[19]_i_6 
       (.CI(\curpc_reg[15]_i_8_n_0 ),
        .CO({\curpc_reg[19]_i_6_n_0 ,\curpc_reg[19]_i_6_n_1 ,\curpc_reg[19]_i_6_n_2 ,\curpc_reg[19]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(\curpc_reg[19] ),
        .O(data1[19:16]),
        .S({\curpc[19]_i_12_n_0 ,\curpc[19]_i_13_n_0 ,\curpc[19]_i_14_n_0 ,\curpc[19]_i_15_n_0 }));
  MUXF7 \curpc_reg[20]_i_12 
       (.I0(\curpc[20]_i_17_n_0 ),
        .I1(\curpc[20]_i_18_n_0 ),
        .O(\curpc_reg[20]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[20]_i_13 
       (.I0(\curpc[20]_i_19_n_0 ),
        .I1(\curpc[20]_i_20_n_0 ),
        .O(\curpc_reg[20]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[20]_i_14 
       (.I0(\curpc[20]_i_21_n_0 ),
        .I1(\curpc[20]_i_22_n_0 ),
        .O(\curpc_reg[20]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[20]_i_15 
       (.I0(\curpc[20]_i_23_n_0 ),
        .I1(\curpc[20]_i_24_n_0 ),
        .O(\curpc_reg[20]_i_15_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[21]_i_11 
       (.I0(\curpc[21]_i_17_n_0 ),
        .I1(\curpc[21]_i_18_n_0 ),
        .O(\curpc_reg[21]_i_11_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[21]_i_12 
       (.I0(\curpc[21]_i_19_n_0 ),
        .I1(\curpc[21]_i_20_n_0 ),
        .O(\curpc_reg[21]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[21]_i_13 
       (.I0(\curpc[21]_i_21_n_0 ),
        .I1(\curpc[21]_i_22_n_0 ),
        .O(\curpc_reg[21]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[21]_i_14 
       (.I0(\curpc[21]_i_23_n_0 ),
        .I1(\curpc[21]_i_24_n_0 ),
        .O(\curpc_reg[21]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[22]_i_11 
       (.I0(\curpc[22]_i_16_n_0 ),
        .I1(\curpc[22]_i_17_n_0 ),
        .O(\curpc_reg[22]_i_11_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[22]_i_12 
       (.I0(\curpc[22]_i_18_n_0 ),
        .I1(\curpc[22]_i_19_n_0 ),
        .O(\curpc_reg[22]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[22]_i_13 
       (.I0(\curpc[22]_i_20_n_0 ),
        .I1(\curpc[22]_i_21_n_0 ),
        .O(\curpc_reg[22]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[22]_i_14 
       (.I0(\curpc[22]_i_22_n_0 ),
        .I1(\curpc[22]_i_23_n_0 ),
        .O(\curpc_reg[22]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[23]_i_16 
       (.I0(\curpc[23]_i_23_n_0 ),
        .I1(\curpc[23]_i_24_n_0 ),
        .O(\curpc_reg[23]_i_16_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[23]_i_17 
       (.I0(\curpc[23]_i_25_n_0 ),
        .I1(\curpc[23]_i_26_n_0 ),
        .O(\curpc_reg[23]_i_17_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[23]_i_18 
       (.I0(\curpc[23]_i_27_n_0 ),
        .I1(\curpc[23]_i_28_n_0 ),
        .O(\curpc_reg[23]_i_18_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[23]_i_19 
       (.I0(\curpc[23]_i_29_n_0 ),
        .I1(\curpc[23]_i_30_n_0 ),
        .O(\curpc_reg[23]_i_19_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[23]_i_21 
       (.CI(\curpc_reg[19]_i_22_n_0 ),
        .CO({\curpc_reg[23]_i_21_n_0 ,\curpc_reg[23]_i_21_n_1 ,\curpc_reg[23]_i_21_n_2 ,\curpc_reg[23]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI(\curpc_reg[23] ),
        .O(\alu_unit/data0 [23:20]),
        .S({\curpc[23]_i_32_n_0 ,\curpc[23]_i_33_n_0 ,\curpc[23]_i_34_n_0 ,\curpc[23]_i_35_n_0 }));
  CARRY4 \curpc_reg[23]_i_6 
       (.CI(\curpc_reg[19]_i_6_n_0 ),
        .CO({\curpc_reg[23]_i_6_n_0 ,\curpc_reg[23]_i_6_n_1 ,\curpc_reg[23]_i_6_n_2 ,\curpc_reg[23]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(\curpc_reg[23] ),
        .O(data1[23:20]),
        .S({\curpc[23]_i_11_n_0 ,\curpc[23]_i_12_n_0 ,\curpc[23]_i_13_n_0 ,\curpc[23]_i_14_n_0 }));
  MUXF7 \curpc_reg[24]_i_12 
       (.I0(\curpc[24]_i_17_n_0 ),
        .I1(\curpc[24]_i_18_n_0 ),
        .O(\curpc_reg[24]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[24]_i_13 
       (.I0(\curpc[24]_i_19_n_0 ),
        .I1(\curpc[24]_i_20_n_0 ),
        .O(\curpc_reg[24]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[24]_i_14 
       (.I0(\curpc[24]_i_21_n_0 ),
        .I1(\curpc[24]_i_22_n_0 ),
        .O(\curpc_reg[24]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[24]_i_15 
       (.I0(\curpc[24]_i_23_n_0 ),
        .I1(\curpc[24]_i_24_n_0 ),
        .O(\curpc_reg[24]_i_15_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[25]_i_11 
       (.I0(\curpc[25]_i_17_n_0 ),
        .I1(\curpc[25]_i_18_n_0 ),
        .O(\curpc_reg[25]_i_11_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[25]_i_12 
       (.I0(\curpc[25]_i_19_n_0 ),
        .I1(\curpc[25]_i_20_n_0 ),
        .O(\curpc_reg[25]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[25]_i_13 
       (.I0(\curpc[25]_i_21_n_0 ),
        .I1(\curpc[25]_i_22_n_0 ),
        .O(\curpc_reg[25]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[25]_i_14 
       (.I0(\curpc[25]_i_23_n_0 ),
        .I1(\curpc[25]_i_24_n_0 ),
        .O(\curpc_reg[25]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[26]_i_12 
       (.I0(\curpc[26]_i_17_n_0 ),
        .I1(\curpc[26]_i_18_n_0 ),
        .O(\curpc_reg[26]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[26]_i_13 
       (.I0(\curpc[26]_i_19_n_0 ),
        .I1(\curpc[26]_i_20_n_0 ),
        .O(\curpc_reg[26]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[26]_i_14 
       (.I0(\curpc[26]_i_21_n_0 ),
        .I1(\curpc[26]_i_22_n_0 ),
        .O(\curpc_reg[26]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[26]_i_15 
       (.I0(\curpc[26]_i_23_n_0 ),
        .I1(\curpc[26]_i_24_n_0 ),
        .O(\curpc_reg[26]_i_15_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[27]_i_16 
       (.I0(\curpc[27]_i_22_n_0 ),
        .I1(\curpc[27]_i_23_n_0 ),
        .O(\curpc_reg[27]_i_16_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[27]_i_17 
       (.I0(\curpc[27]_i_24_n_0 ),
        .I1(\curpc[27]_i_25_n_0 ),
        .O(\curpc_reg[27]_i_17_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[27]_i_18 
       (.I0(\curpc[27]_i_26_n_0 ),
        .I1(\curpc[27]_i_27_n_0 ),
        .O(\curpc_reg[27]_i_18_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[27]_i_19 
       (.I0(\curpc[27]_i_28_n_0 ),
        .I1(\curpc[27]_i_29_n_0 ),
        .O(\curpc_reg[27]_i_19_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[27]_i_6 
       (.CI(\curpc_reg[23]_i_6_n_0 ),
        .CO({\curpc_reg[27]_i_6_n_0 ,\curpc_reg[27]_i_6_n_1 ,\curpc_reg[27]_i_6_n_2 ,\curpc_reg[27]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(\curpc_reg[27] ),
        .O(data1[27:24]),
        .S({\curpc[27]_i_11_n_0 ,\curpc[27]_i_12_n_0 ,\curpc[27]_i_13_n_0 ,\curpc[27]_i_14_n_0 }));
  MUXF7 \curpc_reg[28]_i_12 
       (.I0(\curpc[28]_i_17_n_0 ),
        .I1(\curpc[28]_i_18_n_0 ),
        .O(\curpc_reg[28]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[28]_i_13 
       (.I0(\curpc[28]_i_19_n_0 ),
        .I1(\curpc[28]_i_20_n_0 ),
        .O(\curpc_reg[28]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[28]_i_14 
       (.I0(\curpc[28]_i_21_n_0 ),
        .I1(\curpc[28]_i_22_n_0 ),
        .O(\curpc_reg[28]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[28]_i_15 
       (.I0(\curpc[28]_i_23_n_0 ),
        .I1(\curpc[28]_i_24_n_0 ),
        .O(\curpc_reg[28]_i_15_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[29]_i_12 
       (.I0(\curpc[29]_i_18_n_0 ),
        .I1(\curpc[29]_i_19_n_0 ),
        .O(\curpc_reg[29]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[29]_i_13 
       (.I0(\curpc[29]_i_20_n_0 ),
        .I1(\curpc[29]_i_21_n_0 ),
        .O(\curpc_reg[29]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[29]_i_14 
       (.I0(\curpc[29]_i_22_n_0 ),
        .I1(\curpc[29]_i_23_n_0 ),
        .O(\curpc_reg[29]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[29]_i_15 
       (.I0(\curpc[29]_i_24_n_0 ),
        .I1(\curpc[29]_i_25_n_0 ),
        .O(\curpc_reg[29]_i_15_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[30]_i_12 
       (.I0(\curpc[30]_i_18_n_0 ),
        .I1(\curpc[30]_i_19_n_0 ),
        .O(\curpc_reg[30]_i_12_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[30]_i_13 
       (.I0(\curpc[30]_i_20_n_0 ),
        .I1(\curpc[30]_i_21_n_0 ),
        .O(\curpc_reg[30]_i_13_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[30]_i_14 
       (.I0(\curpc[30]_i_22_n_0 ),
        .I1(\curpc[30]_i_23_n_0 ),
        .O(\curpc_reg[30]_i_14_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[30]_i_15 
       (.I0(\curpc[30]_i_24_n_0 ),
        .I1(\curpc[30]_i_25_n_0 ),
        .O(\curpc_reg[30]_i_15_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[31]_i_14 
       (.CI(\curpc_reg[27]_i_6_n_0 ),
        .CO({\NLW_curpc_reg[31]_i_14_CO_UNCONNECTED [3],\curpc_reg[31]_i_14_n_1 ,\curpc_reg[31]_i_14_n_2 ,\curpc_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\curpc_reg[30] }),
        .O(data1[31:28]),
        .S({\curpc[31]_i_25_n_0 ,\curpc[31]_i_26_n_0 ,\curpc[31]_i_27_n_0 ,\curpc[31]_i_28_n_0 }));
  CARRY4 \curpc_reg[31]_i_20 
       (.CI(\curpc_reg[31]_i_38_n_0 ),
        .CO({\NLW_curpc_reg[31]_i_20_CO_UNCONNECTED [3],\curpc_reg[31]_i_20_n_1 ,\curpc_reg[31]_i_20_n_2 ,\curpc_reg[31]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\curpc_reg[30] }),
        .O(\alu_unit/data0 [31:28]),
        .S({\curpc[31]_i_39_n_0 ,\curpc[31]_i_40_n_0 ,\curpc[31]_i_41_n_0 ,\curpc[31]_i_42_n_0 }));
  MUXF7 \curpc_reg[31]_i_30 
       (.I0(\curpc[31]_i_43_n_0 ),
        .I1(\curpc[31]_i_44_n_0 ),
        .O(\curpc_reg[31]_i_30_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[31]_i_31 
       (.I0(\curpc[31]_i_45_n_0 ),
        .I1(\curpc[31]_i_46_n_0 ),
        .O(\curpc_reg[31]_i_31_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[31]_i_32 
       (.I0(\curpc[31]_i_47_n_0 ),
        .I1(\curpc[31]_i_48_n_0 ),
        .O(\curpc_reg[31]_i_32_n_0 ),
        .S(spo[15]));
  MUXF7 \curpc_reg[31]_i_33 
       (.I0(\curpc[31]_i_49_n_0 ),
        .I1(\curpc[31]_i_50_n_0 ),
        .O(\curpc_reg[31]_i_33_n_0 ),
        .S(spo[15]));
  CARRY4 \curpc_reg[31]_i_38 
       (.CI(\curpc_reg[23]_i_21_n_0 ),
        .CO({\curpc_reg[31]_i_38_n_0 ,\curpc_reg[31]_i_38_n_1 ,\curpc_reg[31]_i_38_n_2 ,\curpc_reg[31]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI(\curpc_reg[27] ),
        .O(\alu_unit/data0 [27:24]),
        .S({\curpc[31]_i_63_n_0 ,\curpc[31]_i_64_n_0 ,\curpc[31]_i_65_n_0 ,\curpc[31]_i_66_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h01)) 
    mem_write_reg_i_1
       (.I0(\bbstub_spo[3] ),
        .I1(spo[5]),
        .I2(spo[4]),
        .O(\register_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_write_reg_i_3
       (.I0(spo[4]),
        .I1(spo[2]),
        .O(\register_reg[31][1]_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[0]_i_1 
       (.I0(\num_csn[0]_i_2_n_0 ),
        .I1(out[3]),
        .I2(\num_csn_reg[0]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\num_csn[0]_i_4_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_10 
       (.I0(\curpc_reg[17]_1 ),
        .I1(\num_csn_reg[6]_i_43_n_0 ),
        .I2(\num_csn[6]_i_44_n_0 ),
        .I3(\num_csn[6]_i_42_n_0 ),
        .I4(debug_reg),
        .O(in5[0]));
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_11 
       (.I0(\num_csn[6]_i_49_n_0 ),
        .I1(\num_csn[6]_i_47_n_0 ),
        .I2(\curpc_reg[22]_1 ),
        .I3(\num_csn[6]_i_46_n_0 ),
        .I4(debug_reg),
        .O(in6[0]));
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_12 
       (.I0(\num_csn_reg[6]_1 ),
        .I1(\curpc_reg[24]_1 ),
        .I2(\curpc_reg[26]_1 ),
        .I3(\num_csn_reg[6]_0 ),
        .I4(debug_reg),
        .O(in7[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_2 
       (.I0(\num_csn_reg[6]_i_8_n_0 ),
        .I1(\num_csn_reg[6]_i_6_n_0 ),
        .I2(\num_csn_reg[6]_i_7_n_0 ),
        .I3(\num_csn_reg[6]_i_5_n_0 ),
        .I4(debug_reg),
        .O(\num_csn[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[0]_i_4 
       (.I0(in4[0]),
        .I1(in3[0]),
        .I2(out[1]),
        .I3(in2[0]),
        .I4(out[0]),
        .I5(\num_csn[0]_i_2_n_0 ),
        .O(\num_csn[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_7 
       (.I0(\num_csn[6]_i_29_n_0 ),
        .I1(\num_csn_reg[6]_i_27_n_0 ),
        .I2(\num_csn[6]_i_28_n_0 ),
        .I3(\num_csn_reg[6]_i_26_n_0 ),
        .I4(debug_reg),
        .O(in4[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_8 
       (.I0(\num_csn_reg[6]_i_33_n_0 ),
        .I1(\num_csn_reg[6]_i_31_n_0 ),
        .I2(\num_csn_reg[6]_i_32_n_0 ),
        .I3(\num_csn_reg[6]_i_30_n_0 ),
        .I4(debug_reg),
        .O(in3[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_9 
       (.I0(\num_csn_reg[6]_i_37_n_0 ),
        .I1(\num_csn_reg[6]_i_35_n_0 ),
        .I2(\num_csn_reg[6]_i_36_n_0 ),
        .I3(\num_csn_reg[6]_i_34_n_0 ),
        .I4(debug_reg),
        .O(in2[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[1]_i_1 
       (.I0(\num_csn[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(\num_csn_reg[1]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\num_csn[1]_i_4_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_10 
       (.I0(\num_csn_reg[6]_i_43_n_0 ),
        .I1(\curpc_reg[17]_1 ),
        .I2(\num_csn[6]_i_44_n_0 ),
        .I3(\num_csn[6]_i_42_n_0 ),
        .I4(debug_reg),
        .O(in5[1]));
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_11 
       (.I0(\num_csn[6]_i_47_n_0 ),
        .I1(\num_csn[6]_i_49_n_0 ),
        .I2(\curpc_reg[22]_1 ),
        .I3(\num_csn[6]_i_46_n_0 ),
        .I4(debug_reg),
        .O(in6[1]));
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_13 
       (.I0(\num_csn_reg[6] [0]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(\num_csn_reg[6] [1]),
        .I4(debug_reg),
        .O(\num_csn_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_2 
       (.I0(\num_csn_reg[6]_i_6_n_0 ),
        .I1(\num_csn_reg[6]_i_8_n_0 ),
        .I2(\num_csn_reg[6]_i_7_n_0 ),
        .I3(\num_csn_reg[6]_i_5_n_0 ),
        .I4(debug_reg),
        .O(\num_csn[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[1]_i_4 
       (.I0(in4[1]),
        .I1(in3[1]),
        .I2(out[1]),
        .I3(in2[1]),
        .I4(out[0]),
        .I5(\num_csn[1]_i_2_n_0 ),
        .O(\num_csn[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_7 
       (.I0(\num_csn_reg[6]_i_27_n_0 ),
        .I1(\num_csn[6]_i_29_n_0 ),
        .I2(\num_csn[6]_i_28_n_0 ),
        .I3(\num_csn_reg[6]_i_26_n_0 ),
        .I4(debug_reg),
        .O(in4[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_8 
       (.I0(\num_csn_reg[6]_i_31_n_0 ),
        .I1(\num_csn_reg[6]_i_33_n_0 ),
        .I2(\num_csn_reg[6]_i_32_n_0 ),
        .I3(\num_csn_reg[6]_i_30_n_0 ),
        .I4(debug_reg),
        .O(in3[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_9 
       (.I0(\num_csn_reg[6]_i_35_n_0 ),
        .I1(\num_csn_reg[6]_i_37_n_0 ),
        .I2(\num_csn_reg[6]_i_36_n_0 ),
        .I3(\num_csn_reg[6]_i_34_n_0 ),
        .I4(debug_reg),
        .O(in2[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[2]_i_1 
       (.I0(\num_csn[2]_i_2_n_0 ),
        .I1(out[3]),
        .I2(\num_csn_reg[2]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\num_csn[2]_i_4_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_10 
       (.I0(\num_csn[6]_i_44_n_0 ),
        .I1(\curpc_reg[17]_1 ),
        .I2(\num_csn_reg[6]_i_43_n_0 ),
        .I3(\num_csn[6]_i_42_n_0 ),
        .I4(debug_reg),
        .O(in5[2]));
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_11 
       (.I0(\curpc_reg[22]_1 ),
        .I1(\num_csn[6]_i_49_n_0 ),
        .I2(\num_csn[6]_i_47_n_0 ),
        .I3(\num_csn[6]_i_46_n_0 ),
        .I4(debug_reg),
        .O(in6[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_2 
       (.I0(\num_csn_reg[6]_i_7_n_0 ),
        .I1(\num_csn_reg[6]_i_8_n_0 ),
        .I2(\num_csn_reg[6]_i_6_n_0 ),
        .I3(\num_csn_reg[6]_i_5_n_0 ),
        .I4(debug_reg),
        .O(\num_csn[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[2]_i_4 
       (.I0(in4[2]),
        .I1(in3[2]),
        .I2(out[1]),
        .I3(in2[2]),
        .I4(out[0]),
        .I5(\num_csn[2]_i_2_n_0 ),
        .O(\num_csn[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_7 
       (.I0(\num_csn[6]_i_28_n_0 ),
        .I1(\num_csn[6]_i_29_n_0 ),
        .I2(\num_csn_reg[6]_i_27_n_0 ),
        .I3(\num_csn_reg[6]_i_26_n_0 ),
        .I4(debug_reg),
        .O(in4[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_8 
       (.I0(\num_csn_reg[6]_i_32_n_0 ),
        .I1(\num_csn_reg[6]_i_33_n_0 ),
        .I2(\num_csn_reg[6]_i_31_n_0 ),
        .I3(\num_csn_reg[6]_i_30_n_0 ),
        .I4(debug_reg),
        .O(in3[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_9 
       (.I0(\num_csn_reg[6]_i_36_n_0 ),
        .I1(\num_csn_reg[6]_i_37_n_0 ),
        .I2(\num_csn_reg[6]_i_35_n_0 ),
        .I3(\num_csn_reg[6]_i_34_n_0 ),
        .I4(debug_reg),
        .O(in2[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[3]_i_1 
       (.I0(\num_csn[3]_i_2_n_0 ),
        .I1(out[3]),
        .I2(\num_csn_reg[3]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\num_csn[3]_i_4_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_10 
       (.I0(\curpc_reg[17]_1 ),
        .I1(\num_csn_reg[6]_i_43_n_0 ),
        .I2(\num_csn[6]_i_44_n_0 ),
        .I3(\num_csn[6]_i_42_n_0 ),
        .I4(debug_reg),
        .O(in5[3]));
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_11 
       (.I0(\num_csn[6]_i_49_n_0 ),
        .I1(\num_csn[6]_i_47_n_0 ),
        .I2(\curpc_reg[22]_1 ),
        .I3(\num_csn[6]_i_46_n_0 ),
        .I4(debug_reg),
        .O(in6[3]));
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_12 
       (.I0(\num_csn_reg[6]_1 ),
        .I1(\curpc_reg[24]_1 ),
        .I2(\curpc_reg[26]_1 ),
        .I3(\num_csn_reg[6]_0 ),
        .I4(debug_reg),
        .O(in7[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_2 
       (.I0(\num_csn_reg[6]_i_8_n_0 ),
        .I1(\num_csn_reg[6]_i_6_n_0 ),
        .I2(\num_csn_reg[6]_i_7_n_0 ),
        .I3(\num_csn_reg[6]_i_5_n_0 ),
        .I4(debug_reg),
        .O(\num_csn[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[3]_i_4 
       (.I0(in4[3]),
        .I1(in3[3]),
        .I2(out[1]),
        .I3(in2[3]),
        .I4(out[0]),
        .I5(\num_csn[3]_i_2_n_0 ),
        .O(\num_csn[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_7 
       (.I0(\num_csn[6]_i_29_n_0 ),
        .I1(\num_csn_reg[6]_i_27_n_0 ),
        .I2(\num_csn[6]_i_28_n_0 ),
        .I3(\num_csn_reg[6]_i_26_n_0 ),
        .I4(debug_reg),
        .O(in4[3]));
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_8 
       (.I0(\num_csn_reg[6]_i_33_n_0 ),
        .I1(\num_csn_reg[6]_i_31_n_0 ),
        .I2(\num_csn_reg[6]_i_32_n_0 ),
        .I3(\num_csn_reg[6]_i_30_n_0 ),
        .I4(debug_reg),
        .O(in3[3]));
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_9 
       (.I0(\num_csn_reg[6]_i_37_n_0 ),
        .I1(\num_csn_reg[6]_i_35_n_0 ),
        .I2(\num_csn_reg[6]_i_36_n_0 ),
        .I3(\num_csn_reg[6]_i_34_n_0 ),
        .I4(debug_reg),
        .O(in2[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[4]_i_1 
       (.I0(\num_csn[4]_i_2_n_0 ),
        .I1(out[3]),
        .I2(\num_csn_reg[4]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\num_csn[4]_i_4_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_10 
       (.I0(\num_csn_reg[6]_i_43_n_0 ),
        .I1(\num_csn[6]_i_44_n_0 ),
        .I2(\curpc_reg[17]_1 ),
        .I3(\num_csn[6]_i_42_n_0 ),
        .I4(debug_reg),
        .O(in5[4]));
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_11 
       (.I0(\num_csn[6]_i_47_n_0 ),
        .I1(\curpc_reg[22]_1 ),
        .I2(\num_csn[6]_i_49_n_0 ),
        .I3(\num_csn[6]_i_46_n_0 ),
        .I4(debug_reg),
        .O(in6[4]));
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_13 
       (.I0(\num_csn_reg[6] [0]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(\num_csn_reg[6] [1]),
        .I4(debug_reg),
        .O(\num_csn_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_2 
       (.I0(\num_csn_reg[6]_i_6_n_0 ),
        .I1(\num_csn_reg[6]_i_7_n_0 ),
        .I2(\num_csn_reg[6]_i_8_n_0 ),
        .I3(\num_csn_reg[6]_i_5_n_0 ),
        .I4(debug_reg),
        .O(\num_csn[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[4]_i_4 
       (.I0(in4[4]),
        .I1(in3[4]),
        .I2(out[1]),
        .I3(in2[4]),
        .I4(out[0]),
        .I5(\num_csn[4]_i_2_n_0 ),
        .O(\num_csn[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_7 
       (.I0(\num_csn_reg[6]_i_27_n_0 ),
        .I1(\num_csn[6]_i_28_n_0 ),
        .I2(\num_csn[6]_i_29_n_0 ),
        .I3(\num_csn_reg[6]_i_26_n_0 ),
        .I4(debug_reg),
        .O(in4[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_8 
       (.I0(\num_csn_reg[6]_i_31_n_0 ),
        .I1(\num_csn_reg[6]_i_32_n_0 ),
        .I2(\num_csn_reg[6]_i_33_n_0 ),
        .I3(\num_csn_reg[6]_i_30_n_0 ),
        .I4(debug_reg),
        .O(in3[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_9 
       (.I0(\num_csn_reg[6]_i_35_n_0 ),
        .I1(\num_csn_reg[6]_i_36_n_0 ),
        .I2(\num_csn_reg[6]_i_37_n_0 ),
        .I3(\num_csn_reg[6]_i_34_n_0 ),
        .I4(debug_reg),
        .O(in2[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[5]_i_1 
       (.I0(\num_csn[5]_i_2_n_0 ),
        .I1(out[3]),
        .I2(\num_csn_reg[5]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\num_csn[5]_i_4_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_10 
       (.I0(\num_csn_reg[6]_i_43_n_0 ),
        .I1(\curpc_reg[17]_1 ),
        .I2(\num_csn[6]_i_44_n_0 ),
        .I3(\num_csn[6]_i_42_n_0 ),
        .I4(debug_reg),
        .O(in5[5]));
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_11 
       (.I0(\num_csn[6]_i_47_n_0 ),
        .I1(\num_csn[6]_i_49_n_0 ),
        .I2(\curpc_reg[22]_1 ),
        .I3(\num_csn[6]_i_46_n_0 ),
        .I4(debug_reg),
        .O(in6[5]));
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_13 
       (.I0(\num_csn_reg[6] [0]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(\num_csn_reg[6] [1]),
        .I4(debug_reg),
        .O(\num_csn_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_2 
       (.I0(\num_csn_reg[6]_i_6_n_0 ),
        .I1(\num_csn_reg[6]_i_8_n_0 ),
        .I2(\num_csn_reg[6]_i_7_n_0 ),
        .I3(\num_csn_reg[6]_i_5_n_0 ),
        .I4(debug_reg),
        .O(\num_csn[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[5]_i_4 
       (.I0(in4[5]),
        .I1(in3[5]),
        .I2(out[1]),
        .I3(in2[5]),
        .I4(out[0]),
        .I5(\num_csn[5]_i_2_n_0 ),
        .O(\num_csn[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_7 
       (.I0(\num_csn_reg[6]_i_27_n_0 ),
        .I1(\num_csn[6]_i_29_n_0 ),
        .I2(\num_csn[6]_i_28_n_0 ),
        .I3(\num_csn_reg[6]_i_26_n_0 ),
        .I4(debug_reg),
        .O(in4[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_8 
       (.I0(\num_csn_reg[6]_i_31_n_0 ),
        .I1(\num_csn_reg[6]_i_33_n_0 ),
        .I2(\num_csn_reg[6]_i_32_n_0 ),
        .I3(\num_csn_reg[6]_i_30_n_0 ),
        .I4(debug_reg),
        .O(in3[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_9 
       (.I0(\num_csn_reg[6]_i_35_n_0 ),
        .I1(\num_csn_reg[6]_i_37_n_0 ),
        .I2(\num_csn_reg[6]_i_36_n_0 ),
        .I3(\num_csn_reg[6]_i_34_n_0 ),
        .I4(debug_reg),
        .O(in2[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_1 
       (.I0(\num_csn[6]_i_2_n_0 ),
        .I1(out[3]),
        .I2(\num_csn_reg[6]_i_3_n_0 ),
        .I3(out[2]),
        .I4(\num_csn[6]_i_4_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_100 
       (.I0(dina[17]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_164_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_165_n_0 ),
        .O(\num_csn_reg[6]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_101 
       (.I0(dina[23]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_166_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_167_n_0 ),
        .O(\num_csn[6]_i_101_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_102 
       (.I0(dina[20]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_168_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_169_n_0 ),
        .O(\num_csn[6]_i_102_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_103 
       (.I0(dina[22]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_170_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_171_n_0 ),
        .O(\num_csn_reg[6]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_104 
       (.I0(dina[21]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_172_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_173_n_0 ),
        .O(\num_csn[6]_i_104_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_105 
       (.I0(dina[27]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_174_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_175_n_0 ),
        .O(\num_csn[6]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_106 
       (.I0(dina[24]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_176_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_177_n_0 ),
        .O(\num_csn_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_107 
       (.I0(dina[26]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_178_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_179_n_0 ),
        .O(\num_csn_reg[5]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_108 
       (.I0(dina[25]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_180_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_181_n_0 ),
        .O(\num_csn[6]_i_108_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_109 
       (.I0(dina[31]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_182_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_183_n_0 ),
        .O(\num_csn[6]_i_109_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_11 
       (.I0(\num_csn_reg[6]_i_26_n_0 ),
        .I1(\num_csn_reg[6]_i_27_n_0 ),
        .I2(\num_csn[6]_i_28_n_0 ),
        .I3(\num_csn[6]_i_29_n_0 ),
        .I4(debug_reg),
        .O(in4[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_110 
       (.I0(dina[28]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_184_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_185_n_0 ),
        .O(\num_csn[6]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_111 
       (.I0(dina[30]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_186_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_187_n_0 ),
        .O(\num_csn_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_112 
       (.I0(dina[29]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_188_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_189_n_0 ),
        .O(\num_csn_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_113 
       (.I0(\num_csn_reg[6]_i_190_n_0 ),
        .I1(\num_csn_reg[6]_i_191_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_192_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_193_n_0 ),
        .O(chip_debug_out2[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_114 
       (.I0(\num_csn_reg[6]_i_194_n_0 ),
        .I1(\num_csn_reg[6]_i_195_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_196_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_197_n_0 ),
        .O(chip_debug_out2[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_119 
       (.I0(\num_csn_reg[6]_i_206_n_0 ),
        .I1(\num_csn_reg[6]_i_207_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_208_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_209_n_0 ),
        .O(chip_debug_out2[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_12 
       (.I0(\num_csn_reg[6]_i_30_n_0 ),
        .I1(\num_csn_reg[6]_i_31_n_0 ),
        .I2(\num_csn_reg[6]_i_32_n_0 ),
        .I3(\num_csn_reg[6]_i_33_n_0 ),
        .I4(debug_reg),
        .O(in3[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_120 
       (.I0(\num_csn_reg[6]_i_210_n_0 ),
        .I1(\num_csn_reg[6]_i_211_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_212_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_213_n_0 ),
        .O(chip_debug_out2[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_121 
       (.I0(\num_csn_reg[6]_i_214_n_0 ),
        .I1(\num_csn_reg[6]_i_215_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_216_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_217_n_0 ),
        .O(chip_debug_out2[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_122 
       (.I0(\num_csn_reg[6]_i_218_n_0 ),
        .I1(\num_csn_reg[6]_i_219_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_220_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_221_n_0 ),
        .O(chip_debug_out2[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_123 
       (.I0(\num_csn_reg[6]_i_222_n_0 ),
        .I1(\num_csn_reg[6]_i_223_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_224_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_225_n_0 ),
        .O(chip_debug_out2[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_124 
       (.I0(\num_csn_reg[6]_i_226_n_0 ),
        .I1(\num_csn_reg[6]_i_227_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_228_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_229_n_0 ),
        .O(chip_debug_out2[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_125 
       (.I0(\num_csn_reg[6]_i_230_n_0 ),
        .I1(\num_csn_reg[6]_i_231_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_232_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_233_n_0 ),
        .O(chip_debug_out2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_126 
       (.I0(\num_csn_reg[6]_i_234_n_0 ),
        .I1(\num_csn_reg[6]_i_235_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_236_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_237_n_0 ),
        .O(chip_debug_out2[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_127 
       (.I0(\register_reg[27]_26 [3]),
        .I1(\register_reg[26]_25 [3]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [3]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [3]),
        .O(\num_csn[6]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_128 
       (.I0(\register_reg[31]_30 [3]),
        .I1(\register_reg[30]_29 [3]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [3]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [3]),
        .O(\num_csn[6]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_129 
       (.I0(\register_reg[19]_18 [3]),
        .I1(\register_reg[18]_17 [3]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [3]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [3]),
        .O(\num_csn[6]_i_129_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_13 
       (.I0(\num_csn_reg[6]_i_34_n_0 ),
        .I1(\num_csn_reg[6]_i_35_n_0 ),
        .I2(\num_csn_reg[6]_i_36_n_0 ),
        .I3(\num_csn_reg[6]_i_37_n_0 ),
        .I4(debug_reg),
        .O(in2[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_130 
       (.I0(\register_reg[23]_22 [3]),
        .I1(\register_reg[22]_21 [3]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [3]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [3]),
        .O(\num_csn[6]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_131 
       (.I0(\register_reg[11]_10 [3]),
        .I1(\register_reg[10]_9 [3]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [3]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [3]),
        .O(\num_csn[6]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_132 
       (.I0(\register_reg[15]_14 [3]),
        .I1(\register_reg[14]_13 [3]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [3]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [3]),
        .O(\num_csn[6]_i_132_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_133 
       (.I0(\register_reg[3]_2 [3]),
        .I1(\register_reg[2]_1 [3]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [3]),
        .O(\num_csn[6]_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_134 
       (.I0(\register_reg[7]_6 [3]),
        .I1(\register_reg[6]_5 [3]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [3]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [3]),
        .O(\num_csn[6]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_135 
       (.I0(\register_reg[27]_26 [0]),
        .I1(\register_reg[26]_25 [0]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [0]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [0]),
        .O(\num_csn[6]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_136 
       (.I0(\register_reg[31]_30 [0]),
        .I1(\register_reg[30]_29 [0]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [0]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [0]),
        .O(\num_csn[6]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_137 
       (.I0(\register_reg[19]_18 [0]),
        .I1(\register_reg[18]_17 [0]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [0]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [0]),
        .O(\num_csn[6]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_138 
       (.I0(\register_reg[23]_22 [0]),
        .I1(\register_reg[22]_21 [0]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [0]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [0]),
        .O(\num_csn[6]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_139 
       (.I0(\register_reg[11]_10 [0]),
        .I1(\register_reg[10]_9 [0]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [0]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [0]),
        .O(\num_csn[6]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_140 
       (.I0(\register_reg[15]_14 [0]),
        .I1(\register_reg[14]_13 [0]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [0]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [0]),
        .O(\num_csn[6]_i_140_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_141 
       (.I0(\register_reg[3]_2 [0]),
        .I1(\register_reg[2]_1 [0]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [0]),
        .O(\num_csn[6]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_142 
       (.I0(\register_reg[7]_6 [0]),
        .I1(\register_reg[6]_5 [0]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [0]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [0]),
        .O(\num_csn[6]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_143 
       (.I0(\register_reg[27]_26 [2]),
        .I1(\register_reg[26]_25 [2]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [2]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [2]),
        .O(\num_csn[6]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_144 
       (.I0(\register_reg[31]_30 [2]),
        .I1(\register_reg[30]_29 [2]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [2]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [2]),
        .O(\num_csn[6]_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_145 
       (.I0(\register_reg[19]_18 [2]),
        .I1(\register_reg[18]_17 [2]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [2]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [2]),
        .O(\num_csn[6]_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_146 
       (.I0(\register_reg[23]_22 [2]),
        .I1(\register_reg[22]_21 [2]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [2]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [2]),
        .O(\num_csn[6]_i_146_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_147 
       (.I0(\register_reg[11]_10 [2]),
        .I1(\register_reg[10]_9 [2]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [2]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [2]),
        .O(\num_csn[6]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_148 
       (.I0(\register_reg[15]_14 [2]),
        .I1(\register_reg[14]_13 [2]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [2]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [2]),
        .O(\num_csn[6]_i_148_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_149 
       (.I0(\register_reg[3]_2 [2]),
        .I1(\register_reg[2]_1 [2]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [2]),
        .O(\num_csn[6]_i_149_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_15 
       (.I0(dina[3]),
        .I1(chip_debug_out2[3]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [3]),
        .I4(led_OBUF[5]),
        .I5(Q[3]),
        .O(\num_csn[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_150 
       (.I0(\register_reg[7]_6 [2]),
        .I1(\register_reg[6]_5 [2]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [2]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [2]),
        .O(\num_csn[6]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_151 
       (.I0(\register_reg[27]_26 [1]),
        .I1(\register_reg[26]_25 [1]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [1]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [1]),
        .O(\num_csn[6]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_152 
       (.I0(\register_reg[31]_30 [1]),
        .I1(\register_reg[30]_29 [1]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [1]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [1]),
        .O(\num_csn[6]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_153 
       (.I0(\register_reg[19]_18 [1]),
        .I1(\register_reg[18]_17 [1]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [1]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [1]),
        .O(\num_csn[6]_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_154 
       (.I0(\register_reg[23]_22 [1]),
        .I1(\register_reg[22]_21 [1]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [1]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [1]),
        .O(\num_csn[6]_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_155 
       (.I0(\register_reg[11]_10 [1]),
        .I1(\register_reg[10]_9 [1]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [1]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [1]),
        .O(\num_csn[6]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_156 
       (.I0(\register_reg[15]_14 [1]),
        .I1(\register_reg[14]_13 [1]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [1]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [1]),
        .O(\num_csn[6]_i_156_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_157 
       (.I0(\register_reg[3]_2 [1]),
        .I1(\register_reg[2]_1 [1]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [1]),
        .O(\num_csn[6]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_158 
       (.I0(\register_reg[7]_6 [1]),
        .I1(\register_reg[6]_5 [1]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [1]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [1]),
        .O(\num_csn[6]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_161 
       (.I0(\num_csn_reg[6]_i_242_n_0 ),
        .I1(\num_csn_reg[6]_i_243_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_244_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_245_n_0 ),
        .O(chip_debug_out2[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_17 
       (.I0(dina[0]),
        .I1(chip_debug_out2[0]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [0]),
        .I4(led_OBUF[5]),
        .I5(Q[0]),
        .O(\num_csn[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_19 
       (.I0(dina[2]),
        .I1(chip_debug_out2[2]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [2]),
        .I4(led_OBUF[5]),
        .I5(Q[2]),
        .O(\num_csn[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_2 
       (.I0(\num_csn_reg[6]_i_5_n_0 ),
        .I1(\num_csn_reg[6]_i_6_n_0 ),
        .I2(\num_csn_reg[6]_i_7_n_0 ),
        .I3(\num_csn_reg[6]_i_8_n_0 ),
        .I4(debug_reg),
        .O(\num_csn[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_21 
       (.I0(dina[1]),
        .I1(chip_debug_out2[1]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [1]),
        .I4(led_OBUF[5]),
        .I5(Q[1]),
        .O(\num_csn[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_22 
       (.I0(\num_csn[6]_i_42_n_0 ),
        .I1(\num_csn_reg[6]_i_43_n_0 ),
        .I2(\num_csn[6]_i_44_n_0 ),
        .I3(\curpc_reg[17]_1 ),
        .I4(debug_reg),
        .O(in5[6]));
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_23 
       (.I0(\num_csn[6]_i_46_n_0 ),
        .I1(\num_csn[6]_i_47_n_0 ),
        .I2(\curpc_reg[22]_1 ),
        .I3(\num_csn[6]_i_49_n_0 ),
        .I4(debug_reg),
        .O(in6[6]));
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_24 
       (.I0(\num_csn_reg[6]_0 ),
        .I1(\curpc_reg[24]_1 ),
        .I2(\curpc_reg[26]_1 ),
        .I3(\num_csn_reg[6]_1 ),
        .I4(debug_reg),
        .O(in7[6]));
  LUT5 #(
    .INIT(32'h4005FFFF)) 
    \num_csn[6]_i_25 
       (.I0(\num_csn_reg[6] [1]),
        .I1(\num_csn_reg[6] [0]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(debug_reg),
        .O(in8));
  LUT6 #(
    .INIT(64'hAAFFCC00AA00F000)) 
    \num_csn[6]_i_28 
       (.I0(\num_csn[6]_i_62_n_0 ),
        .I1(chip_debug_out1[3]),
        .I2(Q[14]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00CC00F000)) 
    \num_csn[6]_i_29 
       (.I0(\num_csn[6]_i_63_n_0 ),
        .I1(chip_debug_out1[2]),
        .I2(Q[13]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[5]),
        .I5(led_OBUF[6]),
        .O(\num_csn[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_302 
       (.I0(\register_reg[27]_26 [15]),
        .I1(\register_reg[26]_25 [15]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [15]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [15]),
        .O(\num_csn[6]_i_302_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_303 
       (.I0(\register_reg[31]_30 [15]),
        .I1(\register_reg[30]_29 [15]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [15]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [15]),
        .O(\num_csn[6]_i_303_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_304 
       (.I0(\register_reg[19]_18 [15]),
        .I1(\register_reg[18]_17 [15]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [15]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [15]),
        .O(\num_csn[6]_i_304_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_305 
       (.I0(\register_reg[23]_22 [15]),
        .I1(\register_reg[22]_21 [15]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [15]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [15]),
        .O(\num_csn[6]_i_305_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_306 
       (.I0(\register_reg[11]_10 [15]),
        .I1(\register_reg[10]_9 [15]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [15]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [15]),
        .O(\num_csn[6]_i_306_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_307 
       (.I0(\register_reg[15]_14 [15]),
        .I1(\register_reg[14]_13 [15]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [15]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [15]),
        .O(\num_csn[6]_i_307_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_308 
       (.I0(\register_reg[3]_2 [15]),
        .I1(\register_reg[2]_1 [15]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [15]),
        .O(\num_csn[6]_i_308_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_309 
       (.I0(\register_reg[7]_6 [15]),
        .I1(\register_reg[6]_5 [15]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [15]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [15]),
        .O(\num_csn[6]_i_309_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_310 
       (.I0(\register_reg[27]_26 [12]),
        .I1(\register_reg[26]_25 [12]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [12]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [12]),
        .O(\num_csn[6]_i_310_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_311 
       (.I0(\register_reg[31]_30 [12]),
        .I1(\register_reg[30]_29 [12]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [12]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [12]),
        .O(\num_csn[6]_i_311_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_312 
       (.I0(\register_reg[19]_18 [12]),
        .I1(\register_reg[18]_17 [12]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [12]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [12]),
        .O(\num_csn[6]_i_312_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_313 
       (.I0(\register_reg[23]_22 [12]),
        .I1(\register_reg[22]_21 [12]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [12]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [12]),
        .O(\num_csn[6]_i_313_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_314 
       (.I0(\register_reg[11]_10 [12]),
        .I1(\register_reg[10]_9 [12]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [12]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [12]),
        .O(\num_csn[6]_i_314_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_315 
       (.I0(\register_reg[15]_14 [12]),
        .I1(\register_reg[14]_13 [12]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [12]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [12]),
        .O(\num_csn[6]_i_315_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_316 
       (.I0(\register_reg[3]_2 [12]),
        .I1(\register_reg[2]_1 [12]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [12]),
        .O(\num_csn[6]_i_316_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_317 
       (.I0(\register_reg[7]_6 [12]),
        .I1(\register_reg[6]_5 [12]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [12]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [12]),
        .O(\num_csn[6]_i_317_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_318 
       (.I0(\register_reg[19]_18 [14]),
        .I1(\register_reg[18]_17 [14]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [14]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [14]),
        .O(\num_csn[6]_i_318_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_319 
       (.I0(\register_reg[23]_22 [14]),
        .I1(\register_reg[22]_21 [14]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [14]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [14]),
        .O(\num_csn[6]_i_319_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_320 
       (.I0(\register_reg[27]_26 [14]),
        .I1(\register_reg[26]_25 [14]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [14]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [14]),
        .O(\num_csn[6]_i_320_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_321 
       (.I0(\register_reg[31]_30 [14]),
        .I1(\register_reg[30]_29 [14]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [14]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [14]),
        .O(\num_csn[6]_i_321_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_322 
       (.I0(\register_reg[3]_2 [14]),
        .I1(\register_reg[2]_1 [14]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [14]),
        .O(\num_csn[6]_i_322_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_323 
       (.I0(\register_reg[7]_6 [14]),
        .I1(\register_reg[6]_5 [14]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [14]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [14]),
        .O(\num_csn[6]_i_323_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_324 
       (.I0(\register_reg[11]_10 [14]),
        .I1(\register_reg[10]_9 [14]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [14]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [14]),
        .O(\num_csn[6]_i_324_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_325 
       (.I0(\register_reg[15]_14 [14]),
        .I1(\register_reg[14]_13 [14]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [14]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [14]),
        .O(\num_csn[6]_i_325_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_326 
       (.I0(\register_reg[19]_18 [13]),
        .I1(\register_reg[18]_17 [13]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [13]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [13]),
        .O(\num_csn[6]_i_326_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_327 
       (.I0(\register_reg[23]_22 [13]),
        .I1(\register_reg[22]_21 [13]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [13]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [13]),
        .O(\num_csn[6]_i_327_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_328 
       (.I0(\register_reg[27]_26 [13]),
        .I1(\register_reg[26]_25 [13]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [13]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [13]),
        .O(\num_csn[6]_i_328_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_329 
       (.I0(\register_reg[31]_30 [13]),
        .I1(\register_reg[30]_29 [13]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [13]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [13]),
        .O(\num_csn[6]_i_329_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_330 
       (.I0(\register_reg[3]_2 [13]),
        .I1(\register_reg[2]_1 [13]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [13]),
        .O(\num_csn[6]_i_330_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_331 
       (.I0(\register_reg[7]_6 [13]),
        .I1(\register_reg[6]_5 [13]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [13]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [13]),
        .O(\num_csn[6]_i_331_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_332 
       (.I0(\register_reg[11]_10 [13]),
        .I1(\register_reg[10]_9 [13]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [13]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [13]),
        .O(\num_csn[6]_i_332_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_333 
       (.I0(\register_reg[15]_14 [13]),
        .I1(\register_reg[14]_13 [13]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [13]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [13]),
        .O(\num_csn[6]_i_333_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_334 
       (.I0(\register_reg[27]_26 [11]),
        .I1(\register_reg[26]_25 [11]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [11]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [11]),
        .O(\num_csn[6]_i_334_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_335 
       (.I0(\register_reg[31]_30 [11]),
        .I1(\register_reg[30]_29 [11]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [11]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [11]),
        .O(\num_csn[6]_i_335_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_336 
       (.I0(\register_reg[19]_18 [11]),
        .I1(\register_reg[18]_17 [11]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [11]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [11]),
        .O(\num_csn[6]_i_336_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_337 
       (.I0(\register_reg[23]_22 [11]),
        .I1(\register_reg[22]_21 [11]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [11]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [11]),
        .O(\num_csn[6]_i_337_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_338 
       (.I0(\register_reg[11]_10 [11]),
        .I1(\register_reg[10]_9 [11]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [11]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [11]),
        .O(\num_csn[6]_i_338_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_339 
       (.I0(\register_reg[15]_14 [11]),
        .I1(\register_reg[14]_13 [11]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [11]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [11]),
        .O(\num_csn[6]_i_339_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_340 
       (.I0(\register_reg[3]_2 [11]),
        .I1(\register_reg[2]_1 [11]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [11]),
        .O(\num_csn[6]_i_340_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_341 
       (.I0(\register_reg[7]_6 [11]),
        .I1(\register_reg[6]_5 [11]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [11]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [11]),
        .O(\num_csn[6]_i_341_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_342 
       (.I0(\register_reg[27]_26 [8]),
        .I1(\register_reg[26]_25 [8]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [8]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [8]),
        .O(\num_csn[6]_i_342_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_343 
       (.I0(\register_reg[31]_30 [8]),
        .I1(\register_reg[30]_29 [8]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [8]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [8]),
        .O(\num_csn[6]_i_343_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_344 
       (.I0(\register_reg[19]_18 [8]),
        .I1(\register_reg[18]_17 [8]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [8]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [8]),
        .O(\num_csn[6]_i_344_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_345 
       (.I0(\register_reg[23]_22 [8]),
        .I1(\register_reg[22]_21 [8]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [8]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [8]),
        .O(\num_csn[6]_i_345_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_346 
       (.I0(\register_reg[11]_10 [8]),
        .I1(\register_reg[10]_9 [8]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [8]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [8]),
        .O(\num_csn[6]_i_346_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_347 
       (.I0(\register_reg[15]_14 [8]),
        .I1(\register_reg[14]_13 [8]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [8]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [8]),
        .O(\num_csn[6]_i_347_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_348 
       (.I0(\register_reg[3]_2 [8]),
        .I1(\register_reg[2]_1 [8]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [8]),
        .O(\num_csn[6]_i_348_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_349 
       (.I0(\register_reg[7]_6 [8]),
        .I1(\register_reg[6]_5 [8]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [8]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [8]),
        .O(\num_csn[6]_i_349_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_350 
       (.I0(\register_reg[27]_26 [10]),
        .I1(\register_reg[26]_25 [10]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [10]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [10]),
        .O(\num_csn[6]_i_350_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_351 
       (.I0(\register_reg[31]_30 [10]),
        .I1(\register_reg[30]_29 [10]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [10]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [10]),
        .O(\num_csn[6]_i_351_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_352 
       (.I0(\register_reg[19]_18 [10]),
        .I1(\register_reg[18]_17 [10]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [10]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [10]),
        .O(\num_csn[6]_i_352_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_353 
       (.I0(\register_reg[23]_22 [10]),
        .I1(\register_reg[22]_21 [10]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [10]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [10]),
        .O(\num_csn[6]_i_353_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_354 
       (.I0(\register_reg[11]_10 [10]),
        .I1(\register_reg[10]_9 [10]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [10]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [10]),
        .O(\num_csn[6]_i_354_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_355 
       (.I0(\register_reg[15]_14 [10]),
        .I1(\register_reg[14]_13 [10]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [10]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [10]),
        .O(\num_csn[6]_i_355_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_356 
       (.I0(\register_reg[3]_2 [10]),
        .I1(\register_reg[2]_1 [10]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [10]),
        .O(\num_csn[6]_i_356_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_357 
       (.I0(\register_reg[7]_6 [10]),
        .I1(\register_reg[6]_5 [10]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [10]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [10]),
        .O(\num_csn[6]_i_357_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_358 
       (.I0(\register_reg[27]_26 [9]),
        .I1(\register_reg[26]_25 [9]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [9]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [9]),
        .O(\num_csn[6]_i_358_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_359 
       (.I0(\register_reg[31]_30 [9]),
        .I1(\register_reg[30]_29 [9]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [9]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [9]),
        .O(\num_csn[6]_i_359_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_360 
       (.I0(\register_reg[19]_18 [9]),
        .I1(\register_reg[18]_17 [9]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [9]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [9]),
        .O(\num_csn[6]_i_360_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_361 
       (.I0(\register_reg[23]_22 [9]),
        .I1(\register_reg[22]_21 [9]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [9]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [9]),
        .O(\num_csn[6]_i_361_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_362 
       (.I0(\register_reg[11]_10 [9]),
        .I1(\register_reg[10]_9 [9]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [9]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [9]),
        .O(\num_csn[6]_i_362_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_363 
       (.I0(\register_reg[15]_14 [9]),
        .I1(\register_reg[14]_13 [9]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [9]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [9]),
        .O(\num_csn[6]_i_363_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_364 
       (.I0(\register_reg[3]_2 [9]),
        .I1(\register_reg[2]_1 [9]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [9]),
        .O(\num_csn[6]_i_364_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_365 
       (.I0(\register_reg[7]_6 [9]),
        .I1(\register_reg[6]_5 [9]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [9]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [9]),
        .O(\num_csn[6]_i_365_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_366 
       (.I0(\register_reg[27]_26 [7]),
        .I1(\register_reg[26]_25 [7]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [7]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [7]),
        .O(\num_csn[6]_i_366_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_367 
       (.I0(\register_reg[31]_30 [7]),
        .I1(\register_reg[30]_29 [7]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [7]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [7]),
        .O(\num_csn[6]_i_367_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_368 
       (.I0(\register_reg[19]_18 [7]),
        .I1(\register_reg[18]_17 [7]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [7]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [7]),
        .O(\num_csn[6]_i_368_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_369 
       (.I0(\register_reg[23]_22 [7]),
        .I1(\register_reg[22]_21 [7]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [7]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [7]),
        .O(\num_csn[6]_i_369_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_370 
       (.I0(\register_reg[11]_10 [7]),
        .I1(\register_reg[10]_9 [7]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [7]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [7]),
        .O(\num_csn[6]_i_370_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_371 
       (.I0(\register_reg[15]_14 [7]),
        .I1(\register_reg[14]_13 [7]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [7]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [7]),
        .O(\num_csn[6]_i_371_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_372 
       (.I0(\register_reg[3]_2 [7]),
        .I1(\register_reg[2]_1 [7]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [7]),
        .O(\num_csn[6]_i_372_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_373 
       (.I0(\register_reg[7]_6 [7]),
        .I1(\register_reg[6]_5 [7]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [7]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [7]),
        .O(\num_csn[6]_i_373_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_374 
       (.I0(\register_reg[27]_26 [4]),
        .I1(\register_reg[26]_25 [4]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [4]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [4]),
        .O(\num_csn[6]_i_374_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_375 
       (.I0(\register_reg[31]_30 [4]),
        .I1(\register_reg[30]_29 [4]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [4]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [4]),
        .O(\num_csn[6]_i_375_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_376 
       (.I0(\register_reg[19]_18 [4]),
        .I1(\register_reg[18]_17 [4]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [4]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [4]),
        .O(\num_csn[6]_i_376_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_377 
       (.I0(\register_reg[23]_22 [4]),
        .I1(\register_reg[22]_21 [4]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [4]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [4]),
        .O(\num_csn[6]_i_377_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_378 
       (.I0(\register_reg[11]_10 [4]),
        .I1(\register_reg[10]_9 [4]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [4]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [4]),
        .O(\num_csn[6]_i_378_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_379 
       (.I0(\register_reg[15]_14 [4]),
        .I1(\register_reg[14]_13 [4]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [4]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [4]),
        .O(\num_csn[6]_i_379_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_38 
       (.I0(\num_csn_reg[6]_i_80_n_0 ),
        .I1(\num_csn_reg[6]_i_81_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_82_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_83_n_0 ),
        .O(chip_debug_out2[3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_380 
       (.I0(\register_reg[3]_2 [4]),
        .I1(\register_reg[2]_1 [4]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [4]),
        .O(\num_csn[6]_i_380_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_381 
       (.I0(\register_reg[7]_6 [4]),
        .I1(\register_reg[6]_5 [4]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [4]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [4]),
        .O(\num_csn[6]_i_381_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_382 
       (.I0(\register_reg[27]_26 [6]),
        .I1(\register_reg[26]_25 [6]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [6]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [6]),
        .O(\num_csn[6]_i_382_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_383 
       (.I0(\register_reg[31]_30 [6]),
        .I1(\register_reg[30]_29 [6]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [6]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [6]),
        .O(\num_csn[6]_i_383_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_384 
       (.I0(\register_reg[19]_18 [6]),
        .I1(\register_reg[18]_17 [6]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [6]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [6]),
        .O(\num_csn[6]_i_384_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_385 
       (.I0(\register_reg[23]_22 [6]),
        .I1(\register_reg[22]_21 [6]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [6]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [6]),
        .O(\num_csn[6]_i_385_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_386 
       (.I0(\register_reg[11]_10 [6]),
        .I1(\register_reg[10]_9 [6]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [6]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [6]),
        .O(\num_csn[6]_i_386_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_387 
       (.I0(\register_reg[15]_14 [6]),
        .I1(\register_reg[14]_13 [6]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [6]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [6]),
        .O(\num_csn[6]_i_387_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_388 
       (.I0(\register_reg[3]_2 [6]),
        .I1(\register_reg[2]_1 [6]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [6]),
        .O(\num_csn[6]_i_388_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_389 
       (.I0(\register_reg[7]_6 [6]),
        .I1(\register_reg[6]_5 [6]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [6]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [6]),
        .O(\num_csn[6]_i_389_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_39 
       (.I0(\num_csn_reg[6]_i_84_n_0 ),
        .I1(\num_csn_reg[6]_i_85_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_86_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_87_n_0 ),
        .O(chip_debug_out2[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_390 
       (.I0(\register_reg[27]_26 [5]),
        .I1(\register_reg[26]_25 [5]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [5]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [5]),
        .O(\num_csn[6]_i_390_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_391 
       (.I0(\register_reg[31]_30 [5]),
        .I1(\register_reg[30]_29 [5]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [5]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [5]),
        .O(\num_csn[6]_i_391_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_392 
       (.I0(\register_reg[19]_18 [5]),
        .I1(\register_reg[18]_17 [5]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [5]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [5]),
        .O(\num_csn[6]_i_392_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_393 
       (.I0(\register_reg[23]_22 [5]),
        .I1(\register_reg[22]_21 [5]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [5]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [5]),
        .O(\num_csn[6]_i_393_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_394 
       (.I0(\register_reg[11]_10 [5]),
        .I1(\register_reg[10]_9 [5]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [5]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [5]),
        .O(\num_csn[6]_i_394_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_395 
       (.I0(\register_reg[15]_14 [5]),
        .I1(\register_reg[14]_13 [5]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [5]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [5]),
        .O(\num_csn[6]_i_395_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_396 
       (.I0(\register_reg[3]_2 [5]),
        .I1(\register_reg[2]_1 [5]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [5]),
        .O(\num_csn[6]_i_396_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_397 
       (.I0(\register_reg[7]_6 [5]),
        .I1(\register_reg[6]_5 [5]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [5]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [5]),
        .O(\num_csn[6]_i_397_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_398 
       (.I0(\register_reg[19]_18 [19]),
        .I1(\register_reg[18]_17 [19]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [19]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [19]),
        .O(\num_csn[6]_i_398_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_399 
       (.I0(\register_reg[23]_22 [19]),
        .I1(\register_reg[22]_21 [19]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [19]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [19]),
        .O(\num_csn[6]_i_399_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_4 
       (.I0(in4[6]),
        .I1(in3[6]),
        .I2(out[1]),
        .I3(in2[6]),
        .I4(out[0]),
        .I5(\num_csn[6]_i_2_n_0 ),
        .O(\num_csn[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_40 
       (.I0(\num_csn_reg[6]_i_88_n_0 ),
        .I1(\num_csn_reg[6]_i_89_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_90_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_91_n_0 ),
        .O(chip_debug_out2[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_400 
       (.I0(\register_reg[27]_26 [19]),
        .I1(\register_reg[26]_25 [19]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [19]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [19]),
        .O(\num_csn[6]_i_400_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_401 
       (.I0(\register_reg[31]_30 [19]),
        .I1(\register_reg[30]_29 [19]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [19]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [19]),
        .O(\num_csn[6]_i_401_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_402 
       (.I0(\register_reg[3]_2 [19]),
        .I1(\register_reg[2]_1 [19]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [19]),
        .O(\num_csn[6]_i_402_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_403 
       (.I0(\register_reg[7]_6 [19]),
        .I1(\register_reg[6]_5 [19]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [19]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [19]),
        .O(\num_csn[6]_i_403_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_404 
       (.I0(\register_reg[11]_10 [19]),
        .I1(\register_reg[10]_9 [19]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [19]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [19]),
        .O(\num_csn[6]_i_404_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_405 
       (.I0(\register_reg[15]_14 [19]),
        .I1(\register_reg[14]_13 [19]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [19]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [19]),
        .O(\num_csn[6]_i_405_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_406 
       (.I0(\register_reg[27]_26 [16]),
        .I1(\register_reg[26]_25 [16]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [16]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [16]),
        .O(\num_csn[6]_i_406_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_407 
       (.I0(\register_reg[31]_30 [16]),
        .I1(\register_reg[30]_29 [16]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [16]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [16]),
        .O(\num_csn[6]_i_407_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_408 
       (.I0(\register_reg[19]_18 [16]),
        .I1(\register_reg[18]_17 [16]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [16]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [16]),
        .O(\num_csn[6]_i_408_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_409 
       (.I0(\register_reg[23]_22 [16]),
        .I1(\register_reg[22]_21 [16]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [16]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [16]),
        .O(\num_csn[6]_i_409_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_41 
       (.I0(\num_csn_reg[6]_i_92_n_0 ),
        .I1(\num_csn_reg[6]_i_93_n_0 ),
        .I2(led_OBUF[4]),
        .I3(\num_csn_reg[6]_i_94_n_0 ),
        .I4(led_OBUF[3]),
        .I5(\num_csn_reg[6]_i_95_n_0 ),
        .O(chip_debug_out2[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_410 
       (.I0(\register_reg[11]_10 [16]),
        .I1(\register_reg[10]_9 [16]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [16]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [16]),
        .O(\num_csn[6]_i_410_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_411 
       (.I0(\register_reg[15]_14 [16]),
        .I1(\register_reg[14]_13 [16]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [16]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [16]),
        .O(\num_csn[6]_i_411_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_412 
       (.I0(\register_reg[3]_2 [16]),
        .I1(\register_reg[2]_1 [16]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [16]),
        .O(\num_csn[6]_i_412_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_413 
       (.I0(\register_reg[7]_6 [16]),
        .I1(\register_reg[6]_5 [16]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [16]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [16]),
        .O(\num_csn[6]_i_413_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_414 
       (.I0(\register_reg[19]_18 [18]),
        .I1(\register_reg[18]_17 [18]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [18]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [18]),
        .O(\num_csn[6]_i_414_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_415 
       (.I0(\register_reg[23]_22 [18]),
        .I1(\register_reg[22]_21 [18]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [18]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [18]),
        .O(\num_csn[6]_i_415_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_416 
       (.I0(\register_reg[27]_26 [18]),
        .I1(\register_reg[26]_25 [18]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [18]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [18]),
        .O(\num_csn[6]_i_416_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_417 
       (.I0(\register_reg[31]_30 [18]),
        .I1(\register_reg[30]_29 [18]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [18]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [18]),
        .O(\num_csn[6]_i_417_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_418 
       (.I0(\register_reg[3]_2 [18]),
        .I1(\register_reg[2]_1 [18]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [18]),
        .O(\num_csn[6]_i_418_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_419 
       (.I0(\register_reg[7]_6 [18]),
        .I1(\register_reg[6]_5 [18]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [18]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [18]),
        .O(\num_csn[6]_i_419_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00AA00F0FF)) 
    \num_csn[6]_i_42 
       (.I0(\num_csn[6]_i_96_n_0 ),
        .I1(chip_debug_out1[7]),
        .I2(Q[18]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_420 
       (.I0(\register_reg[11]_10 [18]),
        .I1(\register_reg[10]_9 [18]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [18]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [18]),
        .O(\num_csn[6]_i_420_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_421 
       (.I0(\register_reg[15]_14 [18]),
        .I1(\register_reg[14]_13 [18]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [18]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [18]),
        .O(\num_csn[6]_i_421_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_422 
       (.I0(\register_reg[19]_18 [17]),
        .I1(\register_reg[18]_17 [17]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [17]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [17]),
        .O(\num_csn[6]_i_422_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_423 
       (.I0(\register_reg[23]_22 [17]),
        .I1(\register_reg[22]_21 [17]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [17]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [17]),
        .O(\num_csn[6]_i_423_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_424 
       (.I0(\register_reg[27]_26 [17]),
        .I1(\register_reg[26]_25 [17]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [17]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [17]),
        .O(\num_csn[6]_i_424_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_425 
       (.I0(\register_reg[31]_30 [17]),
        .I1(\register_reg[30]_29 [17]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [17]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [17]),
        .O(\num_csn[6]_i_425_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_426 
       (.I0(\register_reg[3]_2 [17]),
        .I1(\register_reg[2]_1 [17]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [17]),
        .O(\num_csn[6]_i_426_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_427 
       (.I0(\register_reg[7]_6 [17]),
        .I1(\register_reg[6]_5 [17]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [17]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [17]),
        .O(\num_csn[6]_i_427_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_428 
       (.I0(\register_reg[11]_10 [17]),
        .I1(\register_reg[10]_9 [17]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [17]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [17]),
        .O(\num_csn[6]_i_428_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_429 
       (.I0(\register_reg[15]_14 [17]),
        .I1(\register_reg[14]_13 [17]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [17]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [17]),
        .O(\num_csn[6]_i_429_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_430 
       (.I0(\register_reg[19]_18 [23]),
        .I1(\register_reg[18]_17 [23]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [23]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [23]),
        .O(\num_csn[6]_i_430_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_431 
       (.I0(\register_reg[23]_22 [23]),
        .I1(\register_reg[22]_21 [23]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [23]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [23]),
        .O(\num_csn[6]_i_431_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_432 
       (.I0(\register_reg[27]_26 [23]),
        .I1(\register_reg[26]_25 [23]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [23]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [23]),
        .O(\num_csn[6]_i_432_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_433 
       (.I0(\register_reg[31]_30 [23]),
        .I1(\register_reg[30]_29 [23]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [23]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [23]),
        .O(\num_csn[6]_i_433_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_434 
       (.I0(\register_reg[3]_2 [23]),
        .I1(\register_reg[2]_1 [23]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [23]),
        .O(\num_csn[6]_i_434_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_435 
       (.I0(\register_reg[7]_6 [23]),
        .I1(\register_reg[6]_5 [23]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [23]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [23]),
        .O(\num_csn[6]_i_435_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_436 
       (.I0(\register_reg[11]_10 [23]),
        .I1(\register_reg[10]_9 [23]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [23]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [23]),
        .O(\num_csn[6]_i_436_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_437 
       (.I0(\register_reg[15]_14 [23]),
        .I1(\register_reg[14]_13 [23]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [23]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [23]),
        .O(\num_csn[6]_i_437_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_438 
       (.I0(\register_reg[19]_18 [20]),
        .I1(\register_reg[18]_17 [20]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [20]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [20]),
        .O(\num_csn[6]_i_438_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_439 
       (.I0(\register_reg[23]_22 [20]),
        .I1(\register_reg[22]_21 [20]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [20]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [20]),
        .O(\num_csn[6]_i_439_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFCC00AA00F000)) 
    \num_csn[6]_i_44 
       (.I0(\num_csn[6]_i_99_n_0 ),
        .I1(chip_debug_out1[6]),
        .I2(Q[17]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn[6]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_440 
       (.I0(\register_reg[27]_26 [20]),
        .I1(\register_reg[26]_25 [20]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [20]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [20]),
        .O(\num_csn[6]_i_440_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_441 
       (.I0(\register_reg[31]_30 [20]),
        .I1(\register_reg[30]_29 [20]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [20]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [20]),
        .O(\num_csn[6]_i_441_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_442 
       (.I0(\register_reg[3]_2 [20]),
        .I1(\register_reg[2]_1 [20]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [20]),
        .O(\num_csn[6]_i_442_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_443 
       (.I0(\register_reg[7]_6 [20]),
        .I1(\register_reg[6]_5 [20]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [20]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [20]),
        .O(\num_csn[6]_i_443_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_444 
       (.I0(\register_reg[11]_10 [20]),
        .I1(\register_reg[10]_9 [20]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [20]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [20]),
        .O(\num_csn[6]_i_444_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_445 
       (.I0(\register_reg[15]_14 [20]),
        .I1(\register_reg[14]_13 [20]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [20]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [20]),
        .O(\num_csn[6]_i_445_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_446 
       (.I0(\register_reg[19]_18 [22]),
        .I1(\register_reg[18]_17 [22]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [22]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [22]),
        .O(\num_csn[6]_i_446_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_447 
       (.I0(\register_reg[23]_22 [22]),
        .I1(\register_reg[22]_21 [22]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [22]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [22]),
        .O(\num_csn[6]_i_447_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_448 
       (.I0(\register_reg[27]_26 [22]),
        .I1(\register_reg[26]_25 [22]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [22]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [22]),
        .O(\num_csn[6]_i_448_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_449 
       (.I0(\register_reg[31]_30 [22]),
        .I1(\register_reg[30]_29 [22]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [22]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [22]),
        .O(\num_csn[6]_i_449_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_450 
       (.I0(\register_reg[3]_2 [22]),
        .I1(\register_reg[2]_1 [22]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [22]),
        .O(\num_csn[6]_i_450_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_451 
       (.I0(\register_reg[7]_6 [22]),
        .I1(\register_reg[6]_5 [22]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [22]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [22]),
        .O(\num_csn[6]_i_451_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_452 
       (.I0(\register_reg[11]_10 [22]),
        .I1(\register_reg[10]_9 [22]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [22]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [22]),
        .O(\num_csn[6]_i_452_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_453 
       (.I0(\register_reg[15]_14 [22]),
        .I1(\register_reg[14]_13 [22]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [22]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [22]),
        .O(\num_csn[6]_i_453_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_454 
       (.I0(\register_reg[19]_18 [21]),
        .I1(\register_reg[18]_17 [21]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [21]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [21]),
        .O(\num_csn[6]_i_454_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_455 
       (.I0(\register_reg[23]_22 [21]),
        .I1(\register_reg[22]_21 [21]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [21]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [21]),
        .O(\num_csn[6]_i_455_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_456 
       (.I0(\register_reg[27]_26 [21]),
        .I1(\register_reg[26]_25 [21]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [21]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [21]),
        .O(\num_csn[6]_i_456_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_457 
       (.I0(\register_reg[31]_30 [21]),
        .I1(\register_reg[30]_29 [21]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [21]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [21]),
        .O(\num_csn[6]_i_457_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_458 
       (.I0(\register_reg[3]_2 [21]),
        .I1(\register_reg[2]_1 [21]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [21]),
        .O(\num_csn[6]_i_458_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_459 
       (.I0(\register_reg[7]_6 [21]),
        .I1(\register_reg[6]_5 [21]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [21]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [21]),
        .O(\num_csn[6]_i_459_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00AA00F0FF)) 
    \num_csn[6]_i_46 
       (.I0(\num_csn[6]_i_101_n_0 ),
        .I1(chip_debug_out1[10]),
        .I2(Q[21]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_460 
       (.I0(\register_reg[11]_10 [21]),
        .I1(\register_reg[10]_9 [21]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [21]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [21]),
        .O(\num_csn[6]_i_460_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_461 
       (.I0(\register_reg[15]_14 [21]),
        .I1(\register_reg[14]_13 [21]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [21]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [21]),
        .O(\num_csn[6]_i_461_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_462 
       (.I0(\register_reg[19]_18 [27]),
        .I1(\register_reg[18]_17 [27]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [27]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [27]),
        .O(\num_csn[6]_i_462_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_463 
       (.I0(\register_reg[23]_22 [27]),
        .I1(\register_reg[22]_21 [27]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [27]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [27]),
        .O(\num_csn[6]_i_463_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_464 
       (.I0(\register_reg[27]_26 [27]),
        .I1(\register_reg[26]_25 [27]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [27]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [27]),
        .O(\num_csn[6]_i_464_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_465 
       (.I0(\register_reg[31]_30 [27]),
        .I1(\register_reg[30]_29 [27]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [27]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [27]),
        .O(\num_csn[6]_i_465_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_466 
       (.I0(\register_reg[3]_2 [27]),
        .I1(\register_reg[2]_1 [27]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [27]),
        .O(\num_csn[6]_i_466_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_467 
       (.I0(\register_reg[7]_6 [27]),
        .I1(\register_reg[6]_5 [27]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [27]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [27]),
        .O(\num_csn[6]_i_467_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_468 
       (.I0(\register_reg[11]_10 [27]),
        .I1(\register_reg[10]_9 [27]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [27]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [27]),
        .O(\num_csn[6]_i_468_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_469 
       (.I0(\register_reg[15]_14 [27]),
        .I1(\register_reg[14]_13 [27]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [27]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [27]),
        .O(\num_csn[6]_i_469_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFCC00AA00F000)) 
    \num_csn[6]_i_47 
       (.I0(\num_csn[6]_i_102_n_0 ),
        .I1(chip_debug_out1[8]),
        .I2(Q[19]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_470 
       (.I0(\register_reg[19]_18 [24]),
        .I1(\register_reg[18]_17 [24]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [24]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [24]),
        .O(\num_csn[6]_i_470_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_471 
       (.I0(\register_reg[23]_22 [24]),
        .I1(\register_reg[22]_21 [24]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [24]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [24]),
        .O(\num_csn[6]_i_471_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_472 
       (.I0(\register_reg[27]_26 [24]),
        .I1(\register_reg[26]_25 [24]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [24]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [24]),
        .O(\num_csn[6]_i_472_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_473 
       (.I0(\register_reg[31]_30 [24]),
        .I1(\register_reg[30]_29 [24]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [24]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [24]),
        .O(\num_csn[6]_i_473_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_474 
       (.I0(\register_reg[3]_2 [24]),
        .I1(\register_reg[2]_1 [24]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [24]),
        .O(\num_csn[6]_i_474_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_475 
       (.I0(\register_reg[7]_6 [24]),
        .I1(\register_reg[6]_5 [24]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [24]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [24]),
        .O(\num_csn[6]_i_475_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_476 
       (.I0(\register_reg[11]_10 [24]),
        .I1(\register_reg[10]_9 [24]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [24]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [24]),
        .O(\num_csn[6]_i_476_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_477 
       (.I0(\register_reg[15]_14 [24]),
        .I1(\register_reg[14]_13 [24]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [24]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [24]),
        .O(\num_csn[6]_i_477_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_478 
       (.I0(\register_reg[19]_18 [26]),
        .I1(\register_reg[18]_17 [26]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [26]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [26]),
        .O(\num_csn[6]_i_478_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_479 
       (.I0(\register_reg[23]_22 [26]),
        .I1(\register_reg[22]_21 [26]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [26]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [26]),
        .O(\num_csn[6]_i_479_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_480 
       (.I0(\register_reg[27]_26 [26]),
        .I1(\register_reg[26]_25 [26]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [26]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [26]),
        .O(\num_csn[6]_i_480_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_481 
       (.I0(\register_reg[31]_30 [26]),
        .I1(\register_reg[30]_29 [26]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [26]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [26]),
        .O(\num_csn[6]_i_481_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_482 
       (.I0(\register_reg[3]_2 [26]),
        .I1(\register_reg[2]_1 [26]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [26]),
        .O(\num_csn[6]_i_482_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_483 
       (.I0(\register_reg[7]_6 [26]),
        .I1(\register_reg[6]_5 [26]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [26]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [26]),
        .O(\num_csn[6]_i_483_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_484 
       (.I0(\register_reg[11]_10 [26]),
        .I1(\register_reg[10]_9 [26]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [26]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [26]),
        .O(\num_csn[6]_i_484_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_485 
       (.I0(\register_reg[15]_14 [26]),
        .I1(\register_reg[14]_13 [26]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [26]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [26]),
        .O(\num_csn[6]_i_485_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_486 
       (.I0(\register_reg[19]_18 [25]),
        .I1(\register_reg[18]_17 [25]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [25]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [25]),
        .O(\num_csn[6]_i_486_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_487 
       (.I0(\register_reg[23]_22 [25]),
        .I1(\register_reg[22]_21 [25]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [25]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [25]),
        .O(\num_csn[6]_i_487_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_488 
       (.I0(\register_reg[27]_26 [25]),
        .I1(\register_reg[26]_25 [25]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [25]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [25]),
        .O(\num_csn[6]_i_488_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_489 
       (.I0(\register_reg[31]_30 [25]),
        .I1(\register_reg[30]_29 [25]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [25]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [25]),
        .O(\num_csn[6]_i_489_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFCC00AA00F000)) 
    \num_csn[6]_i_49 
       (.I0(\num_csn[6]_i_104_n_0 ),
        .I1(chip_debug_out1[9]),
        .I2(Q[20]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn[6]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_490 
       (.I0(\register_reg[3]_2 [25]),
        .I1(\register_reg[2]_1 [25]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [25]),
        .O(\num_csn[6]_i_490_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_491 
       (.I0(\register_reg[7]_6 [25]),
        .I1(\register_reg[6]_5 [25]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [25]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [25]),
        .O(\num_csn[6]_i_491_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_492 
       (.I0(\register_reg[11]_10 [25]),
        .I1(\register_reg[10]_9 [25]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [25]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [25]),
        .O(\num_csn[6]_i_492_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_493 
       (.I0(\register_reg[15]_14 [25]),
        .I1(\register_reg[14]_13 [25]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [25]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [25]),
        .O(\num_csn[6]_i_493_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_494 
       (.I0(\register_reg[19]_18 [31]),
        .I1(\register_reg[18]_17 [31]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [31]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [31]),
        .O(\num_csn[6]_i_494_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_495 
       (.I0(\register_reg[23]_22 [31]),
        .I1(\register_reg[22]_21 [31]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [31]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [31]),
        .O(\num_csn[6]_i_495_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_496 
       (.I0(\register_reg[27]_26 [31]),
        .I1(\register_reg[26]_25 [31]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [31]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [31]),
        .O(\num_csn[6]_i_496_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_497 
       (.I0(\register_reg[31]_30 [31]),
        .I1(\register_reg[30]_29 [31]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [31]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [31]),
        .O(\num_csn[6]_i_497_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_498 
       (.I0(\register_reg[3]_2 [31]),
        .I1(\register_reg[2]_1 [31]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [31]),
        .O(\num_csn[6]_i_498_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_499 
       (.I0(\register_reg[7]_6 [31]),
        .I1(\register_reg[6]_5 [31]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [31]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [31]),
        .O(\num_csn[6]_i_499_n_0 ));
  LUT6 #(
    .INIT(64'hAA00CC00AA00F0FF)) 
    \num_csn[6]_i_50 
       (.I0(\num_csn[6]_i_105_n_0 ),
        .I1(chip_debug_out1[12]),
        .I2(Q[23]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_500 
       (.I0(\register_reg[11]_10 [31]),
        .I1(\register_reg[10]_9 [31]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [31]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [31]),
        .O(\num_csn[6]_i_500_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_501 
       (.I0(\register_reg[15]_14 [31]),
        .I1(\register_reg[14]_13 [31]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [31]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [31]),
        .O(\num_csn[6]_i_501_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_502 
       (.I0(\register_reg[19]_18 [28]),
        .I1(\register_reg[18]_17 [28]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [28]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [28]),
        .O(\num_csn[6]_i_502_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_503 
       (.I0(\register_reg[23]_22 [28]),
        .I1(\register_reg[22]_21 [28]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [28]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [28]),
        .O(\num_csn[6]_i_503_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_504 
       (.I0(\register_reg[27]_26 [28]),
        .I1(\register_reg[26]_25 [28]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [28]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [28]),
        .O(\num_csn[6]_i_504_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_505 
       (.I0(\register_reg[31]_30 [28]),
        .I1(\register_reg[30]_29 [28]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [28]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [28]),
        .O(\num_csn[6]_i_505_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_506 
       (.I0(\register_reg[3]_2 [28]),
        .I1(\register_reg[2]_1 [28]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [28]),
        .O(\num_csn[6]_i_506_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_507 
       (.I0(\register_reg[7]_6 [28]),
        .I1(\register_reg[6]_5 [28]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [28]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [28]),
        .O(\num_csn[6]_i_507_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_508 
       (.I0(\register_reg[11]_10 [28]),
        .I1(\register_reg[10]_9 [28]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [28]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [28]),
        .O(\num_csn[6]_i_508_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_509 
       (.I0(\register_reg[15]_14 [28]),
        .I1(\register_reg[14]_13 [28]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [28]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [28]),
        .O(\num_csn[6]_i_509_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_510 
       (.I0(\register_reg[19]_18 [30]),
        .I1(\register_reg[18]_17 [30]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [30]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [30]),
        .O(\num_csn[6]_i_510_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_511 
       (.I0(\register_reg[23]_22 [30]),
        .I1(\register_reg[22]_21 [30]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [30]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [30]),
        .O(\num_csn[6]_i_511_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_512 
       (.I0(\register_reg[27]_26 [30]),
        .I1(\register_reg[26]_25 [30]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [30]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [30]),
        .O(\num_csn[6]_i_512_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_513 
       (.I0(\register_reg[31]_30 [30]),
        .I1(\register_reg[30]_29 [30]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [30]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [30]),
        .O(\num_csn[6]_i_513_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_514 
       (.I0(\register_reg[3]_2 [30]),
        .I1(\register_reg[2]_1 [30]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [30]),
        .O(\num_csn[6]_i_514_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_515 
       (.I0(\register_reg[7]_6 [30]),
        .I1(\register_reg[6]_5 [30]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [30]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [30]),
        .O(\num_csn[6]_i_515_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_516 
       (.I0(\register_reg[11]_10 [30]),
        .I1(\register_reg[10]_9 [30]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [30]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [30]),
        .O(\num_csn[6]_i_516_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_517 
       (.I0(\register_reg[15]_14 [30]),
        .I1(\register_reg[14]_13 [30]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [30]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [30]),
        .O(\num_csn[6]_i_517_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_518 
       (.I0(\register_reg[19]_18 [29]),
        .I1(\register_reg[18]_17 [29]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[17]_16 [29]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[16]_15 [29]),
        .O(\num_csn[6]_i_518_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_519 
       (.I0(\register_reg[23]_22 [29]),
        .I1(\register_reg[22]_21 [29]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[21]_20 [29]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[20]_19 [29]),
        .O(\num_csn[6]_i_519_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_520 
       (.I0(\register_reg[27]_26 [29]),
        .I1(\register_reg[26]_25 [29]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[25]_24 [29]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[24]_23 [29]),
        .O(\num_csn[6]_i_520_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_521 
       (.I0(\register_reg[31]_30 [29]),
        .I1(\register_reg[30]_29 [29]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[29]_28 [29]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[28]_27 [29]),
        .O(\num_csn[6]_i_521_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \num_csn[6]_i_522 
       (.I0(\register_reg[3]_2 [29]),
        .I1(\register_reg[2]_1 [29]),
        .I2(led_OBUF[1]),
        .I3(led_OBUF[0]),
        .I4(\register_reg[1]_0 [29]),
        .O(\num_csn[6]_i_522_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_523 
       (.I0(\register_reg[7]_6 [29]),
        .I1(\register_reg[6]_5 [29]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[5]_4 [29]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[4]_3 [29]),
        .O(\num_csn[6]_i_523_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_524 
       (.I0(\register_reg[11]_10 [29]),
        .I1(\register_reg[10]_9 [29]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[9]_8 [29]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[8]_7 [29]),
        .O(\num_csn[6]_i_524_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_525 
       (.I0(\register_reg[15]_14 [29]),
        .I1(\register_reg[14]_13 [29]),
        .I2(led_OBUF[1]),
        .I3(\register_reg[13]_12 [29]),
        .I4(led_OBUF[0]),
        .I5(\register_reg[12]_11 [29]),
        .O(\num_csn[6]_i_525_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFCC00AA00F000)) 
    \num_csn[6]_i_53 
       (.I0(\num_csn[6]_i_108_n_0 ),
        .I1(chip_debug_out1[11]),
        .I2(Q[22]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hAA00CC00AA00F0FF)) 
    \num_csn[6]_i_54 
       (.I0(\num_csn[6]_i_109_n_0 ),
        .I1(chip_debug_out1[14]),
        .I2(Q[25]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn_reg[6] [1]));
  LUT6 #(
    .INIT(64'hAAFFCC00AA00F000)) 
    \num_csn[6]_i_55 
       (.I0(\num_csn[6]_i_110_n_0 ),
        .I1(chip_debug_out1[13]),
        .I2(Q[24]),
        .I3(led_OBUF[7]),
        .I4(led_OBUF[6]),
        .I5(led_OBUF[5]),
        .O(\num_csn_reg[6] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_59 
       (.I0(dina[15]),
        .I1(chip_debug_out2[15]),
        .I2(led_OBUF[6]),
        .I3(chip_debug_out1[4]),
        .I4(led_OBUF[5]),
        .I5(Q[15]),
        .O(\num_csn[6]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_61 
       (.I0(dina[12]),
        .I1(chip_debug_out2[12]),
        .I2(led_OBUF[6]),
        .I3(chip_debug_out1[1]),
        .I4(led_OBUF[5]),
        .I5(Q[12]),
        .O(\num_csn[6]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_62 
       (.I0(dina[14]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_115_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_116_n_0 ),
        .O(\num_csn[6]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_63 
       (.I0(dina[13]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_117_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_118_n_0 ),
        .O(\num_csn[6]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_65 
       (.I0(dina[11]),
        .I1(chip_debug_out2[11]),
        .I2(led_OBUF[6]),
        .I3(chip_debug_out1[0]),
        .I4(led_OBUF[5]),
        .I5(Q[11]),
        .O(\num_csn[6]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_67 
       (.I0(dina[8]),
        .I1(chip_debug_out2[8]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [8]),
        .I4(led_OBUF[5]),
        .I5(Q[8]),
        .O(\num_csn[6]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_69 
       (.I0(dina[10]),
        .I1(chip_debug_out2[10]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [10]),
        .I4(led_OBUF[5]),
        .I5(Q[10]),
        .O(\num_csn[6]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_71 
       (.I0(dina[9]),
        .I1(chip_debug_out2[9]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [9]),
        .I4(led_OBUF[5]),
        .I5(Q[9]),
        .O(\num_csn[6]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_73 
       (.I0(dina[7]),
        .I1(chip_debug_out2[7]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [7]),
        .I4(led_OBUF[5]),
        .I5(Q[7]),
        .O(\num_csn[6]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_75 
       (.I0(dina[4]),
        .I1(chip_debug_out2[4]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [4]),
        .I4(led_OBUF[5]),
        .I5(Q[4]),
        .O(\num_csn[6]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_77 
       (.I0(dina[6]),
        .I1(chip_debug_out2[6]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [6]),
        .I4(led_OBUF[5]),
        .I5(Q[6]),
        .O(\num_csn[6]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_79 
       (.I0(dina[5]),
        .I1(chip_debug_out2[5]),
        .I2(led_OBUF[6]),
        .I3(\register_reg[27][10]_0 [5]),
        .I4(led_OBUF[5]),
        .I5(Q[5]),
        .O(\num_csn[6]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_96 
       (.I0(dina[19]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_159_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_160_n_0 ),
        .O(\num_csn[6]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \num_csn[6]_i_98 
       (.I0(dina[16]),
        .I1(chip_debug_out2[16]),
        .I2(led_OBUF[6]),
        .I3(chip_debug_out1[5]),
        .I4(led_OBUF[5]),
        .I5(Q[16]),
        .O(\num_csn[6]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \num_csn[6]_i_99 
       (.I0(dina[18]),
        .I1(led_OBUF[5]),
        .I2(\num_csn_reg[6]_i_162_n_0 ),
        .I3(led_OBUF[4]),
        .I4(\num_csn_reg[6]_i_163_n_0 ),
        .O(\num_csn[6]_i_99_n_0 ));
  MUXF8 \num_csn_reg[0]_i_3 
       (.I0(\num_csn_reg[0]_i_5_n_0 ),
        .I1(\num_csn_reg[0]_i_6_n_0 ),
        .O(\num_csn_reg[0]_i_3_n_0 ),
        .S(out[1]));
  MUXF7 \num_csn_reg[0]_i_5 
       (.I0(in5[0]),
        .I1(in6[0]),
        .O(\num_csn_reg[0]_i_5_n_0 ),
        .S(out[0]));
  MUXF7 \num_csn_reg[0]_i_6 
       (.I0(in7[0]),
        .I1(debug_reg_0[0]),
        .O(\num_csn_reg[0]_i_6_n_0 ),
        .S(out[0]));
  MUXF8 \num_csn_reg[1]_i_3 
       (.I0(\num_csn_reg[1]_i_5_n_0 ),
        .I1(\FSM_sequential_state_reg[0] ),
        .O(\num_csn_reg[1]_i_3_n_0 ),
        .S(out[1]));
  MUXF7 \num_csn_reg[1]_i_5 
       (.I0(in5[1]),
        .I1(in6[1]),
        .O(\num_csn_reg[1]_i_5_n_0 ),
        .S(out[0]));
  MUXF8 \num_csn_reg[2]_i_3 
       (.I0(\num_csn_reg[2]_i_5_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .O(\num_csn_reg[2]_i_3_n_0 ),
        .S(out[1]));
  MUXF7 \num_csn_reg[2]_i_5 
       (.I0(in5[2]),
        .I1(in6[2]),
        .O(\num_csn_reg[2]_i_5_n_0 ),
        .S(out[0]));
  MUXF8 \num_csn_reg[3]_i_3 
       (.I0(\num_csn_reg[3]_i_5_n_0 ),
        .I1(\num_csn_reg[3]_i_6_n_0 ),
        .O(\num_csn_reg[3]_i_3_n_0 ),
        .S(out[1]));
  MUXF7 \num_csn_reg[3]_i_5 
       (.I0(in5[3]),
        .I1(in6[3]),
        .O(\num_csn_reg[3]_i_5_n_0 ),
        .S(out[0]));
  MUXF7 \num_csn_reg[3]_i_6 
       (.I0(in7[3]),
        .I1(debug_reg_0[1]),
        .O(\num_csn_reg[3]_i_6_n_0 ),
        .S(out[0]));
  MUXF8 \num_csn_reg[4]_i_3 
       (.I0(\num_csn_reg[4]_i_5_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .O(\num_csn_reg[4]_i_3_n_0 ),
        .S(out[1]));
  MUXF7 \num_csn_reg[4]_i_5 
       (.I0(in5[4]),
        .I1(in6[4]),
        .O(\num_csn_reg[4]_i_5_n_0 ),
        .S(out[0]));
  MUXF8 \num_csn_reg[5]_i_3 
       (.I0(\num_csn_reg[5]_i_5_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_2 ),
        .O(\num_csn_reg[5]_i_3_n_0 ),
        .S(out[1]));
  MUXF7 \num_csn_reg[5]_i_5 
       (.I0(in5[5]),
        .I1(in6[5]),
        .O(\num_csn_reg[5]_i_5_n_0 ),
        .S(out[0]));
  MUXF7 \num_csn_reg[6]_i_10 
       (.I0(in7[6]),
        .I1(in8),
        .O(\num_csn_reg[6]_i_10_n_0 ),
        .S(out[0]));
  MUXF8 \num_csn_reg[6]_i_115 
       (.I0(\num_csn_reg[6]_i_198_n_0 ),
        .I1(\num_csn_reg[6]_i_199_n_0 ),
        .O(\num_csn_reg[6]_i_115_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_116 
       (.I0(\num_csn_reg[6]_i_200_n_0 ),
        .I1(\num_csn_reg[6]_i_201_n_0 ),
        .O(\num_csn_reg[6]_i_116_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_117 
       (.I0(\num_csn_reg[6]_i_202_n_0 ),
        .I1(\num_csn_reg[6]_i_203_n_0 ),
        .O(\num_csn_reg[6]_i_117_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_118 
       (.I0(\num_csn_reg[6]_i_204_n_0 ),
        .I1(\num_csn_reg[6]_i_205_n_0 ),
        .O(\num_csn_reg[6]_i_118_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_159 
       (.I0(\num_csn_reg[6]_i_238_n_0 ),
        .I1(\num_csn_reg[6]_i_239_n_0 ),
        .O(\num_csn_reg[6]_i_159_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_160 
       (.I0(\num_csn_reg[6]_i_240_n_0 ),
        .I1(\num_csn_reg[6]_i_241_n_0 ),
        .O(\num_csn_reg[6]_i_160_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_162 
       (.I0(\num_csn_reg[6]_i_246_n_0 ),
        .I1(\num_csn_reg[6]_i_247_n_0 ),
        .O(\num_csn_reg[6]_i_162_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_163 
       (.I0(\num_csn_reg[6]_i_248_n_0 ),
        .I1(\num_csn_reg[6]_i_249_n_0 ),
        .O(\num_csn_reg[6]_i_163_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_164 
       (.I0(\num_csn_reg[6]_i_250_n_0 ),
        .I1(\num_csn_reg[6]_i_251_n_0 ),
        .O(\num_csn_reg[6]_i_164_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_165 
       (.I0(\num_csn_reg[6]_i_252_n_0 ),
        .I1(\num_csn_reg[6]_i_253_n_0 ),
        .O(\num_csn_reg[6]_i_165_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_166 
       (.I0(\num_csn_reg[6]_i_254_n_0 ),
        .I1(\num_csn_reg[6]_i_255_n_0 ),
        .O(\num_csn_reg[6]_i_166_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_167 
       (.I0(\num_csn_reg[6]_i_256_n_0 ),
        .I1(\num_csn_reg[6]_i_257_n_0 ),
        .O(\num_csn_reg[6]_i_167_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_168 
       (.I0(\num_csn_reg[6]_i_258_n_0 ),
        .I1(\num_csn_reg[6]_i_259_n_0 ),
        .O(\num_csn_reg[6]_i_168_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_169 
       (.I0(\num_csn_reg[6]_i_260_n_0 ),
        .I1(\num_csn_reg[6]_i_261_n_0 ),
        .O(\num_csn_reg[6]_i_169_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_170 
       (.I0(\num_csn_reg[6]_i_262_n_0 ),
        .I1(\num_csn_reg[6]_i_263_n_0 ),
        .O(\num_csn_reg[6]_i_170_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_171 
       (.I0(\num_csn_reg[6]_i_264_n_0 ),
        .I1(\num_csn_reg[6]_i_265_n_0 ),
        .O(\num_csn_reg[6]_i_171_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_172 
       (.I0(\num_csn_reg[6]_i_266_n_0 ),
        .I1(\num_csn_reg[6]_i_267_n_0 ),
        .O(\num_csn_reg[6]_i_172_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_173 
       (.I0(\num_csn_reg[6]_i_268_n_0 ),
        .I1(\num_csn_reg[6]_i_269_n_0 ),
        .O(\num_csn_reg[6]_i_173_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_174 
       (.I0(\num_csn_reg[6]_i_270_n_0 ),
        .I1(\num_csn_reg[6]_i_271_n_0 ),
        .O(\num_csn_reg[6]_i_174_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_175 
       (.I0(\num_csn_reg[6]_i_272_n_0 ),
        .I1(\num_csn_reg[6]_i_273_n_0 ),
        .O(\num_csn_reg[6]_i_175_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_176 
       (.I0(\num_csn_reg[6]_i_274_n_0 ),
        .I1(\num_csn_reg[6]_i_275_n_0 ),
        .O(\num_csn_reg[6]_i_176_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_177 
       (.I0(\num_csn_reg[6]_i_276_n_0 ),
        .I1(\num_csn_reg[6]_i_277_n_0 ),
        .O(\num_csn_reg[6]_i_177_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_178 
       (.I0(\num_csn_reg[6]_i_278_n_0 ),
        .I1(\num_csn_reg[6]_i_279_n_0 ),
        .O(\num_csn_reg[6]_i_178_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_179 
       (.I0(\num_csn_reg[6]_i_280_n_0 ),
        .I1(\num_csn_reg[6]_i_281_n_0 ),
        .O(\num_csn_reg[6]_i_179_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_180 
       (.I0(\num_csn_reg[6]_i_282_n_0 ),
        .I1(\num_csn_reg[6]_i_283_n_0 ),
        .O(\num_csn_reg[6]_i_180_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_181 
       (.I0(\num_csn_reg[6]_i_284_n_0 ),
        .I1(\num_csn_reg[6]_i_285_n_0 ),
        .O(\num_csn_reg[6]_i_181_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_182 
       (.I0(\num_csn_reg[6]_i_286_n_0 ),
        .I1(\num_csn_reg[6]_i_287_n_0 ),
        .O(\num_csn_reg[6]_i_182_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_183 
       (.I0(\num_csn_reg[6]_i_288_n_0 ),
        .I1(\num_csn_reg[6]_i_289_n_0 ),
        .O(\num_csn_reg[6]_i_183_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_184 
       (.I0(\num_csn_reg[6]_i_290_n_0 ),
        .I1(\num_csn_reg[6]_i_291_n_0 ),
        .O(\num_csn_reg[6]_i_184_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_185 
       (.I0(\num_csn_reg[6]_i_292_n_0 ),
        .I1(\num_csn_reg[6]_i_293_n_0 ),
        .O(\num_csn_reg[6]_i_185_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_186 
       (.I0(\num_csn_reg[6]_i_294_n_0 ),
        .I1(\num_csn_reg[6]_i_295_n_0 ),
        .O(\num_csn_reg[6]_i_186_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_187 
       (.I0(\num_csn_reg[6]_i_296_n_0 ),
        .I1(\num_csn_reg[6]_i_297_n_0 ),
        .O(\num_csn_reg[6]_i_187_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_188 
       (.I0(\num_csn_reg[6]_i_298_n_0 ),
        .I1(\num_csn_reg[6]_i_299_n_0 ),
        .O(\num_csn_reg[6]_i_188_n_0 ),
        .S(led_OBUF[3]));
  MUXF8 \num_csn_reg[6]_i_189 
       (.I0(\num_csn_reg[6]_i_300_n_0 ),
        .I1(\num_csn_reg[6]_i_301_n_0 ),
        .O(\num_csn_reg[6]_i_189_n_0 ),
        .S(led_OBUF[3]));
  MUXF7 \num_csn_reg[6]_i_190 
       (.I0(\num_csn[6]_i_302_n_0 ),
        .I1(\num_csn[6]_i_303_n_0 ),
        .O(\num_csn_reg[6]_i_190_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_191 
       (.I0(\num_csn[6]_i_304_n_0 ),
        .I1(\num_csn[6]_i_305_n_0 ),
        .O(\num_csn_reg[6]_i_191_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_192 
       (.I0(\num_csn[6]_i_306_n_0 ),
        .I1(\num_csn[6]_i_307_n_0 ),
        .O(\num_csn_reg[6]_i_192_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_193 
       (.I0(\num_csn[6]_i_308_n_0 ),
        .I1(\num_csn[6]_i_309_n_0 ),
        .O(\num_csn_reg[6]_i_193_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_194 
       (.I0(\num_csn[6]_i_310_n_0 ),
        .I1(\num_csn[6]_i_311_n_0 ),
        .O(\num_csn_reg[6]_i_194_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_195 
       (.I0(\num_csn[6]_i_312_n_0 ),
        .I1(\num_csn[6]_i_313_n_0 ),
        .O(\num_csn_reg[6]_i_195_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_196 
       (.I0(\num_csn[6]_i_314_n_0 ),
        .I1(\num_csn[6]_i_315_n_0 ),
        .O(\num_csn_reg[6]_i_196_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_197 
       (.I0(\num_csn[6]_i_316_n_0 ),
        .I1(\num_csn[6]_i_317_n_0 ),
        .O(\num_csn_reg[6]_i_197_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_198 
       (.I0(\num_csn[6]_i_318_n_0 ),
        .I1(\num_csn[6]_i_319_n_0 ),
        .O(\num_csn_reg[6]_i_198_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_199 
       (.I0(\num_csn[6]_i_320_n_0 ),
        .I1(\num_csn[6]_i_321_n_0 ),
        .O(\num_csn_reg[6]_i_199_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_200 
       (.I0(\num_csn[6]_i_322_n_0 ),
        .I1(\num_csn[6]_i_323_n_0 ),
        .O(\num_csn_reg[6]_i_200_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_201 
       (.I0(\num_csn[6]_i_324_n_0 ),
        .I1(\num_csn[6]_i_325_n_0 ),
        .O(\num_csn_reg[6]_i_201_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_202 
       (.I0(\num_csn[6]_i_326_n_0 ),
        .I1(\num_csn[6]_i_327_n_0 ),
        .O(\num_csn_reg[6]_i_202_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_203 
       (.I0(\num_csn[6]_i_328_n_0 ),
        .I1(\num_csn[6]_i_329_n_0 ),
        .O(\num_csn_reg[6]_i_203_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_204 
       (.I0(\num_csn[6]_i_330_n_0 ),
        .I1(\num_csn[6]_i_331_n_0 ),
        .O(\num_csn_reg[6]_i_204_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_205 
       (.I0(\num_csn[6]_i_332_n_0 ),
        .I1(\num_csn[6]_i_333_n_0 ),
        .O(\num_csn_reg[6]_i_205_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_206 
       (.I0(\num_csn[6]_i_334_n_0 ),
        .I1(\num_csn[6]_i_335_n_0 ),
        .O(\num_csn_reg[6]_i_206_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_207 
       (.I0(\num_csn[6]_i_336_n_0 ),
        .I1(\num_csn[6]_i_337_n_0 ),
        .O(\num_csn_reg[6]_i_207_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_208 
       (.I0(\num_csn[6]_i_338_n_0 ),
        .I1(\num_csn[6]_i_339_n_0 ),
        .O(\num_csn_reg[6]_i_208_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_209 
       (.I0(\num_csn[6]_i_340_n_0 ),
        .I1(\num_csn[6]_i_341_n_0 ),
        .O(\num_csn_reg[6]_i_209_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_210 
       (.I0(\num_csn[6]_i_342_n_0 ),
        .I1(\num_csn[6]_i_343_n_0 ),
        .O(\num_csn_reg[6]_i_210_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_211 
       (.I0(\num_csn[6]_i_344_n_0 ),
        .I1(\num_csn[6]_i_345_n_0 ),
        .O(\num_csn_reg[6]_i_211_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_212 
       (.I0(\num_csn[6]_i_346_n_0 ),
        .I1(\num_csn[6]_i_347_n_0 ),
        .O(\num_csn_reg[6]_i_212_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_213 
       (.I0(\num_csn[6]_i_348_n_0 ),
        .I1(\num_csn[6]_i_349_n_0 ),
        .O(\num_csn_reg[6]_i_213_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_214 
       (.I0(\num_csn[6]_i_350_n_0 ),
        .I1(\num_csn[6]_i_351_n_0 ),
        .O(\num_csn_reg[6]_i_214_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_215 
       (.I0(\num_csn[6]_i_352_n_0 ),
        .I1(\num_csn[6]_i_353_n_0 ),
        .O(\num_csn_reg[6]_i_215_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_216 
       (.I0(\num_csn[6]_i_354_n_0 ),
        .I1(\num_csn[6]_i_355_n_0 ),
        .O(\num_csn_reg[6]_i_216_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_217 
       (.I0(\num_csn[6]_i_356_n_0 ),
        .I1(\num_csn[6]_i_357_n_0 ),
        .O(\num_csn_reg[6]_i_217_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_218 
       (.I0(\num_csn[6]_i_358_n_0 ),
        .I1(\num_csn[6]_i_359_n_0 ),
        .O(\num_csn_reg[6]_i_218_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_219 
       (.I0(\num_csn[6]_i_360_n_0 ),
        .I1(\num_csn[6]_i_361_n_0 ),
        .O(\num_csn_reg[6]_i_219_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_220 
       (.I0(\num_csn[6]_i_362_n_0 ),
        .I1(\num_csn[6]_i_363_n_0 ),
        .O(\num_csn_reg[6]_i_220_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_221 
       (.I0(\num_csn[6]_i_364_n_0 ),
        .I1(\num_csn[6]_i_365_n_0 ),
        .O(\num_csn_reg[6]_i_221_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_222 
       (.I0(\num_csn[6]_i_366_n_0 ),
        .I1(\num_csn[6]_i_367_n_0 ),
        .O(\num_csn_reg[6]_i_222_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_223 
       (.I0(\num_csn[6]_i_368_n_0 ),
        .I1(\num_csn[6]_i_369_n_0 ),
        .O(\num_csn_reg[6]_i_223_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_224 
       (.I0(\num_csn[6]_i_370_n_0 ),
        .I1(\num_csn[6]_i_371_n_0 ),
        .O(\num_csn_reg[6]_i_224_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_225 
       (.I0(\num_csn[6]_i_372_n_0 ),
        .I1(\num_csn[6]_i_373_n_0 ),
        .O(\num_csn_reg[6]_i_225_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_226 
       (.I0(\num_csn[6]_i_374_n_0 ),
        .I1(\num_csn[6]_i_375_n_0 ),
        .O(\num_csn_reg[6]_i_226_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_227 
       (.I0(\num_csn[6]_i_376_n_0 ),
        .I1(\num_csn[6]_i_377_n_0 ),
        .O(\num_csn_reg[6]_i_227_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_228 
       (.I0(\num_csn[6]_i_378_n_0 ),
        .I1(\num_csn[6]_i_379_n_0 ),
        .O(\num_csn_reg[6]_i_228_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_229 
       (.I0(\num_csn[6]_i_380_n_0 ),
        .I1(\num_csn[6]_i_381_n_0 ),
        .O(\num_csn_reg[6]_i_229_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_230 
       (.I0(\num_csn[6]_i_382_n_0 ),
        .I1(\num_csn[6]_i_383_n_0 ),
        .O(\num_csn_reg[6]_i_230_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_231 
       (.I0(\num_csn[6]_i_384_n_0 ),
        .I1(\num_csn[6]_i_385_n_0 ),
        .O(\num_csn_reg[6]_i_231_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_232 
       (.I0(\num_csn[6]_i_386_n_0 ),
        .I1(\num_csn[6]_i_387_n_0 ),
        .O(\num_csn_reg[6]_i_232_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_233 
       (.I0(\num_csn[6]_i_388_n_0 ),
        .I1(\num_csn[6]_i_389_n_0 ),
        .O(\num_csn_reg[6]_i_233_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_234 
       (.I0(\num_csn[6]_i_390_n_0 ),
        .I1(\num_csn[6]_i_391_n_0 ),
        .O(\num_csn_reg[6]_i_234_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_235 
       (.I0(\num_csn[6]_i_392_n_0 ),
        .I1(\num_csn[6]_i_393_n_0 ),
        .O(\num_csn_reg[6]_i_235_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_236 
       (.I0(\num_csn[6]_i_394_n_0 ),
        .I1(\num_csn[6]_i_395_n_0 ),
        .O(\num_csn_reg[6]_i_236_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_237 
       (.I0(\num_csn[6]_i_396_n_0 ),
        .I1(\num_csn[6]_i_397_n_0 ),
        .O(\num_csn_reg[6]_i_237_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_238 
       (.I0(\num_csn[6]_i_398_n_0 ),
        .I1(\num_csn[6]_i_399_n_0 ),
        .O(\num_csn_reg[6]_i_238_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_239 
       (.I0(\num_csn[6]_i_400_n_0 ),
        .I1(\num_csn[6]_i_401_n_0 ),
        .O(\num_csn_reg[6]_i_239_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_240 
       (.I0(\num_csn[6]_i_402_n_0 ),
        .I1(\num_csn[6]_i_403_n_0 ),
        .O(\num_csn_reg[6]_i_240_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_241 
       (.I0(\num_csn[6]_i_404_n_0 ),
        .I1(\num_csn[6]_i_405_n_0 ),
        .O(\num_csn_reg[6]_i_241_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_242 
       (.I0(\num_csn[6]_i_406_n_0 ),
        .I1(\num_csn[6]_i_407_n_0 ),
        .O(\num_csn_reg[6]_i_242_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_243 
       (.I0(\num_csn[6]_i_408_n_0 ),
        .I1(\num_csn[6]_i_409_n_0 ),
        .O(\num_csn_reg[6]_i_243_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_244 
       (.I0(\num_csn[6]_i_410_n_0 ),
        .I1(\num_csn[6]_i_411_n_0 ),
        .O(\num_csn_reg[6]_i_244_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_245 
       (.I0(\num_csn[6]_i_412_n_0 ),
        .I1(\num_csn[6]_i_413_n_0 ),
        .O(\num_csn_reg[6]_i_245_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_246 
       (.I0(\num_csn[6]_i_414_n_0 ),
        .I1(\num_csn[6]_i_415_n_0 ),
        .O(\num_csn_reg[6]_i_246_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_247 
       (.I0(\num_csn[6]_i_416_n_0 ),
        .I1(\num_csn[6]_i_417_n_0 ),
        .O(\num_csn_reg[6]_i_247_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_248 
       (.I0(\num_csn[6]_i_418_n_0 ),
        .I1(\num_csn[6]_i_419_n_0 ),
        .O(\num_csn_reg[6]_i_248_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_249 
       (.I0(\num_csn[6]_i_420_n_0 ),
        .I1(\num_csn[6]_i_421_n_0 ),
        .O(\num_csn_reg[6]_i_249_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_250 
       (.I0(\num_csn[6]_i_422_n_0 ),
        .I1(\num_csn[6]_i_423_n_0 ),
        .O(\num_csn_reg[6]_i_250_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_251 
       (.I0(\num_csn[6]_i_424_n_0 ),
        .I1(\num_csn[6]_i_425_n_0 ),
        .O(\num_csn_reg[6]_i_251_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_252 
       (.I0(\num_csn[6]_i_426_n_0 ),
        .I1(\num_csn[6]_i_427_n_0 ),
        .O(\num_csn_reg[6]_i_252_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_253 
       (.I0(\num_csn[6]_i_428_n_0 ),
        .I1(\num_csn[6]_i_429_n_0 ),
        .O(\num_csn_reg[6]_i_253_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_254 
       (.I0(\num_csn[6]_i_430_n_0 ),
        .I1(\num_csn[6]_i_431_n_0 ),
        .O(\num_csn_reg[6]_i_254_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_255 
       (.I0(\num_csn[6]_i_432_n_0 ),
        .I1(\num_csn[6]_i_433_n_0 ),
        .O(\num_csn_reg[6]_i_255_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_256 
       (.I0(\num_csn[6]_i_434_n_0 ),
        .I1(\num_csn[6]_i_435_n_0 ),
        .O(\num_csn_reg[6]_i_256_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_257 
       (.I0(\num_csn[6]_i_436_n_0 ),
        .I1(\num_csn[6]_i_437_n_0 ),
        .O(\num_csn_reg[6]_i_257_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_258 
       (.I0(\num_csn[6]_i_438_n_0 ),
        .I1(\num_csn[6]_i_439_n_0 ),
        .O(\num_csn_reg[6]_i_258_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_259 
       (.I0(\num_csn[6]_i_440_n_0 ),
        .I1(\num_csn[6]_i_441_n_0 ),
        .O(\num_csn_reg[6]_i_259_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_26 
       (.I0(\switch[13]_2 ),
        .I1(\num_csn[6]_i_59_n_0 ),
        .O(\num_csn_reg[6]_i_26_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_260 
       (.I0(\num_csn[6]_i_442_n_0 ),
        .I1(\num_csn[6]_i_443_n_0 ),
        .O(\num_csn_reg[6]_i_260_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_261 
       (.I0(\num_csn[6]_i_444_n_0 ),
        .I1(\num_csn[6]_i_445_n_0 ),
        .O(\num_csn_reg[6]_i_261_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_262 
       (.I0(\num_csn[6]_i_446_n_0 ),
        .I1(\num_csn[6]_i_447_n_0 ),
        .O(\num_csn_reg[6]_i_262_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_263 
       (.I0(\num_csn[6]_i_448_n_0 ),
        .I1(\num_csn[6]_i_449_n_0 ),
        .O(\num_csn_reg[6]_i_263_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_264 
       (.I0(\num_csn[6]_i_450_n_0 ),
        .I1(\num_csn[6]_i_451_n_0 ),
        .O(\num_csn_reg[6]_i_264_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_265 
       (.I0(\num_csn[6]_i_452_n_0 ),
        .I1(\num_csn[6]_i_453_n_0 ),
        .O(\num_csn_reg[6]_i_265_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_266 
       (.I0(\num_csn[6]_i_454_n_0 ),
        .I1(\num_csn[6]_i_455_n_0 ),
        .O(\num_csn_reg[6]_i_266_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_267 
       (.I0(\num_csn[6]_i_456_n_0 ),
        .I1(\num_csn[6]_i_457_n_0 ),
        .O(\num_csn_reg[6]_i_267_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_268 
       (.I0(\num_csn[6]_i_458_n_0 ),
        .I1(\num_csn[6]_i_459_n_0 ),
        .O(\num_csn_reg[6]_i_268_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_269 
       (.I0(\num_csn[6]_i_460_n_0 ),
        .I1(\num_csn[6]_i_461_n_0 ),
        .O(\num_csn_reg[6]_i_269_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_27 
       (.I0(\switch[12]_0 ),
        .I1(\num_csn[6]_i_61_n_0 ),
        .O(\num_csn_reg[6]_i_27_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_270 
       (.I0(\num_csn[6]_i_462_n_0 ),
        .I1(\num_csn[6]_i_463_n_0 ),
        .O(\num_csn_reg[6]_i_270_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_271 
       (.I0(\num_csn[6]_i_464_n_0 ),
        .I1(\num_csn[6]_i_465_n_0 ),
        .O(\num_csn_reg[6]_i_271_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_272 
       (.I0(\num_csn[6]_i_466_n_0 ),
        .I1(\num_csn[6]_i_467_n_0 ),
        .O(\num_csn_reg[6]_i_272_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_273 
       (.I0(\num_csn[6]_i_468_n_0 ),
        .I1(\num_csn[6]_i_469_n_0 ),
        .O(\num_csn_reg[6]_i_273_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_274 
       (.I0(\num_csn[6]_i_470_n_0 ),
        .I1(\num_csn[6]_i_471_n_0 ),
        .O(\num_csn_reg[6]_i_274_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_275 
       (.I0(\num_csn[6]_i_472_n_0 ),
        .I1(\num_csn[6]_i_473_n_0 ),
        .O(\num_csn_reg[6]_i_275_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_276 
       (.I0(\num_csn[6]_i_474_n_0 ),
        .I1(\num_csn[6]_i_475_n_0 ),
        .O(\num_csn_reg[6]_i_276_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_277 
       (.I0(\num_csn[6]_i_476_n_0 ),
        .I1(\num_csn[6]_i_477_n_0 ),
        .O(\num_csn_reg[6]_i_277_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_278 
       (.I0(\num_csn[6]_i_478_n_0 ),
        .I1(\num_csn[6]_i_479_n_0 ),
        .O(\num_csn_reg[6]_i_278_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_279 
       (.I0(\num_csn[6]_i_480_n_0 ),
        .I1(\num_csn[6]_i_481_n_0 ),
        .O(\num_csn_reg[6]_i_279_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_280 
       (.I0(\num_csn[6]_i_482_n_0 ),
        .I1(\num_csn[6]_i_483_n_0 ),
        .O(\num_csn_reg[6]_i_280_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_281 
       (.I0(\num_csn[6]_i_484_n_0 ),
        .I1(\num_csn[6]_i_485_n_0 ),
        .O(\num_csn_reg[6]_i_281_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_282 
       (.I0(\num_csn[6]_i_486_n_0 ),
        .I1(\num_csn[6]_i_487_n_0 ),
        .O(\num_csn_reg[6]_i_282_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_283 
       (.I0(\num_csn[6]_i_488_n_0 ),
        .I1(\num_csn[6]_i_489_n_0 ),
        .O(\num_csn_reg[6]_i_283_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_284 
       (.I0(\num_csn[6]_i_490_n_0 ),
        .I1(\num_csn[6]_i_491_n_0 ),
        .O(\num_csn_reg[6]_i_284_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_285 
       (.I0(\num_csn[6]_i_492_n_0 ),
        .I1(\num_csn[6]_i_493_n_0 ),
        .O(\num_csn_reg[6]_i_285_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_286 
       (.I0(\num_csn[6]_i_494_n_0 ),
        .I1(\num_csn[6]_i_495_n_0 ),
        .O(\num_csn_reg[6]_i_286_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_287 
       (.I0(\num_csn[6]_i_496_n_0 ),
        .I1(\num_csn[6]_i_497_n_0 ),
        .O(\num_csn_reg[6]_i_287_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_288 
       (.I0(\num_csn[6]_i_498_n_0 ),
        .I1(\num_csn[6]_i_499_n_0 ),
        .O(\num_csn_reg[6]_i_288_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_289 
       (.I0(\num_csn[6]_i_500_n_0 ),
        .I1(\num_csn[6]_i_501_n_0 ),
        .O(\num_csn_reg[6]_i_289_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_290 
       (.I0(\num_csn[6]_i_502_n_0 ),
        .I1(\num_csn[6]_i_503_n_0 ),
        .O(\num_csn_reg[6]_i_290_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_291 
       (.I0(\num_csn[6]_i_504_n_0 ),
        .I1(\num_csn[6]_i_505_n_0 ),
        .O(\num_csn_reg[6]_i_291_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_292 
       (.I0(\num_csn[6]_i_506_n_0 ),
        .I1(\num_csn[6]_i_507_n_0 ),
        .O(\num_csn_reg[6]_i_292_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_293 
       (.I0(\num_csn[6]_i_508_n_0 ),
        .I1(\num_csn[6]_i_509_n_0 ),
        .O(\num_csn_reg[6]_i_293_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_294 
       (.I0(\num_csn[6]_i_510_n_0 ),
        .I1(\num_csn[6]_i_511_n_0 ),
        .O(\num_csn_reg[6]_i_294_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_295 
       (.I0(\num_csn[6]_i_512_n_0 ),
        .I1(\num_csn[6]_i_513_n_0 ),
        .O(\num_csn_reg[6]_i_295_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_296 
       (.I0(\num_csn[6]_i_514_n_0 ),
        .I1(\num_csn[6]_i_515_n_0 ),
        .O(\num_csn_reg[6]_i_296_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_297 
       (.I0(\num_csn[6]_i_516_n_0 ),
        .I1(\num_csn[6]_i_517_n_0 ),
        .O(\num_csn_reg[6]_i_297_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_298 
       (.I0(\num_csn[6]_i_518_n_0 ),
        .I1(\num_csn[6]_i_519_n_0 ),
        .O(\num_csn_reg[6]_i_298_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_299 
       (.I0(\num_csn[6]_i_520_n_0 ),
        .I1(\num_csn[6]_i_521_n_0 ),
        .O(\num_csn_reg[6]_i_299_n_0 ),
        .S(led_OBUF[2]));
  MUXF8 \num_csn_reg[6]_i_3 
       (.I0(\num_csn_reg[6]_i_9_n_0 ),
        .I1(\num_csn_reg[6]_i_10_n_0 ),
        .O(\num_csn_reg[6]_i_3_n_0 ),
        .S(out[1]));
  MUXF7 \num_csn_reg[6]_i_30 
       (.I0(\switch[13]_3 ),
        .I1(\num_csn[6]_i_65_n_0 ),
        .O(\num_csn_reg[6]_i_30_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_300 
       (.I0(\num_csn[6]_i_522_n_0 ),
        .I1(\num_csn[6]_i_523_n_0 ),
        .O(\num_csn_reg[6]_i_300_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_301 
       (.I0(\num_csn[6]_i_524_n_0 ),
        .I1(\num_csn[6]_i_525_n_0 ),
        .O(\num_csn_reg[6]_i_301_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_31 
       (.I0(\switch[8] ),
        .I1(\num_csn[6]_i_67_n_0 ),
        .O(\num_csn_reg[6]_i_31_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_32 
       (.I0(\switch[10] ),
        .I1(\num_csn[6]_i_69_n_0 ),
        .O(\num_csn_reg[6]_i_32_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_33 
       (.I0(\switch[9] ),
        .I1(\num_csn[6]_i_71_n_0 ),
        .O(\num_csn_reg[6]_i_33_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_34 
       (.I0(\switch[13]_1 ),
        .I1(\num_csn[6]_i_73_n_0 ),
        .O(\num_csn_reg[6]_i_34_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_35 
       (.I0(\switch[4] ),
        .I1(\num_csn[6]_i_75_n_0 ),
        .O(\num_csn_reg[6]_i_35_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_36 
       (.I0(\switch[6] ),
        .I1(\num_csn[6]_i_77_n_0 ),
        .O(\num_csn_reg[6]_i_36_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_37 
       (.I0(\switch[5] ),
        .I1(\num_csn[6]_i_79_n_0 ),
        .O(\num_csn_reg[6]_i_37_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_43 
       (.I0(\button[4] ),
        .I1(\num_csn[6]_i_98_n_0 ),
        .O(\num_csn_reg[6]_i_43_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_5 
       (.I0(\switch[12] ),
        .I1(\num_csn[6]_i_15_n_0 ),
        .O(\num_csn_reg[6]_i_5_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_6 
       (.I0(\switch[0] ),
        .I1(\num_csn[6]_i_17_n_0 ),
        .O(\num_csn_reg[6]_i_6_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_7 
       (.I0(\switch[13]_0 ),
        .I1(\num_csn[6]_i_19_n_0 ),
        .O(\num_csn_reg[6]_i_7_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_8 
       (.I0(\switch[13] ),
        .I1(\num_csn[6]_i_21_n_0 ),
        .O(\num_csn_reg[6]_i_8_n_0 ),
        .S(led_OBUF[7]));
  MUXF7 \num_csn_reg[6]_i_80 
       (.I0(\num_csn[6]_i_127_n_0 ),
        .I1(\num_csn[6]_i_128_n_0 ),
        .O(\num_csn_reg[6]_i_80_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_81 
       (.I0(\num_csn[6]_i_129_n_0 ),
        .I1(\num_csn[6]_i_130_n_0 ),
        .O(\num_csn_reg[6]_i_81_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_82 
       (.I0(\num_csn[6]_i_131_n_0 ),
        .I1(\num_csn[6]_i_132_n_0 ),
        .O(\num_csn_reg[6]_i_82_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_83 
       (.I0(\num_csn[6]_i_133_n_0 ),
        .I1(\num_csn[6]_i_134_n_0 ),
        .O(\num_csn_reg[6]_i_83_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_84 
       (.I0(\num_csn[6]_i_135_n_0 ),
        .I1(\num_csn[6]_i_136_n_0 ),
        .O(\num_csn_reg[6]_i_84_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_85 
       (.I0(\num_csn[6]_i_137_n_0 ),
        .I1(\num_csn[6]_i_138_n_0 ),
        .O(\num_csn_reg[6]_i_85_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_86 
       (.I0(\num_csn[6]_i_139_n_0 ),
        .I1(\num_csn[6]_i_140_n_0 ),
        .O(\num_csn_reg[6]_i_86_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_87 
       (.I0(\num_csn[6]_i_141_n_0 ),
        .I1(\num_csn[6]_i_142_n_0 ),
        .O(\num_csn_reg[6]_i_87_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_88 
       (.I0(\num_csn[6]_i_143_n_0 ),
        .I1(\num_csn[6]_i_144_n_0 ),
        .O(\num_csn_reg[6]_i_88_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_89 
       (.I0(\num_csn[6]_i_145_n_0 ),
        .I1(\num_csn[6]_i_146_n_0 ),
        .O(\num_csn_reg[6]_i_89_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_9 
       (.I0(in5[6]),
        .I1(in6[6]),
        .O(\num_csn_reg[6]_i_9_n_0 ),
        .S(out[0]));
  MUXF7 \num_csn_reg[6]_i_90 
       (.I0(\num_csn[6]_i_147_n_0 ),
        .I1(\num_csn[6]_i_148_n_0 ),
        .O(\num_csn_reg[6]_i_90_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_91 
       (.I0(\num_csn[6]_i_149_n_0 ),
        .I1(\num_csn[6]_i_150_n_0 ),
        .O(\num_csn_reg[6]_i_91_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_92 
       (.I0(\num_csn[6]_i_151_n_0 ),
        .I1(\num_csn[6]_i_152_n_0 ),
        .O(\num_csn_reg[6]_i_92_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_93 
       (.I0(\num_csn[6]_i_153_n_0 ),
        .I1(\num_csn[6]_i_154_n_0 ),
        .O(\num_csn_reg[6]_i_93_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_94 
       (.I0(\num_csn[6]_i_155_n_0 ),
        .I1(\num_csn[6]_i_156_n_0 ),
        .O(\num_csn_reg[6]_i_94_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 \num_csn_reg[6]_i_95 
       (.I0(\num_csn[6]_i_157_n_0 ),
        .I1(\num_csn[6]_i_158_n_0 ),
        .O(\num_csn_reg[6]_i_95_n_0 ),
        .S(led_OBUF[2]));
  MUXF7 ram_unit_i_100
       (.I0(ram_unit_i_309_n_0),
        .I1(ram_unit_i_310_n_0),
        .O(ram_unit_i_100_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_101
       (.I0(ram_unit_i_311_n_0),
        .I1(ram_unit_i_312_n_0),
        .O(ram_unit_i_101_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_102
       (.I0(ram_unit_i_313_n_0),
        .I1(ram_unit_i_314_n_0),
        .O(ram_unit_i_102_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_103
       (.I0(ram_unit_i_315_n_0),
        .I1(ram_unit_i_316_n_0),
        .O(ram_unit_i_103_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_104
       (.I0(ram_unit_i_317_n_0),
        .I1(ram_unit_i_318_n_0),
        .O(ram_unit_i_104_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_105
       (.I0(ram_unit_i_319_n_0),
        .I1(ram_unit_i_320_n_0),
        .O(ram_unit_i_105_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_106
       (.I0(ram_unit_i_321_n_0),
        .I1(ram_unit_i_322_n_0),
        .O(ram_unit_i_106_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_107
       (.I0(ram_unit_i_323_n_0),
        .I1(ram_unit_i_324_n_0),
        .O(ram_unit_i_107_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_108
       (.I0(ram_unit_i_325_n_0),
        .I1(ram_unit_i_326_n_0),
        .O(ram_unit_i_108_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_109
       (.I0(ram_unit_i_327_n_0),
        .I1(ram_unit_i_328_n_0),
        .O(ram_unit_i_109_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_110
       (.I0(ram_unit_i_329_n_0),
        .I1(ram_unit_i_330_n_0),
        .O(ram_unit_i_110_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_111
       (.I0(ram_unit_i_331_n_0),
        .I1(ram_unit_i_332_n_0),
        .O(ram_unit_i_111_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_112
       (.I0(ram_unit_i_333_n_0),
        .I1(ram_unit_i_334_n_0),
        .O(ram_unit_i_112_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_113
       (.I0(ram_unit_i_335_n_0),
        .I1(ram_unit_i_336_n_0),
        .O(ram_unit_i_113_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_114
       (.I0(ram_unit_i_337_n_0),
        .I1(ram_unit_i_338_n_0),
        .O(ram_unit_i_114_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_115
       (.I0(ram_unit_i_339_n_0),
        .I1(ram_unit_i_340_n_0),
        .O(ram_unit_i_115_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_116
       (.I0(ram_unit_i_341_n_0),
        .I1(ram_unit_i_342_n_0),
        .O(ram_unit_i_116_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_117
       (.I0(ram_unit_i_343_n_0),
        .I1(ram_unit_i_344_n_0),
        .O(ram_unit_i_117_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_118
       (.I0(ram_unit_i_345_n_0),
        .I1(ram_unit_i_346_n_0),
        .O(ram_unit_i_118_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_119
       (.I0(ram_unit_i_347_n_0),
        .I1(ram_unit_i_348_n_0),
        .O(ram_unit_i_119_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_120
       (.I0(ram_unit_i_349_n_0),
        .I1(ram_unit_i_350_n_0),
        .O(ram_unit_i_120_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_121
       (.I0(ram_unit_i_351_n_0),
        .I1(ram_unit_i_352_n_0),
        .O(ram_unit_i_121_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_122
       (.I0(ram_unit_i_353_n_0),
        .I1(ram_unit_i_354_n_0),
        .O(ram_unit_i_122_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_123
       (.I0(ram_unit_i_355_n_0),
        .I1(ram_unit_i_356_n_0),
        .O(ram_unit_i_123_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_124
       (.I0(ram_unit_i_357_n_0),
        .I1(ram_unit_i_358_n_0),
        .O(ram_unit_i_124_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_125
       (.I0(ram_unit_i_359_n_0),
        .I1(ram_unit_i_360_n_0),
        .O(ram_unit_i_125_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_126
       (.I0(ram_unit_i_361_n_0),
        .I1(ram_unit_i_362_n_0),
        .O(ram_unit_i_126_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_127
       (.I0(ram_unit_i_363_n_0),
        .I1(ram_unit_i_364_n_0),
        .O(ram_unit_i_127_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_128
       (.I0(ram_unit_i_365_n_0),
        .I1(ram_unit_i_366_n_0),
        .O(ram_unit_i_128_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_129
       (.I0(ram_unit_i_367_n_0),
        .I1(ram_unit_i_368_n_0),
        .O(ram_unit_i_129_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_13
       (.I0(ram_unit_i_67_n_0),
        .I1(ram_unit_i_68_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_69_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_70_n_0),
        .O(dina[31]));
  MUXF7 ram_unit_i_130
       (.I0(ram_unit_i_369_n_0),
        .I1(ram_unit_i_370_n_0),
        .O(ram_unit_i_130_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_131
       (.I0(ram_unit_i_371_n_0),
        .I1(ram_unit_i_372_n_0),
        .O(ram_unit_i_131_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_132
       (.I0(ram_unit_i_373_n_0),
        .I1(ram_unit_i_374_n_0),
        .O(ram_unit_i_132_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_133
       (.I0(ram_unit_i_375_n_0),
        .I1(ram_unit_i_376_n_0),
        .O(ram_unit_i_133_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_134
       (.I0(ram_unit_i_377_n_0),
        .I1(ram_unit_i_378_n_0),
        .O(ram_unit_i_134_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_135
       (.I0(ram_unit_i_379_n_0),
        .I1(ram_unit_i_380_n_0),
        .O(ram_unit_i_135_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_136
       (.I0(ram_unit_i_381_n_0),
        .I1(ram_unit_i_382_n_0),
        .O(ram_unit_i_136_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_137
       (.I0(ram_unit_i_383_n_0),
        .I1(ram_unit_i_384_n_0),
        .O(ram_unit_i_137_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_138
       (.I0(ram_unit_i_385_n_0),
        .I1(ram_unit_i_386_n_0),
        .O(ram_unit_i_138_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_139
       (.I0(ram_unit_i_387_n_0),
        .I1(ram_unit_i_388_n_0),
        .O(ram_unit_i_139_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_14
       (.I0(ram_unit_i_71_n_0),
        .I1(ram_unit_i_72_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_73_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_74_n_0),
        .O(dina[30]));
  MUXF7 ram_unit_i_140
       (.I0(ram_unit_i_389_n_0),
        .I1(ram_unit_i_390_n_0),
        .O(ram_unit_i_140_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_141
       (.I0(ram_unit_i_391_n_0),
        .I1(ram_unit_i_392_n_0),
        .O(ram_unit_i_141_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_142
       (.I0(ram_unit_i_393_n_0),
        .I1(ram_unit_i_394_n_0),
        .O(ram_unit_i_142_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_143
       (.I0(ram_unit_i_395_n_0),
        .I1(ram_unit_i_396_n_0),
        .O(ram_unit_i_143_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_144
       (.I0(ram_unit_i_397_n_0),
        .I1(ram_unit_i_398_n_0),
        .O(ram_unit_i_144_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_145
       (.I0(ram_unit_i_399_n_0),
        .I1(ram_unit_i_400_n_0),
        .O(ram_unit_i_145_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_146
       (.I0(ram_unit_i_401_n_0),
        .I1(ram_unit_i_402_n_0),
        .O(ram_unit_i_146_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_147
       (.I0(ram_unit_i_403_n_0),
        .I1(ram_unit_i_404_n_0),
        .O(ram_unit_i_147_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_148
       (.I0(ram_unit_i_405_n_0),
        .I1(ram_unit_i_406_n_0),
        .O(ram_unit_i_148_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_149
       (.I0(ram_unit_i_407_n_0),
        .I1(ram_unit_i_408_n_0),
        .O(ram_unit_i_149_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_15
       (.I0(ram_unit_i_75_n_0),
        .I1(ram_unit_i_76_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_77_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_78_n_0),
        .O(dina[29]));
  MUXF7 ram_unit_i_150
       (.I0(ram_unit_i_409_n_0),
        .I1(ram_unit_i_410_n_0),
        .O(ram_unit_i_150_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_151
       (.I0(ram_unit_i_411_n_0),
        .I1(ram_unit_i_412_n_0),
        .O(ram_unit_i_151_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_152
       (.I0(ram_unit_i_413_n_0),
        .I1(ram_unit_i_414_n_0),
        .O(ram_unit_i_152_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_153
       (.I0(ram_unit_i_415_n_0),
        .I1(ram_unit_i_416_n_0),
        .O(ram_unit_i_153_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_154
       (.I0(ram_unit_i_417_n_0),
        .I1(ram_unit_i_418_n_0),
        .O(ram_unit_i_154_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_155
       (.I0(ram_unit_i_419_n_0),
        .I1(ram_unit_i_420_n_0),
        .O(ram_unit_i_155_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_156
       (.I0(ram_unit_i_421_n_0),
        .I1(ram_unit_i_422_n_0),
        .O(ram_unit_i_156_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_157
       (.I0(ram_unit_i_423_n_0),
        .I1(ram_unit_i_424_n_0),
        .O(ram_unit_i_157_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_158
       (.I0(ram_unit_i_425_n_0),
        .I1(ram_unit_i_426_n_0),
        .O(ram_unit_i_158_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_159
       (.I0(ram_unit_i_427_n_0),
        .I1(ram_unit_i_428_n_0),
        .O(ram_unit_i_159_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_16
       (.I0(ram_unit_i_79_n_0),
        .I1(ram_unit_i_80_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_81_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_82_n_0),
        .O(dina[28]));
  MUXF7 ram_unit_i_160
       (.I0(ram_unit_i_429_n_0),
        .I1(ram_unit_i_430_n_0),
        .O(ram_unit_i_160_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_161
       (.I0(ram_unit_i_431_n_0),
        .I1(ram_unit_i_432_n_0),
        .O(ram_unit_i_161_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_162
       (.I0(ram_unit_i_433_n_0),
        .I1(ram_unit_i_434_n_0),
        .O(ram_unit_i_162_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_163
       (.I0(ram_unit_i_435_n_0),
        .I1(ram_unit_i_436_n_0),
        .O(ram_unit_i_163_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_164
       (.I0(ram_unit_i_437_n_0),
        .I1(ram_unit_i_438_n_0),
        .O(ram_unit_i_164_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_165
       (.I0(ram_unit_i_439_n_0),
        .I1(ram_unit_i_440_n_0),
        .O(ram_unit_i_165_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_166
       (.I0(ram_unit_i_441_n_0),
        .I1(ram_unit_i_442_n_0),
        .O(ram_unit_i_166_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_167
       (.I0(ram_unit_i_443_n_0),
        .I1(ram_unit_i_444_n_0),
        .O(ram_unit_i_167_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_168
       (.I0(ram_unit_i_445_n_0),
        .I1(ram_unit_i_446_n_0),
        .O(ram_unit_i_168_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_169
       (.I0(ram_unit_i_447_n_0),
        .I1(ram_unit_i_448_n_0),
        .O(ram_unit_i_169_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_17
       (.I0(ram_unit_i_83_n_0),
        .I1(ram_unit_i_84_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_85_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_86_n_0),
        .O(dina[27]));
  MUXF7 ram_unit_i_170
       (.I0(ram_unit_i_449_n_0),
        .I1(ram_unit_i_450_n_0),
        .O(ram_unit_i_170_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_171
       (.I0(ram_unit_i_451_n_0),
        .I1(ram_unit_i_452_n_0),
        .O(ram_unit_i_171_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_172
       (.I0(ram_unit_i_453_n_0),
        .I1(ram_unit_i_454_n_0),
        .O(ram_unit_i_172_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_173
       (.I0(ram_unit_i_455_n_0),
        .I1(ram_unit_i_456_n_0),
        .O(ram_unit_i_173_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_174
       (.I0(ram_unit_i_457_n_0),
        .I1(ram_unit_i_458_n_0),
        .O(ram_unit_i_174_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_175
       (.I0(ram_unit_i_459_n_0),
        .I1(ram_unit_i_460_n_0),
        .O(ram_unit_i_175_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_176
       (.I0(ram_unit_i_461_n_0),
        .I1(ram_unit_i_462_n_0),
        .O(ram_unit_i_176_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_177
       (.I0(ram_unit_i_463_n_0),
        .I1(ram_unit_i_464_n_0),
        .O(ram_unit_i_177_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_178
       (.I0(ram_unit_i_465_n_0),
        .I1(ram_unit_i_466_n_0),
        .O(ram_unit_i_178_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_179
       (.I0(ram_unit_i_467_n_0),
        .I1(ram_unit_i_468_n_0),
        .O(ram_unit_i_179_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_18
       (.I0(ram_unit_i_87_n_0),
        .I1(ram_unit_i_88_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_89_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_90_n_0),
        .O(dina[26]));
  MUXF7 ram_unit_i_180
       (.I0(ram_unit_i_469_n_0),
        .I1(ram_unit_i_470_n_0),
        .O(ram_unit_i_180_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_181
       (.I0(ram_unit_i_471_n_0),
        .I1(ram_unit_i_472_n_0),
        .O(ram_unit_i_181_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_182
       (.I0(ram_unit_i_473_n_0),
        .I1(ram_unit_i_474_n_0),
        .O(ram_unit_i_182_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_183
       (.I0(ram_unit_i_475_n_0),
        .I1(ram_unit_i_476_n_0),
        .O(ram_unit_i_183_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_184
       (.I0(ram_unit_i_477_n_0),
        .I1(ram_unit_i_478_n_0),
        .O(ram_unit_i_184_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_185
       (.I0(ram_unit_i_479_n_0),
        .I1(ram_unit_i_480_n_0),
        .O(ram_unit_i_185_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_186
       (.I0(ram_unit_i_481_n_0),
        .I1(ram_unit_i_482_n_0),
        .O(ram_unit_i_186_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_187
       (.I0(ram_unit_i_483_n_0),
        .I1(ram_unit_i_484_n_0),
        .O(ram_unit_i_187_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_188
       (.I0(ram_unit_i_485_n_0),
        .I1(ram_unit_i_486_n_0),
        .O(ram_unit_i_188_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_189
       (.I0(ram_unit_i_487_n_0),
        .I1(ram_unit_i_488_n_0),
        .O(ram_unit_i_189_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_19
       (.I0(ram_unit_i_91_n_0),
        .I1(ram_unit_i_92_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_93_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_94_n_0),
        .O(dina[25]));
  MUXF7 ram_unit_i_190
       (.I0(ram_unit_i_489_n_0),
        .I1(ram_unit_i_490_n_0),
        .O(ram_unit_i_190_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_191
       (.I0(ram_unit_i_491_n_0),
        .I1(ram_unit_i_492_n_0),
        .O(ram_unit_i_191_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_192
       (.I0(ram_unit_i_493_n_0),
        .I1(ram_unit_i_494_n_0),
        .O(ram_unit_i_192_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_193
       (.I0(ram_unit_i_495_n_0),
        .I1(ram_unit_i_496_n_0),
        .O(ram_unit_i_193_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_194
       (.I0(ram_unit_i_497_n_0),
        .I1(ram_unit_i_498_n_0),
        .O(ram_unit_i_194_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_196
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_501_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_503_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_504_n_0),
        .O(\curpc_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_197
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_505_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_506_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [10]),
        .O(\curpc_reg[10]_0 ));
  CARRY4 ram_unit_i_198
       (.CI(ram_unit_i_211_n_0),
        .CO({ram_unit_i_198_n_0,ram_unit_i_198_n_1,ram_unit_i_198_n_2,ram_unit_i_198_n_3}),
        .CYINIT(1'b0),
        .DI(\curpc_reg[11] ),
        .O(data1[11:8]),
        .S({ram_unit_i_511_n_0,ram_unit_i_512_n_0,ram_unit_i_513_n_0,ram_unit_i_514_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_199
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_501_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_503_n_0),
        .O(data6[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_20
       (.I0(ram_unit_i_95_n_0),
        .I1(ram_unit_i_96_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_97_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_98_n_0),
        .O(dina[24]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_201
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_516_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_501_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_517_n_0),
        .O(\curpc_reg[9]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_202
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_506_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_518_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [9]),
        .O(\curpc_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_203
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_516_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_501_n_0),
        .O(data6[6]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_205
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_520_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_516_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_521_n_0),
        .O(\curpc_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_206
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_518_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_522_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [8]),
        .O(\curpc_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_207
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_520_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_516_n_0),
        .O(data6[5]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_209
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_525_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_520_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_526_n_0),
        .O(\curpc_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_21
       (.I0(ram_unit_i_99_n_0),
        .I1(ram_unit_i_100_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_101_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_102_n_0),
        .O(dina[23]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_210
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_522_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_527_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [7]),
        .O(\curpc_reg[7]_1 ));
  CARRY4 ram_unit_i_211
       (.CI(ram_unit_i_228_n_0),
        .CO({ram_unit_i_211_n_0,ram_unit_i_211_n_1,ram_unit_i_211_n_2,ram_unit_i_211_n_3}),
        .CYINIT(1'b0),
        .DI(\curpc_reg[7] ),
        .O(data1[7:4]),
        .S({ram_unit_i_532_n_0,ram_unit_i_533_n_0,ram_unit_i_534_n_0,ram_unit_i_535_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_212
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_525_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_520_n_0),
        .O(data6[4]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_214
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_537_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_525_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_538_n_0),
        .O(\curpc_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_215
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_527_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_539_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [6]),
        .O(\curpc_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_216
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_537_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_525_n_0),
        .O(data6[3]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_218
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_541_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_537_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_542_n_0),
        .O(\curpc_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_219
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_539_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_543_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [5]),
        .O(\curpc_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_22
       (.I0(ram_unit_i_103_n_0),
        .I1(ram_unit_i_104_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_105_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_106_n_0),
        .O(dina[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_220
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_541_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_537_n_0),
        .O(data6[2]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_222
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_545_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_541_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_546_n_0),
        .O(\curpc_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_223
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_543_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_547_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [4]),
        .O(\curpc_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_224
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_545_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_541_n_0),
        .O(data6[1]));
  LUT6 #(
    .INIT(64'hA8080000A808FFFF)) 
    ram_unit_i_226
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_550_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_545_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_551_n_0),
        .O(\curpc_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_227
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_547_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_552_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [3]),
        .O(\curpc_reg[3]_1 ));
  CARRY4 ram_unit_i_228
       (.CI(1'b0),
        .CO({ram_unit_i_228_n_0,ram_unit_i_228_n_1,ram_unit_i_228_n_2,ram_unit_i_228_n_3}),
        .CYINIT(1'b1),
        .DI({\curpc_reg[3]_0 ,rs1_out[0]}),
        .O(data1[3:0]),
        .S({ram_unit_i_557_n_0,ram_unit_i_558_n_0,ram_unit_i_559_n_0,ram_unit_i_560_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    ram_unit_i_229
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_550_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_545_n_0),
        .O(data6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_23
       (.I0(ram_unit_i_107_n_0),
        .I1(ram_unit_i_108_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_109_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_110_n_0),
        .O(dina[21]));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_231
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_562_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_550_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_563_n_0),
        .O(\curpc_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    ram_unit_i_232
       (.I0(ram_unit_i_564_n_0),
        .I1(ram_unit_i_565_n_0),
        .I2(ram_unit_i_566_n_0),
        .I3(ram_unit_i_567_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [2]),
        .O(\curpc_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_unit_i_233
       (.I0(ram_unit_i_568_n_0),
        .I1(ram_unit_i_569_n_0),
        .I2(ram_unit_i_570_n_0),
        .I3(ram_unit_i_565_n_0),
        .I4(ram_unit_i_571_n_0),
        .I5(ram_unit_i_572_n_0),
        .O(\curpc_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_234
       (.I0(ram_unit_i_573_n_0),
        .I1(ram_unit_i_574_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_575_n_0),
        .I4(\curpc_reg[25] ),
        .I5(ram_unit_i_577_n_0),
        .O(\curpc_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hA808FFFFA8080000)) 
    ram_unit_i_236
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_578_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_562_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(ram_unit_i_579_n_0),
        .O(\curpc_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    ram_unit_i_237
       (.I0(ram_unit_i_564_n_0),
        .I1(ram_unit_i_565_n_0),
        .I2(ram_unit_i_566_n_0),
        .I3(ram_unit_i_580_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [1]),
        .O(\curpc_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_238
       (.I0(ram_unit_i_575_n_0),
        .I1(ram_unit_i_577_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_574_n_0),
        .I4(\curpc_reg[25] ),
        .I5(ram_unit_i_581_n_0),
        .O(\curpc_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h8F80EFEF8F80E0E0)) 
    ram_unit_i_239
       (.I0(rs1_out[0]),
        .I1(alu_in_b),
        .I2(\bbstub_spo[6]_0 [2]),
        .I3(\alu_unit/data4 ),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data3 ),
        .O(ram_unit_i_239_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_24
       (.I0(ram_unit_i_111_n_0),
        .I1(ram_unit_i_112_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_113_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_114_n_0),
        .O(dina[20]));
  LUT6 #(
    .INIT(64'hA00088FFA0FF8800)) 
    ram_unit_i_240
       (.I0(\curpc_reg[29]_0 ),
        .I1(ram_unit_i_584_n_0),
        .I2(ram_unit_i_578_n_0),
        .I3(\bbstub_spo[6]_0 [0]),
        .I4(alu_in_b),
        .I5(rs1_out[0]),
        .O(ram_unit_i_240_n_0));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    ram_unit_i_241
       (.I0(ram_unit_i_564_n_0),
        .I1(ram_unit_i_565_n_0),
        .I2(ram_unit_i_566_n_0),
        .I3(ram_unit_i_585_n_0),
        .I4(\bbstub_spo[6]_0 [0]),
        .I5(\alu_unit/data0 [0]),
        .O(ram_unit_i_241_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_242
       (.I0(ram_unit_i_574_n_0),
        .I1(ram_unit_i_581_n_0),
        .I2(alu_in_b),
        .I3(ram_unit_i_577_n_0),
        .I4(\curpc_reg[25] ),
        .I5(ram_unit_i_586_n_0),
        .O(\curpc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_243
       (.I0(\register_reg[27]_26 [31]),
        .I1(\register_reg[26]_25 [31]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [31]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [31]),
        .O(ram_unit_i_243_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_244
       (.I0(\register_reg[31]_30 [31]),
        .I1(\register_reg[30]_29 [31]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [31]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [31]),
        .O(ram_unit_i_244_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_245
       (.I0(\register_reg[19]_18 [31]),
        .I1(\register_reg[18]_17 [31]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [31]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [31]),
        .O(ram_unit_i_245_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_246
       (.I0(\register_reg[23]_22 [31]),
        .I1(\register_reg[22]_21 [31]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [31]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [31]),
        .O(ram_unit_i_246_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_247
       (.I0(\register_reg[11]_10 [31]),
        .I1(\register_reg[10]_9 [31]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [31]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [31]),
        .O(ram_unit_i_247_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_248
       (.I0(\register_reg[15]_14 [31]),
        .I1(\register_reg[14]_13 [31]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [31]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [31]),
        .O(ram_unit_i_248_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_249
       (.I0(\register_reg[3]_2 [31]),
        .I1(\register_reg[2]_1 [31]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [31]),
        .O(ram_unit_i_249_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_25
       (.I0(ram_unit_i_115_n_0),
        .I1(ram_unit_i_116_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_117_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_118_n_0),
        .O(dina[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_250
       (.I0(\register_reg[7]_6 [31]),
        .I1(\register_reg[6]_5 [31]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [31]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [31]),
        .O(ram_unit_i_250_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_251
       (.I0(\register_reg[27]_26 [30]),
        .I1(\register_reg[26]_25 [30]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [30]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [30]),
        .O(ram_unit_i_251_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_252
       (.I0(\register_reg[31]_30 [30]),
        .I1(\register_reg[30]_29 [30]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [30]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [30]),
        .O(ram_unit_i_252_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_253
       (.I0(\register_reg[19]_18 [30]),
        .I1(\register_reg[18]_17 [30]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [30]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [30]),
        .O(ram_unit_i_253_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_254
       (.I0(\register_reg[23]_22 [30]),
        .I1(\register_reg[22]_21 [30]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [30]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [30]),
        .O(ram_unit_i_254_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_255
       (.I0(\register_reg[11]_10 [30]),
        .I1(\register_reg[10]_9 [30]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [30]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [30]),
        .O(ram_unit_i_255_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_256
       (.I0(\register_reg[15]_14 [30]),
        .I1(\register_reg[14]_13 [30]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [30]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [30]),
        .O(ram_unit_i_256_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_257
       (.I0(\register_reg[3]_2 [30]),
        .I1(\register_reg[2]_1 [30]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [30]),
        .O(ram_unit_i_257_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_258
       (.I0(\register_reg[7]_6 [30]),
        .I1(\register_reg[6]_5 [30]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [30]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [30]),
        .O(ram_unit_i_258_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_259
       (.I0(\register_reg[27]_26 [29]),
        .I1(\register_reg[26]_25 [29]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [29]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [29]),
        .O(ram_unit_i_259_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_26
       (.I0(ram_unit_i_119_n_0),
        .I1(ram_unit_i_120_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_121_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_122_n_0),
        .O(dina[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_260
       (.I0(\register_reg[31]_30 [29]),
        .I1(\register_reg[30]_29 [29]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [29]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [29]),
        .O(ram_unit_i_260_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_261
       (.I0(\register_reg[19]_18 [29]),
        .I1(\register_reg[18]_17 [29]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [29]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [29]),
        .O(ram_unit_i_261_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_262
       (.I0(\register_reg[23]_22 [29]),
        .I1(\register_reg[22]_21 [29]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [29]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [29]),
        .O(ram_unit_i_262_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_263
       (.I0(\register_reg[11]_10 [29]),
        .I1(\register_reg[10]_9 [29]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [29]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [29]),
        .O(ram_unit_i_263_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_264
       (.I0(\register_reg[15]_14 [29]),
        .I1(\register_reg[14]_13 [29]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [29]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [29]),
        .O(ram_unit_i_264_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_265
       (.I0(\register_reg[3]_2 [29]),
        .I1(\register_reg[2]_1 [29]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [29]),
        .O(ram_unit_i_265_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_266
       (.I0(\register_reg[7]_6 [29]),
        .I1(\register_reg[6]_5 [29]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [29]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [29]),
        .O(ram_unit_i_266_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_267
       (.I0(\register_reg[27]_26 [28]),
        .I1(\register_reg[26]_25 [28]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [28]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [28]),
        .O(ram_unit_i_267_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_268
       (.I0(\register_reg[31]_30 [28]),
        .I1(\register_reg[30]_29 [28]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [28]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [28]),
        .O(ram_unit_i_268_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_269
       (.I0(\register_reg[19]_18 [28]),
        .I1(\register_reg[18]_17 [28]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [28]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [28]),
        .O(ram_unit_i_269_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_27
       (.I0(ram_unit_i_123_n_0),
        .I1(ram_unit_i_124_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_125_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_126_n_0),
        .O(dina[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_270
       (.I0(\register_reg[23]_22 [28]),
        .I1(\register_reg[22]_21 [28]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [28]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [28]),
        .O(ram_unit_i_270_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_271
       (.I0(\register_reg[11]_10 [28]),
        .I1(\register_reg[10]_9 [28]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [28]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [28]),
        .O(ram_unit_i_271_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_272
       (.I0(\register_reg[15]_14 [28]),
        .I1(\register_reg[14]_13 [28]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [28]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [28]),
        .O(ram_unit_i_272_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_273
       (.I0(\register_reg[3]_2 [28]),
        .I1(\register_reg[2]_1 [28]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [28]),
        .O(ram_unit_i_273_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_274
       (.I0(\register_reg[7]_6 [28]),
        .I1(\register_reg[6]_5 [28]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [28]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [28]),
        .O(ram_unit_i_274_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_275
       (.I0(\register_reg[27]_26 [27]),
        .I1(\register_reg[26]_25 [27]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [27]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [27]),
        .O(ram_unit_i_275_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_276
       (.I0(\register_reg[31]_30 [27]),
        .I1(\register_reg[30]_29 [27]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [27]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [27]),
        .O(ram_unit_i_276_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_277
       (.I0(\register_reg[19]_18 [27]),
        .I1(\register_reg[18]_17 [27]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [27]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [27]),
        .O(ram_unit_i_277_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_278
       (.I0(\register_reg[23]_22 [27]),
        .I1(\register_reg[22]_21 [27]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [27]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [27]),
        .O(ram_unit_i_278_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_279
       (.I0(\register_reg[11]_10 [27]),
        .I1(\register_reg[10]_9 [27]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [27]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [27]),
        .O(ram_unit_i_279_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_28
       (.I0(ram_unit_i_127_n_0),
        .I1(ram_unit_i_128_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_129_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_130_n_0),
        .O(dina[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_280
       (.I0(\register_reg[15]_14 [27]),
        .I1(\register_reg[14]_13 [27]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [27]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [27]),
        .O(ram_unit_i_280_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_281
       (.I0(\register_reg[3]_2 [27]),
        .I1(\register_reg[2]_1 [27]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [27]),
        .O(ram_unit_i_281_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_282
       (.I0(\register_reg[7]_6 [27]),
        .I1(\register_reg[6]_5 [27]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [27]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [27]),
        .O(ram_unit_i_282_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_283
       (.I0(\register_reg[27]_26 [26]),
        .I1(\register_reg[26]_25 [26]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [26]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [26]),
        .O(ram_unit_i_283_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_284
       (.I0(\register_reg[31]_30 [26]),
        .I1(\register_reg[30]_29 [26]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [26]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [26]),
        .O(ram_unit_i_284_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_285
       (.I0(\register_reg[19]_18 [26]),
        .I1(\register_reg[18]_17 [26]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [26]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [26]),
        .O(ram_unit_i_285_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_286
       (.I0(\register_reg[23]_22 [26]),
        .I1(\register_reg[22]_21 [26]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [26]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [26]),
        .O(ram_unit_i_286_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_287
       (.I0(\register_reg[11]_10 [26]),
        .I1(\register_reg[10]_9 [26]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [26]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [26]),
        .O(ram_unit_i_287_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_288
       (.I0(\register_reg[15]_14 [26]),
        .I1(\register_reg[14]_13 [26]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [26]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [26]),
        .O(ram_unit_i_288_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_289
       (.I0(\register_reg[3]_2 [26]),
        .I1(\register_reg[2]_1 [26]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [26]),
        .O(ram_unit_i_289_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_29
       (.I0(ram_unit_i_131_n_0),
        .I1(ram_unit_i_132_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_133_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_134_n_0),
        .O(dina[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_290
       (.I0(\register_reg[7]_6 [26]),
        .I1(\register_reg[6]_5 [26]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [26]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [26]),
        .O(ram_unit_i_290_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_291
       (.I0(\register_reg[27]_26 [25]),
        .I1(\register_reg[26]_25 [25]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [25]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [25]),
        .O(ram_unit_i_291_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_292
       (.I0(\register_reg[31]_30 [25]),
        .I1(\register_reg[30]_29 [25]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [25]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [25]),
        .O(ram_unit_i_292_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_293
       (.I0(\register_reg[19]_18 [25]),
        .I1(\register_reg[18]_17 [25]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [25]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [25]),
        .O(ram_unit_i_293_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_294
       (.I0(\register_reg[23]_22 [25]),
        .I1(\register_reg[22]_21 [25]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [25]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [25]),
        .O(ram_unit_i_294_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_295
       (.I0(\register_reg[11]_10 [25]),
        .I1(\register_reg[10]_9 [25]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [25]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [25]),
        .O(ram_unit_i_295_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_296
       (.I0(\register_reg[15]_14 [25]),
        .I1(\register_reg[14]_13 [25]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [25]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [25]),
        .O(ram_unit_i_296_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_297
       (.I0(\register_reg[3]_2 [25]),
        .I1(\register_reg[2]_1 [25]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [25]),
        .O(ram_unit_i_297_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_298
       (.I0(\register_reg[7]_6 [25]),
        .I1(\register_reg[6]_5 [25]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [25]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [25]),
        .O(ram_unit_i_298_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_299
       (.I0(\register_reg[27]_26 [24]),
        .I1(\register_reg[26]_25 [24]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [24]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [24]),
        .O(ram_unit_i_299_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_30
       (.I0(ram_unit_i_135_n_0),
        .I1(ram_unit_i_136_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_137_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_138_n_0),
        .O(dina[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_300
       (.I0(\register_reg[31]_30 [24]),
        .I1(\register_reg[30]_29 [24]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [24]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [24]),
        .O(ram_unit_i_300_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_301
       (.I0(\register_reg[19]_18 [24]),
        .I1(\register_reg[18]_17 [24]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [24]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [24]),
        .O(ram_unit_i_301_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_302
       (.I0(\register_reg[23]_22 [24]),
        .I1(\register_reg[22]_21 [24]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [24]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [24]),
        .O(ram_unit_i_302_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_303
       (.I0(\register_reg[11]_10 [24]),
        .I1(\register_reg[10]_9 [24]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [24]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [24]),
        .O(ram_unit_i_303_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_304
       (.I0(\register_reg[15]_14 [24]),
        .I1(\register_reg[14]_13 [24]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [24]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [24]),
        .O(ram_unit_i_304_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_305
       (.I0(\register_reg[3]_2 [24]),
        .I1(\register_reg[2]_1 [24]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [24]),
        .O(ram_unit_i_305_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_306
       (.I0(\register_reg[7]_6 [24]),
        .I1(\register_reg[6]_5 [24]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [24]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [24]),
        .O(ram_unit_i_306_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_307
       (.I0(\register_reg[27]_26 [23]),
        .I1(\register_reg[26]_25 [23]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [23]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [23]),
        .O(ram_unit_i_307_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_308
       (.I0(\register_reg[31]_30 [23]),
        .I1(\register_reg[30]_29 [23]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [23]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [23]),
        .O(ram_unit_i_308_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_309
       (.I0(\register_reg[19]_18 [23]),
        .I1(\register_reg[18]_17 [23]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [23]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [23]),
        .O(ram_unit_i_309_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_31
       (.I0(ram_unit_i_139_n_0),
        .I1(ram_unit_i_140_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_141_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_142_n_0),
        .O(dina[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_310
       (.I0(\register_reg[23]_22 [23]),
        .I1(\register_reg[22]_21 [23]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [23]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [23]),
        .O(ram_unit_i_310_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_311
       (.I0(\register_reg[11]_10 [23]),
        .I1(\register_reg[10]_9 [23]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [23]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [23]),
        .O(ram_unit_i_311_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_312
       (.I0(\register_reg[15]_14 [23]),
        .I1(\register_reg[14]_13 [23]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [23]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [23]),
        .O(ram_unit_i_312_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_313
       (.I0(\register_reg[3]_2 [23]),
        .I1(\register_reg[2]_1 [23]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [23]),
        .O(ram_unit_i_313_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_314
       (.I0(\register_reg[7]_6 [23]),
        .I1(\register_reg[6]_5 [23]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [23]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [23]),
        .O(ram_unit_i_314_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_315
       (.I0(\register_reg[27]_26 [22]),
        .I1(\register_reg[26]_25 [22]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [22]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [22]),
        .O(ram_unit_i_315_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_316
       (.I0(\register_reg[31]_30 [22]),
        .I1(\register_reg[30]_29 [22]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [22]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [22]),
        .O(ram_unit_i_316_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_317
       (.I0(\register_reg[19]_18 [22]),
        .I1(\register_reg[18]_17 [22]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [22]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [22]),
        .O(ram_unit_i_317_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_318
       (.I0(\register_reg[23]_22 [22]),
        .I1(\register_reg[22]_21 [22]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [22]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [22]),
        .O(ram_unit_i_318_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_319
       (.I0(\register_reg[11]_10 [22]),
        .I1(\register_reg[10]_9 [22]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [22]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [22]),
        .O(ram_unit_i_319_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_32
       (.I0(ram_unit_i_143_n_0),
        .I1(ram_unit_i_144_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_145_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_146_n_0),
        .O(dina[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_320
       (.I0(\register_reg[15]_14 [22]),
        .I1(\register_reg[14]_13 [22]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [22]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [22]),
        .O(ram_unit_i_320_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_321
       (.I0(\register_reg[3]_2 [22]),
        .I1(\register_reg[2]_1 [22]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [22]),
        .O(ram_unit_i_321_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_322
       (.I0(\register_reg[7]_6 [22]),
        .I1(\register_reg[6]_5 [22]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [22]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [22]),
        .O(ram_unit_i_322_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_323
       (.I0(\register_reg[27]_26 [21]),
        .I1(\register_reg[26]_25 [21]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [21]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [21]),
        .O(ram_unit_i_323_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_324
       (.I0(\register_reg[31]_30 [21]),
        .I1(\register_reg[30]_29 [21]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [21]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [21]),
        .O(ram_unit_i_324_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_325
       (.I0(\register_reg[19]_18 [21]),
        .I1(\register_reg[18]_17 [21]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [21]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [21]),
        .O(ram_unit_i_325_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_326
       (.I0(\register_reg[23]_22 [21]),
        .I1(\register_reg[22]_21 [21]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [21]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [21]),
        .O(ram_unit_i_326_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_327
       (.I0(\register_reg[11]_10 [21]),
        .I1(\register_reg[10]_9 [21]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [21]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [21]),
        .O(ram_unit_i_327_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_328
       (.I0(\register_reg[15]_14 [21]),
        .I1(\register_reg[14]_13 [21]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [21]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [21]),
        .O(ram_unit_i_328_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_329
       (.I0(\register_reg[3]_2 [21]),
        .I1(\register_reg[2]_1 [21]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [21]),
        .O(ram_unit_i_329_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_33
       (.I0(ram_unit_i_147_n_0),
        .I1(ram_unit_i_148_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_149_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_150_n_0),
        .O(dina[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_330
       (.I0(\register_reg[7]_6 [21]),
        .I1(\register_reg[6]_5 [21]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [21]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [21]),
        .O(ram_unit_i_330_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_331
       (.I0(\register_reg[27]_26 [20]),
        .I1(\register_reg[26]_25 [20]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [20]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [20]),
        .O(ram_unit_i_331_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_332
       (.I0(\register_reg[31]_30 [20]),
        .I1(\register_reg[30]_29 [20]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [20]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [20]),
        .O(ram_unit_i_332_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_333
       (.I0(\register_reg[19]_18 [20]),
        .I1(\register_reg[18]_17 [20]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [20]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [20]),
        .O(ram_unit_i_333_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_334
       (.I0(\register_reg[23]_22 [20]),
        .I1(\register_reg[22]_21 [20]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [20]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [20]),
        .O(ram_unit_i_334_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_335
       (.I0(\register_reg[11]_10 [20]),
        .I1(\register_reg[10]_9 [20]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [20]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [20]),
        .O(ram_unit_i_335_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_336
       (.I0(\register_reg[15]_14 [20]),
        .I1(\register_reg[14]_13 [20]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [20]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [20]),
        .O(ram_unit_i_336_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_337
       (.I0(\register_reg[3]_2 [20]),
        .I1(\register_reg[2]_1 [20]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [20]),
        .O(ram_unit_i_337_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_338
       (.I0(\register_reg[7]_6 [20]),
        .I1(\register_reg[6]_5 [20]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [20]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [20]),
        .O(ram_unit_i_338_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_339
       (.I0(\register_reg[27]_26 [19]),
        .I1(\register_reg[26]_25 [19]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [19]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [19]),
        .O(ram_unit_i_339_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_34
       (.I0(ram_unit_i_151_n_0),
        .I1(ram_unit_i_152_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_153_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_154_n_0),
        .O(dina[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_340
       (.I0(\register_reg[31]_30 [19]),
        .I1(\register_reg[30]_29 [19]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [19]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [19]),
        .O(ram_unit_i_340_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_341
       (.I0(\register_reg[19]_18 [19]),
        .I1(\register_reg[18]_17 [19]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [19]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [19]),
        .O(ram_unit_i_341_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_342
       (.I0(\register_reg[23]_22 [19]),
        .I1(\register_reg[22]_21 [19]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [19]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [19]),
        .O(ram_unit_i_342_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_343
       (.I0(\register_reg[11]_10 [19]),
        .I1(\register_reg[10]_9 [19]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [19]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [19]),
        .O(ram_unit_i_343_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_344
       (.I0(\register_reg[15]_14 [19]),
        .I1(\register_reg[14]_13 [19]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [19]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [19]),
        .O(ram_unit_i_344_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_345
       (.I0(\register_reg[3]_2 [19]),
        .I1(\register_reg[2]_1 [19]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [19]),
        .O(ram_unit_i_345_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_346
       (.I0(\register_reg[7]_6 [19]),
        .I1(\register_reg[6]_5 [19]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [19]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [19]),
        .O(ram_unit_i_346_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_347
       (.I0(\register_reg[27]_26 [18]),
        .I1(\register_reg[26]_25 [18]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [18]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [18]),
        .O(ram_unit_i_347_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_348
       (.I0(\register_reg[31]_30 [18]),
        .I1(\register_reg[30]_29 [18]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [18]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [18]),
        .O(ram_unit_i_348_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_349
       (.I0(\register_reg[19]_18 [18]),
        .I1(\register_reg[18]_17 [18]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [18]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [18]),
        .O(ram_unit_i_349_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_35
       (.I0(ram_unit_i_155_n_0),
        .I1(ram_unit_i_156_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_157_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_158_n_0),
        .O(dina[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_350
       (.I0(\register_reg[23]_22 [18]),
        .I1(\register_reg[22]_21 [18]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [18]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [18]),
        .O(ram_unit_i_350_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_351
       (.I0(\register_reg[11]_10 [18]),
        .I1(\register_reg[10]_9 [18]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [18]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [18]),
        .O(ram_unit_i_351_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_352
       (.I0(\register_reg[15]_14 [18]),
        .I1(\register_reg[14]_13 [18]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [18]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [18]),
        .O(ram_unit_i_352_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_353
       (.I0(\register_reg[3]_2 [18]),
        .I1(\register_reg[2]_1 [18]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [18]),
        .O(ram_unit_i_353_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_354
       (.I0(\register_reg[7]_6 [18]),
        .I1(\register_reg[6]_5 [18]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [18]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [18]),
        .O(ram_unit_i_354_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_355
       (.I0(\register_reg[27]_26 [17]),
        .I1(\register_reg[26]_25 [17]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [17]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [17]),
        .O(ram_unit_i_355_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_356
       (.I0(\register_reg[31]_30 [17]),
        .I1(\register_reg[30]_29 [17]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [17]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [17]),
        .O(ram_unit_i_356_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_357
       (.I0(\register_reg[19]_18 [17]),
        .I1(\register_reg[18]_17 [17]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [17]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [17]),
        .O(ram_unit_i_357_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_358
       (.I0(\register_reg[23]_22 [17]),
        .I1(\register_reg[22]_21 [17]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [17]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [17]),
        .O(ram_unit_i_358_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_359
       (.I0(\register_reg[11]_10 [17]),
        .I1(\register_reg[10]_9 [17]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [17]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [17]),
        .O(ram_unit_i_359_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_36
       (.I0(ram_unit_i_159_n_0),
        .I1(ram_unit_i_160_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_161_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_162_n_0),
        .O(dina[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_360
       (.I0(\register_reg[15]_14 [17]),
        .I1(\register_reg[14]_13 [17]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [17]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [17]),
        .O(ram_unit_i_360_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_361
       (.I0(\register_reg[3]_2 [17]),
        .I1(\register_reg[2]_1 [17]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [17]),
        .O(ram_unit_i_361_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_362
       (.I0(\register_reg[7]_6 [17]),
        .I1(\register_reg[6]_5 [17]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [17]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [17]),
        .O(ram_unit_i_362_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_363
       (.I0(\register_reg[27]_26 [16]),
        .I1(\register_reg[26]_25 [16]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [16]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [16]),
        .O(ram_unit_i_363_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_364
       (.I0(\register_reg[31]_30 [16]),
        .I1(\register_reg[30]_29 [16]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [16]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [16]),
        .O(ram_unit_i_364_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_365
       (.I0(\register_reg[19]_18 [16]),
        .I1(\register_reg[18]_17 [16]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [16]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [16]),
        .O(ram_unit_i_365_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_366
       (.I0(\register_reg[23]_22 [16]),
        .I1(\register_reg[22]_21 [16]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [16]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [16]),
        .O(ram_unit_i_366_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_367
       (.I0(\register_reg[11]_10 [16]),
        .I1(\register_reg[10]_9 [16]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [16]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [16]),
        .O(ram_unit_i_367_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_368
       (.I0(\register_reg[15]_14 [16]),
        .I1(\register_reg[14]_13 [16]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [16]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [16]),
        .O(ram_unit_i_368_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_369
       (.I0(\register_reg[3]_2 [16]),
        .I1(\register_reg[2]_1 [16]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [16]),
        .O(ram_unit_i_369_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_37
       (.I0(ram_unit_i_163_n_0),
        .I1(ram_unit_i_164_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_165_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_166_n_0),
        .O(dina[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_370
       (.I0(\register_reg[7]_6 [16]),
        .I1(\register_reg[6]_5 [16]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [16]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [16]),
        .O(ram_unit_i_370_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_371
       (.I0(\register_reg[27]_26 [15]),
        .I1(\register_reg[26]_25 [15]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [15]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [15]),
        .O(ram_unit_i_371_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_372
       (.I0(\register_reg[31]_30 [15]),
        .I1(\register_reg[30]_29 [15]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [15]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [15]),
        .O(ram_unit_i_372_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_373
       (.I0(\register_reg[19]_18 [15]),
        .I1(\register_reg[18]_17 [15]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [15]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [15]),
        .O(ram_unit_i_373_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_374
       (.I0(\register_reg[23]_22 [15]),
        .I1(\register_reg[22]_21 [15]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [15]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [15]),
        .O(ram_unit_i_374_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_375
       (.I0(\register_reg[11]_10 [15]),
        .I1(\register_reg[10]_9 [15]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [15]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [15]),
        .O(ram_unit_i_375_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_376
       (.I0(\register_reg[15]_14 [15]),
        .I1(\register_reg[14]_13 [15]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [15]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [15]),
        .O(ram_unit_i_376_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_377
       (.I0(\register_reg[3]_2 [15]),
        .I1(\register_reg[2]_1 [15]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [15]),
        .O(ram_unit_i_377_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_378
       (.I0(\register_reg[7]_6 [15]),
        .I1(\register_reg[6]_5 [15]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [15]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [15]),
        .O(ram_unit_i_378_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_379
       (.I0(\register_reg[27]_26 [14]),
        .I1(\register_reg[26]_25 [14]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [14]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [14]),
        .O(ram_unit_i_379_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_38
       (.I0(ram_unit_i_167_n_0),
        .I1(ram_unit_i_168_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_169_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_170_n_0),
        .O(dina[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_380
       (.I0(\register_reg[31]_30 [14]),
        .I1(\register_reg[30]_29 [14]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [14]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [14]),
        .O(ram_unit_i_380_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_381
       (.I0(\register_reg[19]_18 [14]),
        .I1(\register_reg[18]_17 [14]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [14]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [14]),
        .O(ram_unit_i_381_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_382
       (.I0(\register_reg[23]_22 [14]),
        .I1(\register_reg[22]_21 [14]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [14]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [14]),
        .O(ram_unit_i_382_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_383
       (.I0(\register_reg[11]_10 [14]),
        .I1(\register_reg[10]_9 [14]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [14]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [14]),
        .O(ram_unit_i_383_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_384
       (.I0(\register_reg[15]_14 [14]),
        .I1(\register_reg[14]_13 [14]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [14]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [14]),
        .O(ram_unit_i_384_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_385
       (.I0(\register_reg[3]_2 [14]),
        .I1(\register_reg[2]_1 [14]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [14]),
        .O(ram_unit_i_385_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_386
       (.I0(\register_reg[7]_6 [14]),
        .I1(\register_reg[6]_5 [14]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [14]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [14]),
        .O(ram_unit_i_386_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_387
       (.I0(\register_reg[27]_26 [13]),
        .I1(\register_reg[26]_25 [13]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [13]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [13]),
        .O(ram_unit_i_387_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_388
       (.I0(\register_reg[31]_30 [13]),
        .I1(\register_reg[30]_29 [13]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [13]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [13]),
        .O(ram_unit_i_388_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_389
       (.I0(\register_reg[19]_18 [13]),
        .I1(\register_reg[18]_17 [13]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [13]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [13]),
        .O(ram_unit_i_389_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_39
       (.I0(ram_unit_i_171_n_0),
        .I1(ram_unit_i_172_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_173_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_174_n_0),
        .O(dina[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_390
       (.I0(\register_reg[23]_22 [13]),
        .I1(\register_reg[22]_21 [13]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [13]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [13]),
        .O(ram_unit_i_390_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_391
       (.I0(\register_reg[11]_10 [13]),
        .I1(\register_reg[10]_9 [13]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [13]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [13]),
        .O(ram_unit_i_391_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_392
       (.I0(\register_reg[15]_14 [13]),
        .I1(\register_reg[14]_13 [13]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [13]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [13]),
        .O(ram_unit_i_392_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_393
       (.I0(\register_reg[3]_2 [13]),
        .I1(\register_reg[2]_1 [13]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [13]),
        .O(ram_unit_i_393_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_394
       (.I0(\register_reg[7]_6 [13]),
        .I1(\register_reg[6]_5 [13]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [13]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [13]),
        .O(ram_unit_i_394_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_395
       (.I0(\register_reg[27]_26 [12]),
        .I1(\register_reg[26]_25 [12]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [12]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [12]),
        .O(ram_unit_i_395_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_396
       (.I0(\register_reg[31]_30 [12]),
        .I1(\register_reg[30]_29 [12]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [12]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [12]),
        .O(ram_unit_i_396_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_397
       (.I0(\register_reg[19]_18 [12]),
        .I1(\register_reg[18]_17 [12]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [12]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [12]),
        .O(ram_unit_i_397_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_398
       (.I0(\register_reg[23]_22 [12]),
        .I1(\register_reg[22]_21 [12]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [12]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [12]),
        .O(ram_unit_i_398_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_399
       (.I0(\register_reg[11]_10 [12]),
        .I1(\register_reg[10]_9 [12]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [12]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [12]),
        .O(ram_unit_i_399_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_40
       (.I0(ram_unit_i_175_n_0),
        .I1(ram_unit_i_176_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_177_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_178_n_0),
        .O(dina[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_400
       (.I0(\register_reg[15]_14 [12]),
        .I1(\register_reg[14]_13 [12]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [12]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [12]),
        .O(ram_unit_i_400_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_401
       (.I0(\register_reg[3]_2 [12]),
        .I1(\register_reg[2]_1 [12]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [12]),
        .O(ram_unit_i_401_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_402
       (.I0(\register_reg[7]_6 [12]),
        .I1(\register_reg[6]_5 [12]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [12]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [12]),
        .O(ram_unit_i_402_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_403
       (.I0(\register_reg[27]_26 [11]),
        .I1(\register_reg[26]_25 [11]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [11]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [11]),
        .O(ram_unit_i_403_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_404
       (.I0(\register_reg[31]_30 [11]),
        .I1(\register_reg[30]_29 [11]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [11]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [11]),
        .O(ram_unit_i_404_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_405
       (.I0(\register_reg[19]_18 [11]),
        .I1(\register_reg[18]_17 [11]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [11]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [11]),
        .O(ram_unit_i_405_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_406
       (.I0(\register_reg[23]_22 [11]),
        .I1(\register_reg[22]_21 [11]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [11]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [11]),
        .O(ram_unit_i_406_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_407
       (.I0(\register_reg[11]_10 [11]),
        .I1(\register_reg[10]_9 [11]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [11]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [11]),
        .O(ram_unit_i_407_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_408
       (.I0(\register_reg[15]_14 [11]),
        .I1(\register_reg[14]_13 [11]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [11]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [11]),
        .O(ram_unit_i_408_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_409
       (.I0(\register_reg[3]_2 [11]),
        .I1(\register_reg[2]_1 [11]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [11]),
        .O(ram_unit_i_409_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_41
       (.I0(ram_unit_i_179_n_0),
        .I1(ram_unit_i_180_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_181_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_182_n_0),
        .O(dina[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_410
       (.I0(\register_reg[7]_6 [11]),
        .I1(\register_reg[6]_5 [11]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [11]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [11]),
        .O(ram_unit_i_410_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_411
       (.I0(\register_reg[27]_26 [10]),
        .I1(\register_reg[26]_25 [10]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [10]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [10]),
        .O(ram_unit_i_411_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_412
       (.I0(\register_reg[31]_30 [10]),
        .I1(\register_reg[30]_29 [10]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [10]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [10]),
        .O(ram_unit_i_412_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_413
       (.I0(\register_reg[19]_18 [10]),
        .I1(\register_reg[18]_17 [10]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [10]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [10]),
        .O(ram_unit_i_413_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_414
       (.I0(\register_reg[23]_22 [10]),
        .I1(\register_reg[22]_21 [10]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [10]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [10]),
        .O(ram_unit_i_414_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_415
       (.I0(\register_reg[11]_10 [10]),
        .I1(\register_reg[10]_9 [10]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [10]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [10]),
        .O(ram_unit_i_415_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_416
       (.I0(\register_reg[15]_14 [10]),
        .I1(\register_reg[14]_13 [10]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [10]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [10]),
        .O(ram_unit_i_416_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_417
       (.I0(\register_reg[3]_2 [10]),
        .I1(\register_reg[2]_1 [10]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [10]),
        .O(ram_unit_i_417_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_418
       (.I0(\register_reg[7]_6 [10]),
        .I1(\register_reg[6]_5 [10]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [10]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [10]),
        .O(ram_unit_i_418_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_419
       (.I0(\register_reg[27]_26 [9]),
        .I1(\register_reg[26]_25 [9]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [9]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [9]),
        .O(ram_unit_i_419_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_42
       (.I0(ram_unit_i_183_n_0),
        .I1(ram_unit_i_184_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_185_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_186_n_0),
        .O(dina[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_420
       (.I0(\register_reg[31]_30 [9]),
        .I1(\register_reg[30]_29 [9]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [9]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [9]),
        .O(ram_unit_i_420_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_421
       (.I0(\register_reg[19]_18 [9]),
        .I1(\register_reg[18]_17 [9]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [9]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [9]),
        .O(ram_unit_i_421_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_422
       (.I0(\register_reg[23]_22 [9]),
        .I1(\register_reg[22]_21 [9]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [9]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [9]),
        .O(ram_unit_i_422_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_423
       (.I0(\register_reg[11]_10 [9]),
        .I1(\register_reg[10]_9 [9]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [9]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [9]),
        .O(ram_unit_i_423_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_424
       (.I0(\register_reg[15]_14 [9]),
        .I1(\register_reg[14]_13 [9]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [9]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [9]),
        .O(ram_unit_i_424_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_425
       (.I0(\register_reg[3]_2 [9]),
        .I1(\register_reg[2]_1 [9]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [9]),
        .O(ram_unit_i_425_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_426
       (.I0(\register_reg[7]_6 [9]),
        .I1(\register_reg[6]_5 [9]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [9]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [9]),
        .O(ram_unit_i_426_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_427
       (.I0(\register_reg[27]_26 [8]),
        .I1(\register_reg[26]_25 [8]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [8]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [8]),
        .O(ram_unit_i_427_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_428
       (.I0(\register_reg[31]_30 [8]),
        .I1(\register_reg[30]_29 [8]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [8]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [8]),
        .O(ram_unit_i_428_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_429
       (.I0(\register_reg[19]_18 [8]),
        .I1(\register_reg[18]_17 [8]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [8]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [8]),
        .O(ram_unit_i_429_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_43
       (.I0(ram_unit_i_187_n_0),
        .I1(ram_unit_i_188_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_189_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_190_n_0),
        .O(dina[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_430
       (.I0(\register_reg[23]_22 [8]),
        .I1(\register_reg[22]_21 [8]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [8]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [8]),
        .O(ram_unit_i_430_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_431
       (.I0(\register_reg[11]_10 [8]),
        .I1(\register_reg[10]_9 [8]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [8]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [8]),
        .O(ram_unit_i_431_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_432
       (.I0(\register_reg[15]_14 [8]),
        .I1(\register_reg[14]_13 [8]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [8]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [8]),
        .O(ram_unit_i_432_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_433
       (.I0(\register_reg[3]_2 [8]),
        .I1(\register_reg[2]_1 [8]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [8]),
        .O(ram_unit_i_433_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_434
       (.I0(\register_reg[7]_6 [8]),
        .I1(\register_reg[6]_5 [8]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [8]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [8]),
        .O(ram_unit_i_434_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_435
       (.I0(\register_reg[27]_26 [7]),
        .I1(\register_reg[26]_25 [7]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [7]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [7]),
        .O(ram_unit_i_435_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_436
       (.I0(\register_reg[31]_30 [7]),
        .I1(\register_reg[30]_29 [7]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [7]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [7]),
        .O(ram_unit_i_436_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_437
       (.I0(\register_reg[19]_18 [7]),
        .I1(\register_reg[18]_17 [7]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [7]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [7]),
        .O(ram_unit_i_437_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_438
       (.I0(\register_reg[23]_22 [7]),
        .I1(\register_reg[22]_21 [7]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [7]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [7]),
        .O(ram_unit_i_438_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_439
       (.I0(\register_reg[11]_10 [7]),
        .I1(\register_reg[10]_9 [7]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [7]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [7]),
        .O(ram_unit_i_439_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_44
       (.I0(ram_unit_i_191_n_0),
        .I1(ram_unit_i_192_n_0),
        .I2(spo[22]),
        .I3(ram_unit_i_193_n_0),
        .I4(spo[21]),
        .I5(ram_unit_i_194_n_0),
        .O(dina[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_440
       (.I0(\register_reg[15]_14 [7]),
        .I1(\register_reg[14]_13 [7]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [7]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [7]),
        .O(ram_unit_i_440_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_441
       (.I0(\register_reg[3]_2 [7]),
        .I1(\register_reg[2]_1 [7]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [7]),
        .O(ram_unit_i_441_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_442
       (.I0(\register_reg[7]_6 [7]),
        .I1(\register_reg[6]_5 [7]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [7]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [7]),
        .O(ram_unit_i_442_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_443
       (.I0(\register_reg[27]_26 [6]),
        .I1(\register_reg[26]_25 [6]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [6]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [6]),
        .O(ram_unit_i_443_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_444
       (.I0(\register_reg[31]_30 [6]),
        .I1(\register_reg[30]_29 [6]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [6]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [6]),
        .O(ram_unit_i_444_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_445
       (.I0(\register_reg[19]_18 [6]),
        .I1(\register_reg[18]_17 [6]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [6]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [6]),
        .O(ram_unit_i_445_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_446
       (.I0(\register_reg[23]_22 [6]),
        .I1(\register_reg[22]_21 [6]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [6]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [6]),
        .O(ram_unit_i_446_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_447
       (.I0(\register_reg[11]_10 [6]),
        .I1(\register_reg[10]_9 [6]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [6]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [6]),
        .O(ram_unit_i_447_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_448
       (.I0(\register_reg[15]_14 [6]),
        .I1(\register_reg[14]_13 [6]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [6]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [6]),
        .O(ram_unit_i_448_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_449
       (.I0(\register_reg[3]_2 [6]),
        .I1(\register_reg[2]_1 [6]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [6]),
        .O(ram_unit_i_449_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_450
       (.I0(\register_reg[7]_6 [6]),
        .I1(\register_reg[6]_5 [6]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [6]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [6]),
        .O(ram_unit_i_450_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_451
       (.I0(\register_reg[27]_26 [5]),
        .I1(\register_reg[26]_25 [5]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [5]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [5]),
        .O(ram_unit_i_451_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_452
       (.I0(\register_reg[31]_30 [5]),
        .I1(\register_reg[30]_29 [5]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [5]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [5]),
        .O(ram_unit_i_452_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_453
       (.I0(\register_reg[19]_18 [5]),
        .I1(\register_reg[18]_17 [5]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [5]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [5]),
        .O(ram_unit_i_453_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_454
       (.I0(\register_reg[23]_22 [5]),
        .I1(\register_reg[22]_21 [5]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [5]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [5]),
        .O(ram_unit_i_454_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_455
       (.I0(\register_reg[11]_10 [5]),
        .I1(\register_reg[10]_9 [5]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [5]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [5]),
        .O(ram_unit_i_455_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_456
       (.I0(\register_reg[15]_14 [5]),
        .I1(\register_reg[14]_13 [5]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [5]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [5]),
        .O(ram_unit_i_456_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_457
       (.I0(\register_reg[3]_2 [5]),
        .I1(\register_reg[2]_1 [5]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [5]),
        .O(ram_unit_i_457_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_458
       (.I0(\register_reg[7]_6 [5]),
        .I1(\register_reg[6]_5 [5]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [5]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [5]),
        .O(ram_unit_i_458_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_459
       (.I0(\register_reg[27]_26 [4]),
        .I1(\register_reg[26]_25 [4]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [4]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [4]),
        .O(ram_unit_i_459_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_460
       (.I0(\register_reg[31]_30 [4]),
        .I1(\register_reg[30]_29 [4]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [4]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [4]),
        .O(ram_unit_i_460_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_461
       (.I0(\register_reg[19]_18 [4]),
        .I1(\register_reg[18]_17 [4]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [4]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [4]),
        .O(ram_unit_i_461_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_462
       (.I0(\register_reg[23]_22 [4]),
        .I1(\register_reg[22]_21 [4]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [4]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [4]),
        .O(ram_unit_i_462_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_463
       (.I0(\register_reg[11]_10 [4]),
        .I1(\register_reg[10]_9 [4]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [4]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [4]),
        .O(ram_unit_i_463_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_464
       (.I0(\register_reg[15]_14 [4]),
        .I1(\register_reg[14]_13 [4]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [4]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [4]),
        .O(ram_unit_i_464_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_465
       (.I0(\register_reg[3]_2 [4]),
        .I1(\register_reg[2]_1 [4]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [4]),
        .O(ram_unit_i_465_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_466
       (.I0(\register_reg[7]_6 [4]),
        .I1(\register_reg[6]_5 [4]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [4]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [4]),
        .O(ram_unit_i_466_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_467
       (.I0(\register_reg[27]_26 [3]),
        .I1(\register_reg[26]_25 [3]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [3]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [3]),
        .O(ram_unit_i_467_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_468
       (.I0(\register_reg[31]_30 [3]),
        .I1(\register_reg[30]_29 [3]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [3]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [3]),
        .O(ram_unit_i_468_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_469
       (.I0(\register_reg[19]_18 [3]),
        .I1(\register_reg[18]_17 [3]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [3]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [3]),
        .O(ram_unit_i_469_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_470
       (.I0(\register_reg[23]_22 [3]),
        .I1(\register_reg[22]_21 [3]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [3]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [3]),
        .O(ram_unit_i_470_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_471
       (.I0(\register_reg[11]_10 [3]),
        .I1(\register_reg[10]_9 [3]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [3]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [3]),
        .O(ram_unit_i_471_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_472
       (.I0(\register_reg[15]_14 [3]),
        .I1(\register_reg[14]_13 [3]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [3]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [3]),
        .O(ram_unit_i_472_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_473
       (.I0(\register_reg[3]_2 [3]),
        .I1(\register_reg[2]_1 [3]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [3]),
        .O(ram_unit_i_473_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_474
       (.I0(\register_reg[7]_6 [3]),
        .I1(\register_reg[6]_5 [3]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [3]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [3]),
        .O(ram_unit_i_474_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_475
       (.I0(\register_reg[27]_26 [2]),
        .I1(\register_reg[26]_25 [2]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [2]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [2]),
        .O(ram_unit_i_475_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_476
       (.I0(\register_reg[31]_30 [2]),
        .I1(\register_reg[30]_29 [2]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [2]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [2]),
        .O(ram_unit_i_476_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_477
       (.I0(\register_reg[19]_18 [2]),
        .I1(\register_reg[18]_17 [2]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [2]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [2]),
        .O(ram_unit_i_477_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_478
       (.I0(\register_reg[23]_22 [2]),
        .I1(\register_reg[22]_21 [2]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [2]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [2]),
        .O(ram_unit_i_478_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_479
       (.I0(\register_reg[11]_10 [2]),
        .I1(\register_reg[10]_9 [2]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [2]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [2]),
        .O(ram_unit_i_479_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_480
       (.I0(\register_reg[15]_14 [2]),
        .I1(\register_reg[14]_13 [2]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [2]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [2]),
        .O(ram_unit_i_480_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_481
       (.I0(\register_reg[3]_2 [2]),
        .I1(\register_reg[2]_1 [2]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [2]),
        .O(ram_unit_i_481_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_482
       (.I0(\register_reg[7]_6 [2]),
        .I1(\register_reg[6]_5 [2]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [2]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [2]),
        .O(ram_unit_i_482_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_483
       (.I0(\register_reg[27]_26 [1]),
        .I1(\register_reg[26]_25 [1]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [1]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [1]),
        .O(ram_unit_i_483_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_484
       (.I0(\register_reg[31]_30 [1]),
        .I1(\register_reg[30]_29 [1]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [1]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [1]),
        .O(ram_unit_i_484_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_485
       (.I0(\register_reg[19]_18 [1]),
        .I1(\register_reg[18]_17 [1]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [1]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [1]),
        .O(ram_unit_i_485_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_486
       (.I0(\register_reg[23]_22 [1]),
        .I1(\register_reg[22]_21 [1]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [1]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [1]),
        .O(ram_unit_i_486_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_487
       (.I0(\register_reg[11]_10 [1]),
        .I1(\register_reg[10]_9 [1]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [1]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [1]),
        .O(ram_unit_i_487_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_488
       (.I0(\register_reg[15]_14 [1]),
        .I1(\register_reg[14]_13 [1]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [1]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [1]),
        .O(ram_unit_i_488_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_489
       (.I0(\register_reg[3]_2 [1]),
        .I1(\register_reg[2]_1 [1]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [1]),
        .O(ram_unit_i_489_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_490
       (.I0(\register_reg[7]_6 [1]),
        .I1(\register_reg[6]_5 [1]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [1]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [1]),
        .O(ram_unit_i_490_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_491
       (.I0(\register_reg[27]_26 [0]),
        .I1(\register_reg[26]_25 [0]),
        .I2(spo[19]),
        .I3(\register_reg[25]_24 [0]),
        .I4(spo[18]),
        .I5(\register_reg[24]_23 [0]),
        .O(ram_unit_i_491_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_492
       (.I0(\register_reg[31]_30 [0]),
        .I1(\register_reg[30]_29 [0]),
        .I2(spo[19]),
        .I3(\register_reg[29]_28 [0]),
        .I4(spo[18]),
        .I5(\register_reg[28]_27 [0]),
        .O(ram_unit_i_492_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_493
       (.I0(\register_reg[19]_18 [0]),
        .I1(\register_reg[18]_17 [0]),
        .I2(spo[19]),
        .I3(\register_reg[17]_16 [0]),
        .I4(spo[18]),
        .I5(\register_reg[16]_15 [0]),
        .O(ram_unit_i_493_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_494
       (.I0(\register_reg[23]_22 [0]),
        .I1(\register_reg[22]_21 [0]),
        .I2(spo[19]),
        .I3(\register_reg[21]_20 [0]),
        .I4(spo[18]),
        .I5(\register_reg[20]_19 [0]),
        .O(ram_unit_i_494_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_495
       (.I0(\register_reg[11]_10 [0]),
        .I1(\register_reg[10]_9 [0]),
        .I2(spo[19]),
        .I3(\register_reg[9]_8 [0]),
        .I4(spo[18]),
        .I5(\register_reg[8]_7 [0]),
        .O(ram_unit_i_495_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_496
       (.I0(\register_reg[15]_14 [0]),
        .I1(\register_reg[14]_13 [0]),
        .I2(spo[19]),
        .I3(\register_reg[13]_12 [0]),
        .I4(spo[18]),
        .I5(\register_reg[12]_11 [0]),
        .O(ram_unit_i_496_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_497
       (.I0(\register_reg[3]_2 [0]),
        .I1(\register_reg[2]_1 [0]),
        .I2(spo[19]),
        .I3(spo[18]),
        .I4(\register_reg[1]_0 [0]),
        .O(ram_unit_i_497_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_498
       (.I0(\register_reg[7]_6 [0]),
        .I1(\register_reg[6]_5 [0]),
        .I2(spo[19]),
        .I3(\register_reg[5]_4 [0]),
        .I4(spo[18]),
        .I5(\register_reg[4]_3 [0]),
        .O(ram_unit_i_498_n_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_unit_i_499
       (.I0(spo[28]),
        .I1(\register[1][10]_i_4_n_0 ),
        .I2(alu_src_b),
        .I3(dina[10]),
        .O(\curpc_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_500
       (.I0(ram_unit_i_587_n_0),
        .I1(ram_unit_i_588_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_589_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_590_n_0),
        .O(\curpc_reg[11] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_501
       (.I0(ram_unit_i_591_n_0),
        .I1(ram_unit_i_592_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_593_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_594_n_0),
        .O(ram_unit_i_501_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_502
       (.I0(\register_reg[31][2]_0 [0]),
        .I1(alu_src_b),
        .I2(dina[0]),
        .O(alu_in_b));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_503
       (.I0(ram_unit_i_595_n_0),
        .I1(ram_unit_i_596_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_597_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_598_n_0),
        .O(ram_unit_i_503_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_504
       (.I0(\curpc_reg[11] [2]),
        .I1(\curpc_reg[10] ),
        .O(ram_unit_i_504_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_505
       (.I0(ram_unit_i_599_n_0),
        .I1(\curpc_reg[25] ),
        .I2(ram_unit_i_600_n_0),
        .O(ram_unit_i_505_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_506
       (.I0(ram_unit_i_601_n_0),
        .I1(\curpc_reg[25] ),
        .I2(ram_unit_i_602_n_0),
        .O(ram_unit_i_506_n_0));
  CARRY4 ram_unit_i_507
       (.CI(ram_unit_i_528_n_0),
        .CO({ram_unit_i_507_n_0,ram_unit_i_507_n_1,ram_unit_i_507_n_2,ram_unit_i_507_n_3}),
        .CYINIT(1'b0),
        .DI(\curpc_reg[11] ),
        .O(\alu_unit/data0 [11:8]),
        .S({ram_unit_i_603_n_0,ram_unit_i_604_n_0,ram_unit_i_605_n_0,ram_unit_i_606_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_508
       (.I0(ram_unit_i_607_n_0),
        .I1(ram_unit_i_608_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_609_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_610_n_0),
        .O(\curpc_reg[11] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_509
       (.I0(ram_unit_i_611_n_0),
        .I1(ram_unit_i_612_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_613_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_614_n_0),
        .O(\curpc_reg[11] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_510
       (.I0(ram_unit_i_615_n_0),
        .I1(ram_unit_i_616_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_617_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_618_n_0),
        .O(\curpc_reg[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_511
       (.I0(\curpc_reg[11] [3]),
        .I1(\curpc_reg[11]_0 ),
        .O(ram_unit_i_511_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_512
       (.I0(\curpc_reg[11] [2]),
        .I1(\curpc_reg[10] ),
        .O(ram_unit_i_512_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_513
       (.I0(\curpc_reg[11] [1]),
        .I1(\curpc_reg[9] ),
        .O(ram_unit_i_513_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_514
       (.I0(\curpc_reg[11] [0]),
        .I1(\curpc_reg[8] ),
        .O(ram_unit_i_514_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_unit_i_515
       (.I0(spo[27]),
        .I1(\register[1][10]_i_4_n_0 ),
        .I2(alu_src_b),
        .I3(dina[9]),
        .O(\curpc_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_516
       (.I0(ram_unit_i_597_n_0),
        .I1(ram_unit_i_598_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_596_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_619_n_0),
        .O(ram_unit_i_516_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_517
       (.I0(\curpc_reg[11] [1]),
        .I1(\curpc_reg[9] ),
        .O(ram_unit_i_517_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_518
       (.I0(ram_unit_i_620_n_0),
        .I1(\curpc_reg[25] ),
        .I2(ram_unit_i_599_n_0),
        .O(ram_unit_i_518_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_unit_i_519
       (.I0(spo[26]),
        .I1(\register[1][10]_i_4_n_0 ),
        .I2(alu_src_b),
        .I3(dina[8]),
        .O(\curpc_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_520
       (.I0(ram_unit_i_593_n_0),
        .I1(ram_unit_i_594_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_592_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_621_n_0),
        .O(ram_unit_i_520_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_521
       (.I0(\curpc_reg[11] [0]),
        .I1(\curpc_reg[8] ),
        .O(ram_unit_i_521_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_522
       (.I0(ram_unit_i_622_n_0),
        .I1(\curpc_reg[25] ),
        .I2(ram_unit_i_601_n_0),
        .O(ram_unit_i_522_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_unit_i_523
       (.I0(spo[25]),
        .I1(\register[1][10]_i_4_n_0 ),
        .I2(alu_src_b),
        .I3(dina[7]),
        .O(\curpc_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_524
       (.I0(ram_unit_i_623_n_0),
        .I1(ram_unit_i_624_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_625_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_626_n_0),
        .O(\curpc_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_525
       (.I0(ram_unit_i_596_n_0),
        .I1(ram_unit_i_619_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_598_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_627_n_0),
        .O(ram_unit_i_525_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_526
       (.I0(\curpc_reg[7] [3]),
        .I1(\curpc_reg[7]_0 ),
        .O(ram_unit_i_526_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_527
       (.I0(ram_unit_i_628_n_0),
        .I1(\curpc_reg[25] ),
        .I2(ram_unit_i_620_n_0),
        .O(ram_unit_i_527_n_0));
  CARRY4 ram_unit_i_528
       (.CI(ram_unit_i_553_n_0),
        .CO({ram_unit_i_528_n_0,ram_unit_i_528_n_1,ram_unit_i_528_n_2,ram_unit_i_528_n_3}),
        .CYINIT(1'b0),
        .DI(\curpc_reg[7] ),
        .O(\alu_unit/data0 [7:4]),
        .S({ram_unit_i_629_n_0,ram_unit_i_630_n_0,ram_unit_i_631_n_0,ram_unit_i_632_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_529
       (.I0(ram_unit_i_633_n_0),
        .I1(ram_unit_i_634_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_635_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_636_n_0),
        .O(\curpc_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_530
       (.I0(ram_unit_i_637_n_0),
        .I1(ram_unit_i_638_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_639_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_640_n_0),
        .O(\curpc_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_531
       (.I0(ram_unit_i_641_n_0),
        .I1(ram_unit_i_642_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_643_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_644_n_0),
        .O(\curpc_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_532
       (.I0(\curpc_reg[7] [3]),
        .I1(\curpc_reg[7]_0 ),
        .O(ram_unit_i_532_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_533
       (.I0(\curpc_reg[7] [2]),
        .I1(\curpc_reg[6] ),
        .O(ram_unit_i_533_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_534
       (.I0(\curpc_reg[7] [1]),
        .I1(\curpc_reg[5] ),
        .O(ram_unit_i_534_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_535
       (.I0(\curpc_reg[7] [0]),
        .I1(\curpc_reg[4] ),
        .O(ram_unit_i_535_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_unit_i_536
       (.I0(spo[24]),
        .I1(\register[1][10]_i_4_n_0 ),
        .I2(alu_src_b),
        .I3(dina[6]),
        .O(\curpc_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_537
       (.I0(ram_unit_i_592_n_0),
        .I1(ram_unit_i_621_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_594_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_645_n_0),
        .O(ram_unit_i_537_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_538
       (.I0(\curpc_reg[7] [2]),
        .I1(\curpc_reg[6] ),
        .O(ram_unit_i_538_n_0));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    ram_unit_i_539
       (.I0(\curpc_reg[3] ),
        .I1(\curpc_reg[3]_0 [2]),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc_reg[25] ),
        .I5(ram_unit_i_622_n_0),
        .O(ram_unit_i_539_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_unit_i_540
       (.I0(spo[23]),
        .I1(\register[1][10]_i_4_n_0 ),
        .I2(alu_src_b),
        .I3(dina[5]),
        .O(\curpc_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_541
       (.I0(ram_unit_i_598_n_0),
        .I1(ram_unit_i_627_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_619_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_646_n_0),
        .O(ram_unit_i_541_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_542
       (.I0(\curpc_reg[7] [1]),
        .I1(\curpc_reg[5] ),
        .O(ram_unit_i_542_n_0));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    ram_unit_i_543
       (.I0(\curpc_reg[3] ),
        .I1(\curpc_reg[3]_0 [1]),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[2] ),
        .I4(\curpc_reg[25] ),
        .I5(ram_unit_i_628_n_0),
        .O(ram_unit_i_543_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_544
       (.I0(\bbstub_spo[6] ),
        .I1(alu_src_b),
        .I2(dina[4]),
        .O(\curpc_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_545
       (.I0(ram_unit_i_594_n_0),
        .I1(ram_unit_i_645_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_621_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_647_n_0),
        .O(ram_unit_i_545_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_546
       (.I0(\curpc_reg[7] [0]),
        .I1(\curpc_reg[4] ),
        .O(ram_unit_i_546_n_0));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    ram_unit_i_547
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[25] ),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[3]_0 [2]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[2] ),
        .O(ram_unit_i_547_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_548
       (.I0(DI),
        .I1(alu_src_b),
        .I2(dina[3]),
        .O(\curpc_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_549
       (.I0(ram_unit_i_648_n_0),
        .I1(ram_unit_i_649_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_650_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_651_n_0),
        .O(\curpc_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_550
       (.I0(ram_unit_i_619_n_0),
        .I1(ram_unit_i_646_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_627_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_652_n_0),
        .O(ram_unit_i_550_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_551
       (.I0(\curpc_reg[3]_0 [2]),
        .I1(\curpc_reg[3] ),
        .O(ram_unit_i_551_n_0));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    ram_unit_i_552
       (.I0(rs1_out[0]),
        .I1(\curpc_reg[25] ),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[3]_0 [1]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[2] ),
        .O(ram_unit_i_552_n_0));
  CARRY4 ram_unit_i_553
       (.CI(1'b0),
        .CO({ram_unit_i_553_n_0,ram_unit_i_553_n_1,ram_unit_i_553_n_2,ram_unit_i_553_n_3}),
        .CYINIT(1'b0),
        .DI({\curpc_reg[3]_0 ,rs1_out[0]}),
        .O(\alu_unit/data0 [3:0]),
        .S({ram_unit_i_653_n_0,ram_unit_i_654_n_0,ram_unit_i_655_n_0,ram_unit_i_656_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_554
       (.I0(ram_unit_i_657_n_0),
        .I1(ram_unit_i_658_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_659_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_660_n_0),
        .O(\curpc_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_555
       (.I0(ram_unit_i_661_n_0),
        .I1(ram_unit_i_662_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_663_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_664_n_0),
        .O(\curpc_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_556
       (.I0(ram_unit_i_665_n_0),
        .I1(ram_unit_i_666_n_0),
        .I2(spo[17]),
        .I3(ram_unit_i_667_n_0),
        .I4(spo[16]),
        .I5(ram_unit_i_668_n_0),
        .O(rs1_out[0]));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_557
       (.I0(\curpc_reg[3]_0 [2]),
        .I1(\curpc_reg[3] ),
        .O(ram_unit_i_557_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_558
       (.I0(\curpc_reg[3]_0 [1]),
        .I1(\curpc_reg[2] ),
        .O(ram_unit_i_558_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_559
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[25] ),
        .O(ram_unit_i_559_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ram_unit_i_560
       (.I0(rs1_out[0]),
        .I1(alu_in_b),
        .O(ram_unit_i_560_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_561
       (.I0(\register_reg[31][2]_0 [2]),
        .I1(alu_src_b),
        .I2(dina[2]),
        .O(\curpc_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_562
       (.I0(ram_unit_i_621_n_0),
        .I1(ram_unit_i_647_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_645_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_669_n_0),
        .O(ram_unit_i_562_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_unit_i_563
       (.I0(\curpc_reg[2] ),
        .I1(\curpc_reg[3]_0 [1]),
        .O(ram_unit_i_563_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_unit_i_564
       (.I0(\curpc_reg[18] ),
        .I1(\curpc_reg[17] ),
        .I2(\curpc_reg[20] ),
        .I3(\curpc_reg[19]_0 ),
        .I4(ram_unit_i_670_n_0),
        .I5(ram_unit_i_671_n_0),
        .O(ram_unit_i_564_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_unit_i_565
       (.I0(\curpc_reg[10] ),
        .I1(\curpc_reg[9] ),
        .I2(\curpc_reg[12] ),
        .I3(\curpc_reg[11]_0 ),
        .I4(ram_unit_i_672_n_0),
        .I5(ram_unit_i_673_n_0),
        .O(ram_unit_i_565_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_unit_i_566
       (.I0(ram_unit_i_674_n_0),
        .I1(\curpc_reg[31]_0 ),
        .I2(ram_unit_i_675_n_0),
        .I3(ram_unit_i_676_n_0),
        .I4(ram_unit_i_677_n_0),
        .I5(ram_unit_i_678_n_0),
        .O(ram_unit_i_566_n_0));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    ram_unit_i_567
       (.I0(ram_unit_i_679_n_0),
        .I1(alu_in_b),
        .I2(ram_unit_i_680_n_0),
        .I3(\curpc_reg[25] ),
        .I4(ram_unit_i_681_n_0),
        .I5(\curpc_reg[2] ),
        .O(ram_unit_i_567_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_unit_i_568
       (.I0(\curpc_reg[27]_0 ),
        .I1(\curpc_reg[28] ),
        .I2(\curpc_reg[25]_0 ),
        .I3(\curpc_reg[26] ),
        .O(ram_unit_i_568_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_unit_i_569
       (.I0(\curpc_reg[23]_0 ),
        .I1(\curpc_reg[24] ),
        .I2(\curpc_reg[21] ),
        .I3(\curpc_reg[22] ),
        .O(ram_unit_i_569_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_unit_i_570
       (.I0(\curpc_reg[31]_0 ),
        .I1(\curpc_reg[29] ),
        .I2(\curpc_reg[30]_0 ),
        .O(ram_unit_i_570_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_unit_i_571
       (.I0(\curpc_reg[19]_0 ),
        .I1(\curpc_reg[20] ),
        .I2(\curpc_reg[17] ),
        .I3(\curpc_reg[18] ),
        .O(ram_unit_i_571_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    ram_unit_i_572
       (.I0(\bbstub_spo[1] [0]),
        .I1(alu_src_b),
        .I2(dina[13]),
        .I3(\curpc_reg[15]_0 ),
        .I4(\curpc_reg[16] ),
        .I5(\curpc_reg[14] ),
        .O(ram_unit_i_572_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_573
       (.I0(ram_unit_i_682_n_0),
        .I1(ram_unit_i_683_n_0),
        .I2(\curpc_reg[2] ),
        .I3(ram_unit_i_684_n_0),
        .I4(\curpc_reg[3] ),
        .I5(ram_unit_i_685_n_0),
        .O(ram_unit_i_573_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_574
       (.I0(ram_unit_i_686_n_0),
        .I1(ram_unit_i_687_n_0),
        .I2(\curpc_reg[2] ),
        .I3(ram_unit_i_688_n_0),
        .I4(\curpc_reg[3] ),
        .I5(ram_unit_i_689_n_0),
        .O(ram_unit_i_574_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_575
       (.I0(ram_unit_i_690_n_0),
        .I1(ram_unit_i_691_n_0),
        .I2(\curpc_reg[2] ),
        .I3(ram_unit_i_692_n_0),
        .I4(\curpc_reg[3] ),
        .I5(ram_unit_i_693_n_0),
        .O(ram_unit_i_575_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_unit_i_576
       (.I0(\register_reg[31][2]_0 [1]),
        .I1(alu_src_b),
        .I2(dina[1]),
        .O(\curpc_reg[25] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_577
       (.I0(ram_unit_i_694_n_0),
        .I1(ram_unit_i_695_n_0),
        .I2(\curpc_reg[2] ),
        .I3(ram_unit_i_696_n_0),
        .I4(\curpc_reg[3] ),
        .I5(ram_unit_i_697_n_0),
        .O(ram_unit_i_577_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_578
       (.I0(ram_unit_i_627_n_0),
        .I1(ram_unit_i_652_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_646_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_698_n_0),
        .O(ram_unit_i_578_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_unit_i_579
       (.I0(\curpc_reg[25] ),
        .I1(\curpc_reg[3]_0 [0]),
        .O(ram_unit_i_579_n_0));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    ram_unit_i_580
       (.I0(ram_unit_i_699_n_0),
        .I1(alu_in_b),
        .I2(\curpc_reg[2] ),
        .I3(ram_unit_i_700_n_0),
        .I4(\curpc_reg[3] ),
        .I5(\curpc_reg[25] ),
        .O(ram_unit_i_580_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_581
       (.I0(ram_unit_i_684_n_0),
        .I1(ram_unit_i_685_n_0),
        .I2(\curpc_reg[2] ),
        .I3(ram_unit_i_683_n_0),
        .I4(\curpc_reg[3] ),
        .I5(ram_unit_i_701_n_0),
        .O(ram_unit_i_581_n_0));
  CARRY4 ram_unit_i_582
       (.CI(ram_unit_i_702_n_0),
        .CO({\alu_unit/data4 ,ram_unit_i_582_n_1,ram_unit_i_582_n_2,ram_unit_i_582_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_703_n_0,ram_unit_i_704_n_0,ram_unit_i_705_n_0,ram_unit_i_706_n_0}),
        .O(NLW_ram_unit_i_582_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_707_n_0,ram_unit_i_708_n_0,ram_unit_i_709_n_0,ram_unit_i_710_n_0}));
  CARRY4 ram_unit_i_583
       (.CI(ram_unit_i_711_n_0),
        .CO({\alu_unit/data3 ,ram_unit_i_583_n_1,ram_unit_i_583_n_2,ram_unit_i_583_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_712_n_0,ram_unit_i_704_n_0,ram_unit_i_705_n_0,ram_unit_i_706_n_0}),
        .O(NLW_ram_unit_i_583_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_713_n_0,ram_unit_i_714_n_0,ram_unit_i_715_n_0,ram_unit_i_716_n_0}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_584
       (.I0(ram_unit_i_645_n_0),
        .I1(ram_unit_i_669_n_0),
        .I2(\curpc_reg[25] ),
        .I3(ram_unit_i_647_n_0),
        .I4(\curpc_reg[2] ),
        .I5(ram_unit_i_717_n_0),
        .O(ram_unit_i_584_n_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    ram_unit_i_585
       (.I0(\curpc_reg[25] ),
        .I1(\curpc_reg[3] ),
        .I2(rs1_out[0]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[2] ),
        .I5(alu_in_b),
        .O(ram_unit_i_585_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_586
       (.I0(ram_unit_i_692_n_0),
        .I1(ram_unit_i_693_n_0),
        .I2(\curpc_reg[2] ),
        .I3(ram_unit_i_691_n_0),
        .I4(\curpc_reg[3] ),
        .I5(ram_unit_i_718_n_0),
        .O(ram_unit_i_586_n_0));
  MUXF7 ram_unit_i_587
       (.I0(ram_unit_i_719_n_0),
        .I1(ram_unit_i_720_n_0),
        .O(ram_unit_i_587_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_588
       (.I0(ram_unit_i_721_n_0),
        .I1(ram_unit_i_722_n_0),
        .O(ram_unit_i_588_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_589
       (.I0(ram_unit_i_723_n_0),
        .I1(ram_unit_i_724_n_0),
        .O(ram_unit_i_589_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_590
       (.I0(ram_unit_i_725_n_0),
        .I1(ram_unit_i_726_n_0),
        .O(ram_unit_i_590_n_0),
        .S(spo[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_unit_i_591
       (.I0(\curpc_reg[27] [0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[19] [0]),
        .I3(\curpc_reg[4] ),
        .O(ram_unit_i_591_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_592
       (.I0(\curpc_reg[23] [0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[30] [0]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[15] [0]),
        .O(ram_unit_i_592_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_593
       (.I0(\curpc_reg[23] [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[30] [2]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[15] [1]),
        .O(ram_unit_i_593_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_594
       (.I0(\curpc_reg[19] [2]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[27] [2]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[11] [2]),
        .O(ram_unit_i_594_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    ram_unit_i_595
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[19] [1]),
        .I3(\curpc_reg[4] ),
        .O(ram_unit_i_595_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_596
       (.I0(\curpc_reg[23] [1]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[30] [1]),
        .I3(\curpc_reg[4] ),
        .I4(rs1_out[13]),
        .O(ram_unit_i_596_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_597
       (.I0(\curpc_reg[23] [3]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[31] ),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[15] [2]),
        .O(ram_unit_i_597_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_598
       (.I0(\curpc_reg[19] [3]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[27] [3]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[11] [3]),
        .O(ram_unit_i_598_n_0));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    ram_unit_i_599
       (.I0(\curpc_reg[7] [0]),
        .I1(\curpc_reg[2] ),
        .I2(rs1_out[0]),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[11] [0]),
        .I5(\curpc_reg[4] ),
        .O(ram_unit_i_599_n_0));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    ram_unit_i_600
       (.I0(\curpc_reg[7] [2]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[3]_0 [1]),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[11] [2]),
        .I5(\curpc_reg[4] ),
        .O(ram_unit_i_600_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    ram_unit_i_601
       (.I0(\curpc_reg[3]_0 [2]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[7] [3]),
        .I4(\curpc_reg[3] ),
        .O(ram_unit_i_601_n_0));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    ram_unit_i_602
       (.I0(\curpc_reg[7] [1]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[3]_0 [0]),
        .I3(\curpc_reg[3] ),
        .I4(\curpc_reg[11] [1]),
        .I5(\curpc_reg[4] ),
        .O(ram_unit_i_602_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_603
       (.I0(\curpc[11]_i_10_n_0 ),
        .O(ram_unit_i_603_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_604
       (.I0(ram_unit_i_504_n_0),
        .O(ram_unit_i_604_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_605
       (.I0(ram_unit_i_517_n_0),
        .O(ram_unit_i_605_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_606
       (.I0(ram_unit_i_521_n_0),
        .O(ram_unit_i_606_n_0));
  MUXF7 ram_unit_i_607
       (.I0(ram_unit_i_727_n_0),
        .I1(ram_unit_i_728_n_0),
        .O(ram_unit_i_607_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_608
       (.I0(ram_unit_i_729_n_0),
        .I1(ram_unit_i_730_n_0),
        .O(ram_unit_i_608_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_609
       (.I0(ram_unit_i_731_n_0),
        .I1(ram_unit_i_732_n_0),
        .O(ram_unit_i_609_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_610
       (.I0(ram_unit_i_733_n_0),
        .I1(ram_unit_i_734_n_0),
        .O(ram_unit_i_610_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_611
       (.I0(ram_unit_i_735_n_0),
        .I1(ram_unit_i_736_n_0),
        .O(ram_unit_i_611_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_612
       (.I0(ram_unit_i_737_n_0),
        .I1(ram_unit_i_738_n_0),
        .O(ram_unit_i_612_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_613
       (.I0(ram_unit_i_739_n_0),
        .I1(ram_unit_i_740_n_0),
        .O(ram_unit_i_613_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_614
       (.I0(ram_unit_i_741_n_0),
        .I1(ram_unit_i_742_n_0),
        .O(ram_unit_i_614_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_615
       (.I0(ram_unit_i_743_n_0),
        .I1(ram_unit_i_744_n_0),
        .O(ram_unit_i_615_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_616
       (.I0(ram_unit_i_745_n_0),
        .I1(ram_unit_i_746_n_0),
        .O(ram_unit_i_616_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_617
       (.I0(ram_unit_i_747_n_0),
        .I1(ram_unit_i_748_n_0),
        .O(ram_unit_i_617_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_618
       (.I0(ram_unit_i_749_n_0),
        .I1(ram_unit_i_750_n_0),
        .O(ram_unit_i_618_n_0),
        .S(spo[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_619
       (.I0(\curpc_reg[19] [1]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[27] [1]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[11] [1]),
        .O(ram_unit_i_619_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    ram_unit_i_620
       (.I0(\curpc_reg[3]_0 [1]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[7] [2]),
        .I4(\curpc_reg[3] ),
        .O(ram_unit_i_620_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    ram_unit_i_621
       (.I0(\curpc_reg[19] [0]),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[27] [0]),
        .I3(\curpc_reg[4] ),
        .I4(\curpc_reg[11] [0]),
        .O(ram_unit_i_621_n_0));
  LUT5 #(
    .INIT(32'h00000B08)) 
    ram_unit_i_622
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[7] [1]),
        .I4(\curpc_reg[3] ),
        .O(ram_unit_i_622_n_0));
  MUXF7 ram_unit_i_623
       (.I0(ram_unit_i_751_n_0),
        .I1(ram_unit_i_752_n_0),
        .O(ram_unit_i_623_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_624
       (.I0(ram_unit_i_753_n_0),
        .I1(ram_unit_i_754_n_0),
        .O(ram_unit_i_624_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_625
       (.I0(ram_unit_i_755_n_0),
        .I1(ram_unit_i_756_n_0),
        .O(ram_unit_i_625_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_626
       (.I0(ram_unit_i_757_n_0),
        .I1(ram_unit_i_758_n_0),
        .O(ram_unit_i_626_n_0),
        .S(spo[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_627
       (.I0(\curpc_reg[31] ),
        .I1(\curpc_reg[15] [2]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[23] [3]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[7] [3]),
        .O(ram_unit_i_627_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000B08)) 
    ram_unit_i_628
       (.I0(rs1_out[0]),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[4] ),
        .I3(\curpc_reg[7] [0]),
        .I4(\curpc_reg[3] ),
        .O(ram_unit_i_628_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_629
       (.I0(ram_unit_i_526_n_0),
        .O(ram_unit_i_629_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_630
       (.I0(ram_unit_i_538_n_0),
        .O(ram_unit_i_630_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_631
       (.I0(ram_unit_i_542_n_0),
        .O(ram_unit_i_631_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_632
       (.I0(ram_unit_i_546_n_0),
        .O(ram_unit_i_632_n_0));
  MUXF7 ram_unit_i_633
       (.I0(ram_unit_i_759_n_0),
        .I1(ram_unit_i_760_n_0),
        .O(ram_unit_i_633_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_634
       (.I0(ram_unit_i_761_n_0),
        .I1(ram_unit_i_762_n_0),
        .O(ram_unit_i_634_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_635
       (.I0(ram_unit_i_763_n_0),
        .I1(ram_unit_i_764_n_0),
        .O(ram_unit_i_635_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_636
       (.I0(ram_unit_i_765_n_0),
        .I1(ram_unit_i_766_n_0),
        .O(ram_unit_i_636_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_637
       (.I0(ram_unit_i_767_n_0),
        .I1(ram_unit_i_768_n_0),
        .O(ram_unit_i_637_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_638
       (.I0(ram_unit_i_769_n_0),
        .I1(ram_unit_i_770_n_0),
        .O(ram_unit_i_638_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_639
       (.I0(ram_unit_i_771_n_0),
        .I1(ram_unit_i_772_n_0),
        .O(ram_unit_i_639_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_640
       (.I0(ram_unit_i_773_n_0),
        .I1(ram_unit_i_774_n_0),
        .O(ram_unit_i_640_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_641
       (.I0(ram_unit_i_775_n_0),
        .I1(ram_unit_i_776_n_0),
        .O(ram_unit_i_641_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_642
       (.I0(ram_unit_i_777_n_0),
        .I1(ram_unit_i_778_n_0),
        .O(ram_unit_i_642_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_643
       (.I0(ram_unit_i_779_n_0),
        .I1(ram_unit_i_780_n_0),
        .O(ram_unit_i_643_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_644
       (.I0(ram_unit_i_781_n_0),
        .I1(ram_unit_i_782_n_0),
        .O(ram_unit_i_644_n_0),
        .S(spo[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_645
       (.I0(\curpc_reg[30] [2]),
        .I1(\curpc_reg[15] [1]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[23] [2]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[7] [2]),
        .O(ram_unit_i_645_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_646
       (.I0(\curpc_reg[30] [1]),
        .I1(rs1_out[13]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[23] [1]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[7] [1]),
        .O(ram_unit_i_646_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_647
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[15] [0]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[23] [0]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[7] [0]),
        .O(ram_unit_i_647_n_0));
  MUXF7 ram_unit_i_648
       (.I0(ram_unit_i_783_n_0),
        .I1(ram_unit_i_784_n_0),
        .O(ram_unit_i_648_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_649
       (.I0(ram_unit_i_785_n_0),
        .I1(ram_unit_i_786_n_0),
        .O(ram_unit_i_649_n_0),
        .S(spo[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_65
       (.I0(ram_unit_i_239_n_0),
        .I1(\bbstub_spo[6]_0 [1]),
        .I2(ram_unit_i_240_n_0),
        .I3(\bbstub_spo[6]_0 [2]),
        .I4(ram_unit_i_241_n_0),
        .O(\curpc_reg[0] ));
  MUXF7 ram_unit_i_650
       (.I0(ram_unit_i_787_n_0),
        .I1(ram_unit_i_788_n_0),
        .O(ram_unit_i_650_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_651
       (.I0(ram_unit_i_789_n_0),
        .I1(ram_unit_i_790_n_0),
        .O(ram_unit_i_651_n_0),
        .S(spo[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_652
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[11] [3]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[19] [3]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[3]_0 [2]),
        .O(ram_unit_i_652_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram_unit_i_653
       (.I0(ram_unit_i_551_n_0),
        .O(ram_unit_i_653_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_unit_i_654
       (.I0(\curpc_reg[3]_0 [1]),
        .I1(\curpc_reg[2] ),
        .O(ram_unit_i_654_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_unit_i_655
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[25] ),
        .O(ram_unit_i_655_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    ram_unit_i_656
       (.I0(rs1_out[0]),
        .I1(alu_in_b),
        .O(ram_unit_i_656_n_0));
  MUXF7 ram_unit_i_657
       (.I0(ram_unit_i_791_n_0),
        .I1(ram_unit_i_792_n_0),
        .O(ram_unit_i_657_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_658
       (.I0(ram_unit_i_793_n_0),
        .I1(ram_unit_i_794_n_0),
        .O(ram_unit_i_658_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_659
       (.I0(ram_unit_i_795_n_0),
        .I1(ram_unit_i_796_n_0),
        .O(ram_unit_i_659_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_660
       (.I0(ram_unit_i_797_n_0),
        .I1(ram_unit_i_798_n_0),
        .O(ram_unit_i_660_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_661
       (.I0(ram_unit_i_799_n_0),
        .I1(ram_unit_i_800_n_0),
        .O(ram_unit_i_661_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_662
       (.I0(ram_unit_i_801_n_0),
        .I1(ram_unit_i_802_n_0),
        .O(ram_unit_i_662_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_663
       (.I0(ram_unit_i_803_n_0),
        .I1(ram_unit_i_804_n_0),
        .O(ram_unit_i_663_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_664
       (.I0(ram_unit_i_805_n_0),
        .I1(ram_unit_i_806_n_0),
        .O(ram_unit_i_664_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_665
       (.I0(ram_unit_i_807_n_0),
        .I1(ram_unit_i_808_n_0),
        .O(ram_unit_i_665_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_666
       (.I0(ram_unit_i_809_n_0),
        .I1(ram_unit_i_810_n_0),
        .O(ram_unit_i_666_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_667
       (.I0(ram_unit_i_811_n_0),
        .I1(ram_unit_i_812_n_0),
        .O(ram_unit_i_667_n_0),
        .S(spo[15]));
  MUXF7 ram_unit_i_668
       (.I0(ram_unit_i_813_n_0),
        .I1(ram_unit_i_814_n_0),
        .O(ram_unit_i_668_n_0),
        .S(spo[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_669
       (.I0(\curpc_reg[27] [2]),
        .I1(\curpc_reg[11] [2]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[19] [2]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[3]_0 [1]),
        .O(ram_unit_i_669_n_0));
  MUXF7 ram_unit_i_67
       (.I0(ram_unit_i_243_n_0),
        .I1(ram_unit_i_244_n_0),
        .O(ram_unit_i_67_n_0),
        .S(spo[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ram_unit_i_670
       (.I0(dina[14]),
        .I1(\bbstub_spo[1] [1]),
        .I2(dina[13]),
        .I3(alu_src_b),
        .I4(\bbstub_spo[1] [0]),
        .O(ram_unit_i_670_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ram_unit_i_671
       (.I0(dina[16]),
        .I1(\bbstub_spo[1]_1 ),
        .I2(dina[15]),
        .I3(alu_src_b),
        .I4(\bbstub_spo[1] [2]),
        .O(ram_unit_i_671_n_0));
  LUT6 #(
    .INIT(64'h00FAFFFA00FACCFA)) 
    ram_unit_i_672
       (.I0(dina[6]),
        .I1(spo[24]),
        .I2(dina[5]),
        .I3(alu_src_b),
        .I4(\register[1][10]_i_4_n_0 ),
        .I5(spo[23]),
        .O(ram_unit_i_672_n_0));
  LUT6 #(
    .INIT(64'h00FAFFFA00FACCFA)) 
    ram_unit_i_673
       (.I0(dina[8]),
        .I1(spo[26]),
        .I2(dina[7]),
        .I3(alu_src_b),
        .I4(\register[1][10]_i_4_n_0 ),
        .I5(spo[25]),
        .O(ram_unit_i_673_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ram_unit_i_674
       (.I0(dina[30]),
        .I1(\register_reg[31][30]_0 [2]),
        .I2(dina[29]),
        .I3(alu_src_b),
        .I4(\register_reg[31][30]_0 [1]),
        .O(ram_unit_i_674_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ram_unit_i_675
       (.I0(dina[24]),
        .I1(\register_reg[31][27]_0 [0]),
        .I2(dina[23]),
        .I3(alu_src_b),
        .I4(\register_reg[31][23]_0 [3]),
        .O(ram_unit_i_675_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ram_unit_i_676
       (.I0(dina[22]),
        .I1(\register_reg[31][23]_0 [2]),
        .I2(dina[21]),
        .I3(alu_src_b),
        .I4(\register_reg[31][23]_0 [1]),
        .O(ram_unit_i_676_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ram_unit_i_677
       (.I0(dina[28]),
        .I1(\register_reg[31][30]_0 [0]),
        .I2(dina[27]),
        .I3(alu_src_b),
        .I4(\register_reg[31][27]_0 [3]),
        .O(ram_unit_i_677_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    ram_unit_i_678
       (.I0(dina[26]),
        .I1(\register_reg[31][27]_0 [2]),
        .I2(dina[25]),
        .I3(alu_src_b),
        .I4(\register_reg[31][27]_0 [1]),
        .O(ram_unit_i_678_n_0));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    ram_unit_i_679
       (.I0(\bbstub_spo[6] ),
        .I1(dina[4]),
        .I2(\curpc_reg[3]_0 [0]),
        .I3(dina[3]),
        .I4(alu_src_b),
        .I5(DI),
        .O(ram_unit_i_679_n_0));
  MUXF7 ram_unit_i_68
       (.I0(ram_unit_i_245_n_0),
        .I1(ram_unit_i_246_n_0),
        .O(ram_unit_i_68_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    ram_unit_i_680
       (.I0(\bbstub_spo[6] ),
        .I1(dina[4]),
        .I2(rs1_out[0]),
        .I3(dina[3]),
        .I4(alu_src_b),
        .I5(DI),
        .O(ram_unit_i_680_n_0));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    ram_unit_i_681
       (.I0(\bbstub_spo[6] ),
        .I1(dina[4]),
        .I2(\curpc_reg[3]_0 [1]),
        .I3(dina[3]),
        .I4(alu_src_b),
        .I5(DI),
        .O(ram_unit_i_681_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_unit_i_682
       (.I0(\curpc_reg[19] [1]),
        .I1(dina[4]),
        .I2(alu_src_b),
        .I3(\bbstub_spo[6] ),
        .O(ram_unit_i_682_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_683
       (.I0(\curpc_reg[27] [1]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[11] [1]),
        .O(ram_unit_i_683_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_684
       (.I0(\curpc_reg[30] [1]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(rs1_out[13]),
        .O(ram_unit_i_684_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_685
       (.I0(\curpc_reg[23] [1]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[7] [1]),
        .O(ram_unit_i_685_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_686
       (.I0(\curpc_reg[31] ),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[15] [2]),
        .O(ram_unit_i_686_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_687
       (.I0(\curpc_reg[23] [3]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[7] [3]),
        .O(ram_unit_i_687_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_688
       (.I0(\curpc_reg[27] [3]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[11] [3]),
        .O(ram_unit_i_688_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_689
       (.I0(\curpc_reg[19] [3]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[3]_0 [2]),
        .O(ram_unit_i_689_n_0));
  MUXF7 ram_unit_i_69
       (.I0(ram_unit_i_247_n_0),
        .I1(ram_unit_i_248_n_0),
        .O(ram_unit_i_69_n_0),
        .S(spo[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_unit_i_690
       (.I0(\curpc_reg[19] [0]),
        .I1(dina[4]),
        .I2(alu_src_b),
        .I3(\bbstub_spo[6] ),
        .O(ram_unit_i_690_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_691
       (.I0(\curpc_reg[27] [0]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[11] [0]),
        .O(ram_unit_i_691_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_692
       (.I0(\curpc_reg[30] [0]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[15] [0]),
        .O(ram_unit_i_692_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_693
       (.I0(\curpc_reg[23] [0]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[7] [0]),
        .O(ram_unit_i_693_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_694
       (.I0(\curpc_reg[30] [2]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[15] [1]),
        .O(ram_unit_i_694_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_695
       (.I0(\curpc_reg[23] [2]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[7] [2]),
        .O(ram_unit_i_695_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_696
       (.I0(\curpc_reg[27] [2]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[11] [2]),
        .O(ram_unit_i_696_n_0));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_697
       (.I0(\curpc_reg[19] [2]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[3]_0 [1]),
        .O(ram_unit_i_697_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_698
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[11] [1]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[19] [1]),
        .I4(\curpc_reg[4] ),
        .I5(\curpc_reg[3]_0 [0]),
        .O(ram_unit_i_698_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_unit_i_699
       (.I0(rs1_out[0]),
        .I1(dina[4]),
        .I2(alu_src_b),
        .I3(\bbstub_spo[6] ),
        .O(ram_unit_i_699_n_0));
  MUXF7 ram_unit_i_70
       (.I0(ram_unit_i_249_n_0),
        .I1(ram_unit_i_250_n_0),
        .O(ram_unit_i_70_n_0),
        .S(spo[20]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    ram_unit_i_700
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(dina[4]),
        .I2(alu_src_b),
        .I3(\bbstub_spo[6] ),
        .O(ram_unit_i_700_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_701
       (.I0(\curpc_reg[19] [1]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(\curpc_reg[3]_0 [0]),
        .O(ram_unit_i_701_n_0));
  CARRY4 ram_unit_i_702
       (.CI(ram_unit_i_815_n_0),
        .CO({ram_unit_i_702_n_0,ram_unit_i_702_n_1,ram_unit_i_702_n_2,ram_unit_i_702_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_816_n_0,ram_unit_i_817_n_0,ram_unit_i_818_n_0,ram_unit_i_819_n_0}),
        .O(NLW_ram_unit_i_702_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_820_n_0,ram_unit_i_821_n_0,ram_unit_i_822_n_0,ram_unit_i_823_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_703
       (.I0(\curpc_reg[30]_0 ),
        .I1(\curpc_reg[30] [2]),
        .I2(\curpc_reg[31] ),
        .I3(\curpc_reg[31]_0 ),
        .O(ram_unit_i_703_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_704
       (.I0(\curpc_reg[28] ),
        .I1(\curpc_reg[30] [0]),
        .I2(\curpc_reg[30] [1]),
        .I3(\curpc_reg[29] ),
        .O(ram_unit_i_704_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_705
       (.I0(\curpc_reg[26] ),
        .I1(\curpc_reg[27] [2]),
        .I2(\curpc_reg[27] [3]),
        .I3(\curpc_reg[27]_0 ),
        .O(ram_unit_i_705_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_706
       (.I0(\curpc_reg[24] ),
        .I1(\curpc_reg[27] [0]),
        .I2(\curpc_reg[27] [1]),
        .I3(\curpc_reg[25]_0 ),
        .O(ram_unit_i_706_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_707
       (.I0(\curpc_reg[31] ),
        .I1(\curpc_reg[31]_0 ),
        .I2(\curpc[30]_i_16_n_0 ),
        .O(ram_unit_i_707_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_708
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[28] ),
        .I2(\curpc[29]_i_16_n_0 ),
        .O(ram_unit_i_708_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_709
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[27]_0 ),
        .I2(\curpc_reg[27] [2]),
        .I3(\curpc_reg[26] ),
        .O(ram_unit_i_709_n_0));
  MUXF7 ram_unit_i_71
       (.I0(ram_unit_i_251_n_0),
        .I1(ram_unit_i_252_n_0),
        .O(ram_unit_i_71_n_0),
        .S(spo[20]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_710
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[25]_0 ),
        .I2(\curpc_reg[27] [0]),
        .I3(\curpc_reg[24] ),
        .O(ram_unit_i_710_n_0));
  CARRY4 ram_unit_i_711
       (.CI(ram_unit_i_824_n_0),
        .CO({ram_unit_i_711_n_0,ram_unit_i_711_n_1,ram_unit_i_711_n_2,ram_unit_i_711_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_816_n_0,ram_unit_i_817_n_0,ram_unit_i_818_n_0,ram_unit_i_819_n_0}),
        .O(NLW_ram_unit_i_711_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_825_n_0,ram_unit_i_826_n_0,ram_unit_i_827_n_0,ram_unit_i_828_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_712
       (.I0(\curpc_reg[30]_0 ),
        .I1(\curpc_reg[30] [2]),
        .I2(\curpc_reg[31]_0 ),
        .I3(\curpc_reg[31] ),
        .O(ram_unit_i_712_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_713
       (.I0(\curpc_reg[31]_0 ),
        .I1(\curpc_reg[31] ),
        .I2(\curpc[30]_i_16_n_0 ),
        .O(ram_unit_i_713_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_714
       (.I0(\curpc_reg[30] [0]),
        .I1(\curpc_reg[28] ),
        .I2(\curpc[29]_i_16_n_0 ),
        .O(ram_unit_i_714_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_715
       (.I0(\curpc_reg[27] [3]),
        .I1(\curpc_reg[27]_0 ),
        .I2(\curpc_reg[27] [2]),
        .I3(\curpc_reg[26] ),
        .O(ram_unit_i_715_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_716
       (.I0(\curpc_reg[27] [1]),
        .I1(\curpc_reg[25]_0 ),
        .I2(\curpc_reg[27] [0]),
        .I3(\curpc_reg[24] ),
        .O(ram_unit_i_716_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_717
       (.I0(\curpc_reg[27] [0]),
        .I1(\curpc_reg[11] [0]),
        .I2(\curpc_reg[3] ),
        .I3(\curpc_reg[19] [0]),
        .I4(\curpc_reg[4] ),
        .I5(rs1_out[0]),
        .O(ram_unit_i_717_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_unit_i_718
       (.I0(\curpc_reg[19] [0]),
        .I1(\bbstub_spo[6] ),
        .I2(alu_src_b),
        .I3(dina[4]),
        .I4(rs1_out[0]),
        .O(ram_unit_i_718_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_719
       (.I0(\register_reg[27]_26 [10]),
        .I1(\register_reg[26]_25 [10]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [10]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [10]),
        .O(ram_unit_i_719_n_0));
  MUXF7 ram_unit_i_72
       (.I0(ram_unit_i_253_n_0),
        .I1(ram_unit_i_254_n_0),
        .O(ram_unit_i_72_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_720
       (.I0(\register_reg[31]_30 [10]),
        .I1(\register_reg[30]_29 [10]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [10]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [10]),
        .O(ram_unit_i_720_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_721
       (.I0(\register_reg[19]_18 [10]),
        .I1(\register_reg[18]_17 [10]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [10]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [10]),
        .O(ram_unit_i_721_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_722
       (.I0(\register_reg[23]_22 [10]),
        .I1(\register_reg[22]_21 [10]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [10]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [10]),
        .O(ram_unit_i_722_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_723
       (.I0(\register_reg[11]_10 [10]),
        .I1(\register_reg[10]_9 [10]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [10]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [10]),
        .O(ram_unit_i_723_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_724
       (.I0(\register_reg[15]_14 [10]),
        .I1(\register_reg[14]_13 [10]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [10]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [10]),
        .O(ram_unit_i_724_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_725
       (.I0(\register_reg[3]_2 [10]),
        .I1(\register_reg[2]_1 [10]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [10]),
        .O(ram_unit_i_725_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_726
       (.I0(\register_reg[7]_6 [10]),
        .I1(\register_reg[6]_5 [10]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [10]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [10]),
        .O(ram_unit_i_726_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_727
       (.I0(\register_reg[27]_26 [11]),
        .I1(\register_reg[26]_25 [11]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [11]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [11]),
        .O(ram_unit_i_727_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_728
       (.I0(\register_reg[31]_30 [11]),
        .I1(\register_reg[30]_29 [11]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [11]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [11]),
        .O(ram_unit_i_728_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_729
       (.I0(\register_reg[19]_18 [11]),
        .I1(\register_reg[18]_17 [11]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [11]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [11]),
        .O(ram_unit_i_729_n_0));
  MUXF7 ram_unit_i_73
       (.I0(ram_unit_i_255_n_0),
        .I1(ram_unit_i_256_n_0),
        .O(ram_unit_i_73_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_730
       (.I0(\register_reg[23]_22 [11]),
        .I1(\register_reg[22]_21 [11]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [11]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [11]),
        .O(ram_unit_i_730_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_731
       (.I0(\register_reg[11]_10 [11]),
        .I1(\register_reg[10]_9 [11]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [11]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [11]),
        .O(ram_unit_i_731_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_732
       (.I0(\register_reg[15]_14 [11]),
        .I1(\register_reg[14]_13 [11]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [11]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [11]),
        .O(ram_unit_i_732_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_733
       (.I0(\register_reg[3]_2 [11]),
        .I1(\register_reg[2]_1 [11]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [11]),
        .O(ram_unit_i_733_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_734
       (.I0(\register_reg[7]_6 [11]),
        .I1(\register_reg[6]_5 [11]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [11]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [11]),
        .O(ram_unit_i_734_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_735
       (.I0(\register_reg[27]_26 [9]),
        .I1(\register_reg[26]_25 [9]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [9]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [9]),
        .O(ram_unit_i_735_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_736
       (.I0(\register_reg[31]_30 [9]),
        .I1(\register_reg[30]_29 [9]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [9]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [9]),
        .O(ram_unit_i_736_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_737
       (.I0(\register_reg[19]_18 [9]),
        .I1(\register_reg[18]_17 [9]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [9]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [9]),
        .O(ram_unit_i_737_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_738
       (.I0(\register_reg[23]_22 [9]),
        .I1(\register_reg[22]_21 [9]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [9]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [9]),
        .O(ram_unit_i_738_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_739
       (.I0(\register_reg[11]_10 [9]),
        .I1(\register_reg[10]_9 [9]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [9]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [9]),
        .O(ram_unit_i_739_n_0));
  MUXF7 ram_unit_i_74
       (.I0(ram_unit_i_257_n_0),
        .I1(ram_unit_i_258_n_0),
        .O(ram_unit_i_74_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_740
       (.I0(\register_reg[15]_14 [9]),
        .I1(\register_reg[14]_13 [9]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [9]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [9]),
        .O(ram_unit_i_740_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_741
       (.I0(\register_reg[3]_2 [9]),
        .I1(\register_reg[2]_1 [9]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [9]),
        .O(ram_unit_i_741_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_742
       (.I0(\register_reg[7]_6 [9]),
        .I1(\register_reg[6]_5 [9]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [9]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [9]),
        .O(ram_unit_i_742_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_743
       (.I0(\register_reg[27]_26 [8]),
        .I1(\register_reg[26]_25 [8]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [8]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [8]),
        .O(ram_unit_i_743_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_744
       (.I0(\register_reg[31]_30 [8]),
        .I1(\register_reg[30]_29 [8]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [8]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [8]),
        .O(ram_unit_i_744_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_745
       (.I0(\register_reg[19]_18 [8]),
        .I1(\register_reg[18]_17 [8]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [8]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [8]),
        .O(ram_unit_i_745_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_746
       (.I0(\register_reg[23]_22 [8]),
        .I1(\register_reg[22]_21 [8]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [8]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [8]),
        .O(ram_unit_i_746_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_747
       (.I0(\register_reg[11]_10 [8]),
        .I1(\register_reg[10]_9 [8]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [8]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [8]),
        .O(ram_unit_i_747_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_748
       (.I0(\register_reg[15]_14 [8]),
        .I1(\register_reg[14]_13 [8]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [8]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [8]),
        .O(ram_unit_i_748_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_749
       (.I0(\register_reg[3]_2 [8]),
        .I1(\register_reg[2]_1 [8]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [8]),
        .O(ram_unit_i_749_n_0));
  MUXF7 ram_unit_i_75
       (.I0(ram_unit_i_259_n_0),
        .I1(ram_unit_i_260_n_0),
        .O(ram_unit_i_75_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_750
       (.I0(\register_reg[7]_6 [8]),
        .I1(\register_reg[6]_5 [8]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [8]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [8]),
        .O(ram_unit_i_750_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_751
       (.I0(\register_reg[27]_26 [7]),
        .I1(\register_reg[26]_25 [7]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [7]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [7]),
        .O(ram_unit_i_751_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_752
       (.I0(\register_reg[31]_30 [7]),
        .I1(\register_reg[30]_29 [7]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [7]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [7]),
        .O(ram_unit_i_752_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_753
       (.I0(\register_reg[19]_18 [7]),
        .I1(\register_reg[18]_17 [7]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [7]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [7]),
        .O(ram_unit_i_753_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_754
       (.I0(\register_reg[23]_22 [7]),
        .I1(\register_reg[22]_21 [7]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [7]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [7]),
        .O(ram_unit_i_754_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_755
       (.I0(\register_reg[11]_10 [7]),
        .I1(\register_reg[10]_9 [7]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [7]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [7]),
        .O(ram_unit_i_755_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_756
       (.I0(\register_reg[15]_14 [7]),
        .I1(\register_reg[14]_13 [7]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [7]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [7]),
        .O(ram_unit_i_756_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_757
       (.I0(\register_reg[3]_2 [7]),
        .I1(\register_reg[2]_1 [7]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [7]),
        .O(ram_unit_i_757_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_758
       (.I0(\register_reg[7]_6 [7]),
        .I1(\register_reg[6]_5 [7]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [7]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [7]),
        .O(ram_unit_i_758_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_759
       (.I0(\register_reg[27]_26 [6]),
        .I1(\register_reg[26]_25 [6]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [6]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [6]),
        .O(ram_unit_i_759_n_0));
  MUXF7 ram_unit_i_76
       (.I0(ram_unit_i_261_n_0),
        .I1(ram_unit_i_262_n_0),
        .O(ram_unit_i_76_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_760
       (.I0(\register_reg[31]_30 [6]),
        .I1(\register_reg[30]_29 [6]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [6]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [6]),
        .O(ram_unit_i_760_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_761
       (.I0(\register_reg[19]_18 [6]),
        .I1(\register_reg[18]_17 [6]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [6]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [6]),
        .O(ram_unit_i_761_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_762
       (.I0(\register_reg[23]_22 [6]),
        .I1(\register_reg[22]_21 [6]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [6]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [6]),
        .O(ram_unit_i_762_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_763
       (.I0(\register_reg[11]_10 [6]),
        .I1(\register_reg[10]_9 [6]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [6]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [6]),
        .O(ram_unit_i_763_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_764
       (.I0(\register_reg[15]_14 [6]),
        .I1(\register_reg[14]_13 [6]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [6]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [6]),
        .O(ram_unit_i_764_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_765
       (.I0(\register_reg[3]_2 [6]),
        .I1(\register_reg[2]_1 [6]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [6]),
        .O(ram_unit_i_765_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_766
       (.I0(\register_reg[7]_6 [6]),
        .I1(\register_reg[6]_5 [6]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [6]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [6]),
        .O(ram_unit_i_766_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_767
       (.I0(\register_reg[27]_26 [5]),
        .I1(\register_reg[26]_25 [5]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [5]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [5]),
        .O(ram_unit_i_767_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_768
       (.I0(\register_reg[31]_30 [5]),
        .I1(\register_reg[30]_29 [5]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [5]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [5]),
        .O(ram_unit_i_768_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_769
       (.I0(\register_reg[19]_18 [5]),
        .I1(\register_reg[18]_17 [5]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [5]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [5]),
        .O(ram_unit_i_769_n_0));
  MUXF7 ram_unit_i_77
       (.I0(ram_unit_i_263_n_0),
        .I1(ram_unit_i_264_n_0),
        .O(ram_unit_i_77_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_770
       (.I0(\register_reg[23]_22 [5]),
        .I1(\register_reg[22]_21 [5]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [5]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [5]),
        .O(ram_unit_i_770_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_771
       (.I0(\register_reg[11]_10 [5]),
        .I1(\register_reg[10]_9 [5]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [5]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [5]),
        .O(ram_unit_i_771_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_772
       (.I0(\register_reg[15]_14 [5]),
        .I1(\register_reg[14]_13 [5]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [5]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [5]),
        .O(ram_unit_i_772_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_773
       (.I0(\register_reg[3]_2 [5]),
        .I1(\register_reg[2]_1 [5]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [5]),
        .O(ram_unit_i_773_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_774
       (.I0(\register_reg[7]_6 [5]),
        .I1(\register_reg[6]_5 [5]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [5]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [5]),
        .O(ram_unit_i_774_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_775
       (.I0(\register_reg[27]_26 [4]),
        .I1(\register_reg[26]_25 [4]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [4]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [4]),
        .O(ram_unit_i_775_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_776
       (.I0(\register_reg[31]_30 [4]),
        .I1(\register_reg[30]_29 [4]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [4]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [4]),
        .O(ram_unit_i_776_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_777
       (.I0(\register_reg[19]_18 [4]),
        .I1(\register_reg[18]_17 [4]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [4]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [4]),
        .O(ram_unit_i_777_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_778
       (.I0(\register_reg[23]_22 [4]),
        .I1(\register_reg[22]_21 [4]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [4]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [4]),
        .O(ram_unit_i_778_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_779
       (.I0(\register_reg[11]_10 [4]),
        .I1(\register_reg[10]_9 [4]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [4]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [4]),
        .O(ram_unit_i_779_n_0));
  MUXF7 ram_unit_i_78
       (.I0(ram_unit_i_265_n_0),
        .I1(ram_unit_i_266_n_0),
        .O(ram_unit_i_78_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_780
       (.I0(\register_reg[15]_14 [4]),
        .I1(\register_reg[14]_13 [4]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [4]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [4]),
        .O(ram_unit_i_780_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_781
       (.I0(\register_reg[3]_2 [4]),
        .I1(\register_reg[2]_1 [4]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [4]),
        .O(ram_unit_i_781_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_782
       (.I0(\register_reg[7]_6 [4]),
        .I1(\register_reg[6]_5 [4]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [4]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [4]),
        .O(ram_unit_i_782_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_783
       (.I0(\register_reg[27]_26 [3]),
        .I1(\register_reg[26]_25 [3]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [3]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [3]),
        .O(ram_unit_i_783_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_784
       (.I0(\register_reg[31]_30 [3]),
        .I1(\register_reg[30]_29 [3]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [3]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [3]),
        .O(ram_unit_i_784_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_785
       (.I0(\register_reg[19]_18 [3]),
        .I1(\register_reg[18]_17 [3]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [3]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [3]),
        .O(ram_unit_i_785_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_786
       (.I0(\register_reg[23]_22 [3]),
        .I1(\register_reg[22]_21 [3]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [3]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [3]),
        .O(ram_unit_i_786_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_787
       (.I0(\register_reg[11]_10 [3]),
        .I1(\register_reg[10]_9 [3]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [3]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [3]),
        .O(ram_unit_i_787_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_788
       (.I0(\register_reg[15]_14 [3]),
        .I1(\register_reg[14]_13 [3]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [3]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [3]),
        .O(ram_unit_i_788_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_789
       (.I0(\register_reg[3]_2 [3]),
        .I1(\register_reg[2]_1 [3]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [3]),
        .O(ram_unit_i_789_n_0));
  MUXF7 ram_unit_i_79
       (.I0(ram_unit_i_267_n_0),
        .I1(ram_unit_i_268_n_0),
        .O(ram_unit_i_79_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_790
       (.I0(\register_reg[7]_6 [3]),
        .I1(\register_reg[6]_5 [3]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [3]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [3]),
        .O(ram_unit_i_790_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_791
       (.I0(\register_reg[27]_26 [2]),
        .I1(\register_reg[26]_25 [2]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [2]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [2]),
        .O(ram_unit_i_791_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_792
       (.I0(\register_reg[31]_30 [2]),
        .I1(\register_reg[30]_29 [2]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [2]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [2]),
        .O(ram_unit_i_792_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_793
       (.I0(\register_reg[19]_18 [2]),
        .I1(\register_reg[18]_17 [2]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [2]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [2]),
        .O(ram_unit_i_793_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_794
       (.I0(\register_reg[23]_22 [2]),
        .I1(\register_reg[22]_21 [2]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [2]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [2]),
        .O(ram_unit_i_794_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_795
       (.I0(\register_reg[11]_10 [2]),
        .I1(\register_reg[10]_9 [2]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [2]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [2]),
        .O(ram_unit_i_795_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_796
       (.I0(\register_reg[15]_14 [2]),
        .I1(\register_reg[14]_13 [2]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [2]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [2]),
        .O(ram_unit_i_796_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_797
       (.I0(\register_reg[3]_2 [2]),
        .I1(\register_reg[2]_1 [2]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [2]),
        .O(ram_unit_i_797_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_798
       (.I0(\register_reg[7]_6 [2]),
        .I1(\register_reg[6]_5 [2]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [2]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [2]),
        .O(ram_unit_i_798_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_799
       (.I0(\register_reg[27]_26 [1]),
        .I1(\register_reg[26]_25 [1]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [1]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [1]),
        .O(ram_unit_i_799_n_0));
  MUXF7 ram_unit_i_80
       (.I0(ram_unit_i_269_n_0),
        .I1(ram_unit_i_270_n_0),
        .O(ram_unit_i_80_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_800
       (.I0(\register_reg[31]_30 [1]),
        .I1(\register_reg[30]_29 [1]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [1]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [1]),
        .O(ram_unit_i_800_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_801
       (.I0(\register_reg[19]_18 [1]),
        .I1(\register_reg[18]_17 [1]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [1]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [1]),
        .O(ram_unit_i_801_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_802
       (.I0(\register_reg[23]_22 [1]),
        .I1(\register_reg[22]_21 [1]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [1]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [1]),
        .O(ram_unit_i_802_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_803
       (.I0(\register_reg[11]_10 [1]),
        .I1(\register_reg[10]_9 [1]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [1]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [1]),
        .O(ram_unit_i_803_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_804
       (.I0(\register_reg[15]_14 [1]),
        .I1(\register_reg[14]_13 [1]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [1]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [1]),
        .O(ram_unit_i_804_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_805
       (.I0(\register_reg[3]_2 [1]),
        .I1(\register_reg[2]_1 [1]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [1]),
        .O(ram_unit_i_805_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_806
       (.I0(\register_reg[7]_6 [1]),
        .I1(\register_reg[6]_5 [1]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [1]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [1]),
        .O(ram_unit_i_806_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_807
       (.I0(\register_reg[27]_26 [0]),
        .I1(\register_reg[26]_25 [0]),
        .I2(spo[14]),
        .I3(\register_reg[25]_24 [0]),
        .I4(spo[13]),
        .I5(\register_reg[24]_23 [0]),
        .O(ram_unit_i_807_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_808
       (.I0(\register_reg[31]_30 [0]),
        .I1(\register_reg[30]_29 [0]),
        .I2(spo[14]),
        .I3(\register_reg[29]_28 [0]),
        .I4(spo[13]),
        .I5(\register_reg[28]_27 [0]),
        .O(ram_unit_i_808_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_809
       (.I0(\register_reg[19]_18 [0]),
        .I1(\register_reg[18]_17 [0]),
        .I2(spo[14]),
        .I3(\register_reg[17]_16 [0]),
        .I4(spo[13]),
        .I5(\register_reg[16]_15 [0]),
        .O(ram_unit_i_809_n_0));
  MUXF7 ram_unit_i_81
       (.I0(ram_unit_i_271_n_0),
        .I1(ram_unit_i_272_n_0),
        .O(ram_unit_i_81_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_810
       (.I0(\register_reg[23]_22 [0]),
        .I1(\register_reg[22]_21 [0]),
        .I2(spo[14]),
        .I3(\register_reg[21]_20 [0]),
        .I4(spo[13]),
        .I5(\register_reg[20]_19 [0]),
        .O(ram_unit_i_810_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_811
       (.I0(\register_reg[11]_10 [0]),
        .I1(\register_reg[10]_9 [0]),
        .I2(spo[14]),
        .I3(\register_reg[9]_8 [0]),
        .I4(spo[13]),
        .I5(\register_reg[8]_7 [0]),
        .O(ram_unit_i_811_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_812
       (.I0(\register_reg[15]_14 [0]),
        .I1(\register_reg[14]_13 [0]),
        .I2(spo[14]),
        .I3(\register_reg[13]_12 [0]),
        .I4(spo[13]),
        .I5(\register_reg[12]_11 [0]),
        .O(ram_unit_i_812_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    ram_unit_i_813
       (.I0(\register_reg[3]_2 [0]),
        .I1(\register_reg[2]_1 [0]),
        .I2(spo[14]),
        .I3(spo[13]),
        .I4(\register_reg[1]_0 [0]),
        .O(ram_unit_i_813_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_unit_i_814
       (.I0(\register_reg[7]_6 [0]),
        .I1(\register_reg[6]_5 [0]),
        .I2(spo[14]),
        .I3(\register_reg[5]_4 [0]),
        .I4(spo[13]),
        .I5(\register_reg[4]_3 [0]),
        .O(ram_unit_i_814_n_0));
  CARRY4 ram_unit_i_815
       (.CI(ram_unit_i_829_n_0),
        .CO({ram_unit_i_815_n_0,ram_unit_i_815_n_1,ram_unit_i_815_n_2,ram_unit_i_815_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_830_n_0,ram_unit_i_831_n_0,ram_unit_i_832_n_0,ram_unit_i_833_n_0}),
        .O(NLW_ram_unit_i_815_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_834_n_0,ram_unit_i_835_n_0,ram_unit_i_836_n_0,ram_unit_i_837_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_816
       (.I0(\curpc_reg[22] ),
        .I1(\curpc_reg[23] [2]),
        .I2(\curpc_reg[23] [3]),
        .I3(\curpc_reg[23]_0 ),
        .O(ram_unit_i_816_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_817
       (.I0(\curpc_reg[20] ),
        .I1(\curpc_reg[23] [0]),
        .I2(\curpc_reg[23] [1]),
        .I3(\curpc_reg[21] ),
        .O(ram_unit_i_817_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_818
       (.I0(\curpc_reg[18] ),
        .I1(\curpc_reg[19] [2]),
        .I2(\curpc_reg[19] [3]),
        .I3(\curpc_reg[19]_0 ),
        .O(ram_unit_i_818_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_819
       (.I0(\curpc_reg[16] ),
        .I1(\curpc_reg[19] [0]),
        .I2(\curpc_reg[19] [1]),
        .I3(\curpc_reg[17] ),
        .O(ram_unit_i_819_n_0));
  MUXF7 ram_unit_i_82
       (.I0(ram_unit_i_273_n_0),
        .I1(ram_unit_i_274_n_0),
        .O(ram_unit_i_82_n_0),
        .S(spo[20]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_820
       (.I0(\curpc_reg[23] [3]),
        .I1(\curpc_reg[23]_0 ),
        .I2(\curpc_reg[23] [2]),
        .I3(\curpc_reg[22] ),
        .O(ram_unit_i_820_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_821
       (.I0(\curpc_reg[23] [1]),
        .I1(\curpc_reg[21] ),
        .I2(\curpc_reg[23] [0]),
        .I3(\curpc_reg[20] ),
        .O(ram_unit_i_821_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_822
       (.I0(\curpc_reg[19] [3]),
        .I1(\curpc_reg[19]_0 ),
        .I2(\curpc_reg[19] [2]),
        .I3(\curpc_reg[18] ),
        .O(ram_unit_i_822_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_823
       (.I0(\curpc_reg[19] [1]),
        .I1(\curpc_reg[17] ),
        .I2(\curpc[16]_i_12_n_0 ),
        .O(ram_unit_i_823_n_0));
  CARRY4 ram_unit_i_824
       (.CI(ram_unit_i_838_n_0),
        .CO({ram_unit_i_824_n_0,ram_unit_i_824_n_1,ram_unit_i_824_n_2,ram_unit_i_824_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_830_n_0,ram_unit_i_831_n_0,ram_unit_i_832_n_0,ram_unit_i_833_n_0}),
        .O(NLW_ram_unit_i_824_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_839_n_0,ram_unit_i_840_n_0,ram_unit_i_841_n_0,ram_unit_i_842_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_825
       (.I0(\curpc_reg[23] [3]),
        .I1(\curpc_reg[23]_0 ),
        .I2(\curpc_reg[23] [2]),
        .I3(\curpc_reg[22] ),
        .O(ram_unit_i_825_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_826
       (.I0(\curpc_reg[23] [1]),
        .I1(\curpc_reg[21] ),
        .I2(\curpc_reg[23] [0]),
        .I3(\curpc_reg[20] ),
        .O(ram_unit_i_826_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_827
       (.I0(\curpc_reg[19] [3]),
        .I1(\curpc_reg[19]_0 ),
        .I2(\curpc_reg[19] [2]),
        .I3(\curpc_reg[18] ),
        .O(ram_unit_i_827_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_828
       (.I0(\curpc_reg[19] [1]),
        .I1(\curpc_reg[17] ),
        .I2(\curpc[16]_i_12_n_0 ),
        .O(ram_unit_i_828_n_0));
  CARRY4 ram_unit_i_829
       (.CI(1'b0),
        .CO({ram_unit_i_829_n_0,ram_unit_i_829_n_1,ram_unit_i_829_n_2,ram_unit_i_829_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_843_n_0,ram_unit_i_844_n_0,ram_unit_i_845_n_0,ram_unit_i_846_n_0}),
        .O(NLW_ram_unit_i_829_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_847_n_0,ram_unit_i_848_n_0,ram_unit_i_849_n_0,ram_unit_i_850_n_0}));
  MUXF7 ram_unit_i_83
       (.I0(ram_unit_i_275_n_0),
        .I1(ram_unit_i_276_n_0),
        .O(ram_unit_i_83_n_0),
        .S(spo[20]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_830
       (.I0(\curpc_reg[14] ),
        .I1(\curpc_reg[15] [1]),
        .I2(\curpc_reg[15] [2]),
        .I3(\curpc_reg[15]_0 ),
        .O(ram_unit_i_830_n_0));
  LUT6 #(
    .INIT(64'h0000B800B8B8FFB8)) 
    ram_unit_i_831
       (.I0(\bbstub_spo[1] [0]),
        .I1(alu_src_b),
        .I2(dina[13]),
        .I3(\curpc_reg[12] ),
        .I4(\curpc_reg[15] [0]),
        .I5(rs1_out[13]),
        .O(ram_unit_i_831_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_832
       (.I0(\curpc_reg[10] ),
        .I1(\curpc_reg[11] [2]),
        .I2(\curpc_reg[11] [3]),
        .I3(\curpc_reg[11]_0 ),
        .O(ram_unit_i_832_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_833
       (.I0(\curpc_reg[8] ),
        .I1(\curpc_reg[11] [0]),
        .I2(\curpc_reg[11] [1]),
        .I3(\curpc_reg[9] ),
        .O(ram_unit_i_833_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_834
       (.I0(\curpc_reg[15] [1]),
        .I1(\curpc_reg[14] ),
        .I2(\curpc[15]_i_13_n_0 ),
        .O(ram_unit_i_834_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_835
       (.I0(\curpc[12]_i_12_n_0 ),
        .I1(\curpc[13]_i_9_n_0 ),
        .O(ram_unit_i_835_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_836
       (.I0(ram_unit_i_504_n_0),
        .I1(\curpc[11]_i_10_n_0 ),
        .O(ram_unit_i_836_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_837
       (.I0(ram_unit_i_521_n_0),
        .I1(ram_unit_i_517_n_0),
        .O(ram_unit_i_837_n_0));
  CARRY4 ram_unit_i_838
       (.CI(1'b0),
        .CO({ram_unit_i_838_n_0,ram_unit_i_838_n_1,ram_unit_i_838_n_2,ram_unit_i_838_n_3}),
        .CYINIT(1'b0),
        .DI({ram_unit_i_843_n_0,ram_unit_i_844_n_0,ram_unit_i_851_n_0,ram_unit_i_852_n_0}),
        .O(NLW_ram_unit_i_838_O_UNCONNECTED[3:0]),
        .S({ram_unit_i_853_n_0,ram_unit_i_854_n_0,ram_unit_i_855_n_0,ram_unit_i_856_n_0}));
  LUT3 #(
    .INIT(8'h90)) 
    ram_unit_i_839
       (.I0(\curpc_reg[15] [1]),
        .I1(\curpc_reg[14] ),
        .I2(\curpc[15]_i_13_n_0 ),
        .O(ram_unit_i_839_n_0));
  MUXF7 ram_unit_i_84
       (.I0(ram_unit_i_277_n_0),
        .I1(ram_unit_i_278_n_0),
        .O(ram_unit_i_84_n_0),
        .S(spo[20]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_840
       (.I0(\curpc[12]_i_12_n_0 ),
        .I1(\curpc[13]_i_9_n_0 ),
        .O(ram_unit_i_840_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_841
       (.I0(ram_unit_i_504_n_0),
        .I1(\curpc[11]_i_10_n_0 ),
        .O(ram_unit_i_841_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_842
       (.I0(ram_unit_i_521_n_0),
        .I1(ram_unit_i_517_n_0),
        .O(ram_unit_i_842_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_843
       (.I0(\curpc_reg[6] ),
        .I1(\curpc_reg[7] [2]),
        .I2(\curpc_reg[7] [3]),
        .I3(\curpc_reg[7]_0 ),
        .O(ram_unit_i_843_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_844
       (.I0(\curpc_reg[4] ),
        .I1(\curpc_reg[7] [0]),
        .I2(\curpc_reg[7] [1]),
        .I3(\curpc_reg[5] ),
        .O(ram_unit_i_844_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_845
       (.I0(\curpc_reg[2] ),
        .I1(\curpc_reg[3]_0 [1]),
        .I2(\curpc_reg[3]_0 [2]),
        .I3(\curpc_reg[3] ),
        .O(ram_unit_i_845_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_846
       (.I0(alu_in_b),
        .I1(rs1_out[0]),
        .I2(\curpc_reg[3]_0 [0]),
        .I3(\curpc_reg[25] ),
        .O(ram_unit_i_846_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_847
       (.I0(ram_unit_i_538_n_0),
        .I1(ram_unit_i_526_n_0),
        .O(ram_unit_i_847_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_848
       (.I0(ram_unit_i_546_n_0),
        .I1(ram_unit_i_542_n_0),
        .O(ram_unit_i_848_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ram_unit_i_849
       (.I0(ram_unit_i_551_n_0),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[3]_0 [1]),
        .O(ram_unit_i_849_n_0));
  MUXF7 ram_unit_i_85
       (.I0(ram_unit_i_279_n_0),
        .I1(ram_unit_i_280_n_0),
        .O(ram_unit_i_85_n_0),
        .S(spo[20]));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_850
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[25] ),
        .I2(alu_in_b),
        .I3(rs1_out[0]),
        .O(ram_unit_i_850_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_851
       (.I0(\curpc_reg[2] ),
        .I1(\curpc_reg[3]_0 [1]),
        .I2(\curpc_reg[3]_0 [2]),
        .I3(\curpc_reg[3] ),
        .O(ram_unit_i_851_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ram_unit_i_852
       (.I0(alu_in_b),
        .I1(rs1_out[0]),
        .I2(\curpc_reg[3]_0 [0]),
        .I3(\curpc_reg[25] ),
        .O(ram_unit_i_852_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_853
       (.I0(ram_unit_i_538_n_0),
        .I1(ram_unit_i_526_n_0),
        .O(ram_unit_i_853_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_unit_i_854
       (.I0(ram_unit_i_546_n_0),
        .I1(ram_unit_i_542_n_0),
        .O(ram_unit_i_854_n_0));
  LUT3 #(
    .INIT(8'h82)) 
    ram_unit_i_855
       (.I0(ram_unit_i_551_n_0),
        .I1(\curpc_reg[2] ),
        .I2(\curpc_reg[3]_0 [1]),
        .O(ram_unit_i_855_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_unit_i_856
       (.I0(\curpc_reg[3]_0 [0]),
        .I1(\curpc_reg[25] ),
        .I2(alu_in_b),
        .I3(rs1_out[0]),
        .O(ram_unit_i_856_n_0));
  MUXF7 ram_unit_i_86
       (.I0(ram_unit_i_281_n_0),
        .I1(ram_unit_i_282_n_0),
        .O(ram_unit_i_86_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_87
       (.I0(ram_unit_i_283_n_0),
        .I1(ram_unit_i_284_n_0),
        .O(ram_unit_i_87_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_88
       (.I0(ram_unit_i_285_n_0),
        .I1(ram_unit_i_286_n_0),
        .O(ram_unit_i_88_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_89
       (.I0(ram_unit_i_287_n_0),
        .I1(ram_unit_i_288_n_0),
        .O(ram_unit_i_89_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_90
       (.I0(ram_unit_i_289_n_0),
        .I1(ram_unit_i_290_n_0),
        .O(ram_unit_i_90_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_91
       (.I0(ram_unit_i_291_n_0),
        .I1(ram_unit_i_292_n_0),
        .O(ram_unit_i_91_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_92
       (.I0(ram_unit_i_293_n_0),
        .I1(ram_unit_i_294_n_0),
        .O(ram_unit_i_92_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_93
       (.I0(ram_unit_i_295_n_0),
        .I1(ram_unit_i_296_n_0),
        .O(ram_unit_i_93_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_94
       (.I0(ram_unit_i_297_n_0),
        .I1(ram_unit_i_298_n_0),
        .O(ram_unit_i_94_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_95
       (.I0(ram_unit_i_299_n_0),
        .I1(ram_unit_i_300_n_0),
        .O(ram_unit_i_95_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_96
       (.I0(ram_unit_i_301_n_0),
        .I1(ram_unit_i_302_n_0),
        .O(ram_unit_i_96_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_97
       (.I0(ram_unit_i_303_n_0),
        .I1(ram_unit_i_304_n_0),
        .O(ram_unit_i_97_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_98
       (.I0(ram_unit_i_305_n_0),
        .I1(ram_unit_i_306_n_0),
        .O(ram_unit_i_98_n_0),
        .S(spo[20]));
  MUXF7 ram_unit_i_99
       (.I0(ram_unit_i_307_n_0),
        .I1(ram_unit_i_308_n_0),
        .O(ram_unit_i_99_n_0),
        .S(spo[20]));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \register[10][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[10][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \register[11][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[11][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \register[12][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[12][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \register[13][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[13][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \register[14][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[14][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \register[15][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[15][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \register[16][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[16][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \register[17][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[17][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \register[18][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[18][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \register[19][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[19][31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \register[1][0]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(spo[18]),
        .I2(spo[7]),
        .I3(\register_reg[31][1]_1 ),
        .O(\register_reg[31][2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][10]_i_3 
       (.I0(spo[28]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \register[1][10]_i_4 
       (.I0(\register_reg[31][1]_1 ),
        .I1(\register_reg[31][1]_0 ),
        .I2(\register_reg[31][1]_3 ),
        .I3(\register_reg[31][1]_2 ),
        .O(\register[1][10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \register[1][11]_i_12 
       (.I0(\bbstub_spo[6]_1 ),
        .I1(spo[0]),
        .I2(spo[3]),
        .I3(spo[1]),
        .I4(spo[2]),
        .O(\register_reg[31][1]_3 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \register[1][11]_i_4 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[7]),
        .I2(\register_reg[31][1]_2 ),
        .I3(spo[18]),
        .I4(\register_reg[31][1]_3 ),
        .O(\register_reg[31][11]_1 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][11]_i_5 
       (.I0(spo[28]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][11]_1 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][11]_i_6 
       (.I0(spo[27]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][11]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][11]_i_7 
       (.I0(spo[26]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][11]_1 [0]));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][12]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[12]),
        .I3(\register_reg[31][1]_2 ),
        .I4(spo[29]),
        .I5(\register_reg[31][12]_0 ),
        .O(\register_reg[31][12]_1 ));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][17]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[15]),
        .I3(\register_reg[31][1]_2 ),
        .I4(spo[29]),
        .I5(\register_reg[31][12]_0 ),
        .O(\register_reg[31][19]_0 [0]));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][18]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[16]),
        .I3(\register_reg[31][1]_2 ),
        .I4(spo[29]),
        .I5(\register_reg[31][12]_0 ),
        .O(\register_reg[31][19]_0 [1]));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][19]_i_4 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[17]),
        .I3(\register_reg[31][1]_2 ),
        .I4(spo[29]),
        .I5(\register_reg[31][12]_0 ),
        .O(\register_reg[31][19]_0 [2]));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \register[1][19]_i_9 
       (.I0(spo[1]),
        .I1(spo[0]),
        .I2(spo[3]),
        .I3(\register_reg[31][1]_4 ),
        .I4(spo[6]),
        .I5(spo[5]),
        .O(\register_reg[31][1]_2 ));
  LUT6 #(
    .INIT(64'hD5F5C0F0FFFFC0F0)) 
    \register[1][1]_i_3 
       (.I0(\register_reg[31][1]_2 ),
        .I1(\register_reg[31][1]_3 ),
        .I2(spo[19]),
        .I3(\register_reg[31][1]_0 ),
        .I4(spo[8]),
        .I5(\register_reg[31][1]_1 ),
        .O(\register_reg[31][2]_0 [1]));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \register[1][20]_i_3 
       (.I0(\register_reg[31][11]_0 ),
        .I1(spo[18]),
        .I2(\register_reg[31][20]_0 ),
        .I3(\register_reg[31][20]_1 ),
        .O(\register_reg[31][23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \register[1][20]_i_4 
       (.I0(spo[29]),
        .I1(\register_reg[31][1]_1 ),
        .I2(\register_reg[31][1]_0 ),
        .O(\register_reg[31][11]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][21]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[19]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][23]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][22]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[20]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][23]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][23]_i_4 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[21]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][23]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][24]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[22]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][27]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][25]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[23]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][27]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][26]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[24]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][27]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][27]_i_4 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[25]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][27]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][28]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[26]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][30]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7070FF70)) 
    \register[1][29]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(spo[27]),
        .I4(\register_reg[31][20]_0 ),
        .I5(\register_reg[31][20]_1 ),
        .O(\register_reg[31][30]_0 [1]));
  LUT6 #(
    .INIT(64'hD5F5C0F0FFFFC0F0)) 
    \register[1][2]_i_3 
       (.I0(\register_reg[31][1]_2 ),
        .I1(\register_reg[31][1]_3 ),
        .I2(spo[20]),
        .I3(\register_reg[31][1]_0 ),
        .I4(spo[9]),
        .I5(\register_reg[31][1]_1 ),
        .O(\register_reg[31][2]_0 [2]));
  LUT6 #(
    .INIT(64'hFF70FF70FFFFFF70)) 
    \register[1][30]_i_3 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(\register_reg[31][20]_1 ),
        .I4(spo[28]),
        .I5(\register_reg[31][20]_0 ),
        .O(\register_reg[31][30]_0 [2]));
  LUT6 #(
    .INIT(64'h0002000200020202)) 
    \register[1][30]_i_4 
       (.I0(spo[29]),
        .I1(\register[1][30]_i_6_n_0 ),
        .I2(spo[4]),
        .I3(\register[1][31]_i_26_n_0 ),
        .I4(\register[1][31]_i_27_n_0 ),
        .I5(spo[2]),
        .O(\register_reg[31][20]_1 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \register[1][30]_i_5 
       (.I0(spo[6]),
        .I1(spo[4]),
        .I2(spo[3]),
        .I3(spo[0]),
        .I4(spo[1]),
        .I5(spo[2]),
        .O(\register_reg[31][20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \register[1][30]_i_6 
       (.I0(spo[6]),
        .I1(spo[5]),
        .O(\register[1][30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \register[1][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(register));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \register[1][31]_i_11 
       (.I0(spo[1]),
        .I1(spo[0]),
        .I2(spo[6]),
        .O(\register[1][31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \register[1][31]_i_16 
       (.I0(spo[1]),
        .I1(spo[0]),
        .O(\register[1][31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hEE0EEE0E0000EE0E)) 
    \register[1][31]_i_17 
       (.I0(\register[1][31]_i_20_n_0 ),
        .I1(\register[1][31]_i_21_n_0 ),
        .I2(\register[1][31]_i_22_n_0 ),
        .I3(\register[1][31]_i_23_n_0 ),
        .I4(\register[1][31]_i_24_n_0 ),
        .I5(\register[1][31]_i_25_n_0 ),
        .O(\register_reg[31][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \register[1][31]_i_18 
       (.I0(spo[5]),
        .I1(spo[1]),
        .I2(spo[0]),
        .I3(spo[6]),
        .I4(spo[3]),
        .I5(\register_reg[31][1]_4 ),
        .O(\register_reg[31][1]_1 ));
  LUT6 #(
    .INIT(64'h0008505800080808)) 
    \register[1][31]_i_19 
       (.I0(spo[6]),
        .I1(spo[5]),
        .I2(spo[4]),
        .I3(\register[1][31]_i_26_n_0 ),
        .I4(\register[1][31]_i_27_n_0 ),
        .I5(spo[2]),
        .O(\register_reg[31][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \register[1][31]_i_20 
       (.I0(spo[5]),
        .I1(spo[2]),
        .O(\register[1][31]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \register[1][31]_i_21 
       (.I0(spo[1]),
        .I1(spo[0]),
        .I2(spo[3]),
        .I3(spo[4]),
        .I4(spo[6]),
        .O(\register[1][31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \register[1][31]_i_22 
       (.I0(spo[2]),
        .I1(spo[4]),
        .I2(spo[3]),
        .I3(spo[6]),
        .O(\register[1][31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \register[1][31]_i_23 
       (.I0(spo[5]),
        .I1(spo[0]),
        .I2(spo[1]),
        .O(\register[1][31]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \register[1][31]_i_24 
       (.I0(spo[4]),
        .I1(spo[5]),
        .I2(spo[0]),
        .O(\register[1][31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \register[1][31]_i_25 
       (.I0(spo[1]),
        .I1(spo[3]),
        .I2(spo[2]),
        .I3(spo[6]),
        .O(\register[1][31]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \register[1][31]_i_26 
       (.I0(spo[2]),
        .I1(spo[1]),
        .I2(spo[3]),
        .I3(spo[0]),
        .O(\register[1][31]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \register[1][31]_i_27 
       (.I0(spo[3]),
        .I1(spo[0]),
        .I2(spo[1]),
        .O(\register[1][31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEEEEEE)) 
    \register[1][31]_i_5 
       (.I0(\register_reg[1][0]_0 ),
        .I1(\bbstub_spo[1]_0 ),
        .I2(spo[3]),
        .I3(spo[4]),
        .I4(\register[1][31]_i_11_n_0 ),
        .I5(branch),
        .O(reg_write));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \register[1][31]_i_7 
       (.I0(\register[1][31]_i_16_n_0 ),
        .I1(spo[5]),
        .I2(spo[4]),
        .I3(spo[2]),
        .I4(spo[6]),
        .I5(spo[3]),
        .O(\register_reg[31][0]_0 ));
  LUT4 #(
    .INIT(16'hF070)) 
    \register[1][31]_i_9 
       (.I0(\register_reg[31][1]_0 ),
        .I1(\register_reg[31][1]_1 ),
        .I2(spo[29]),
        .I3(\register_reg[31][12]_0 ),
        .O(\register_reg[31][31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][5]_i_3 
       (.I0(spo[23]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][6]_i_3 
       (.I0(spo[24]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][7]_i_4 
       (.I0(spo[25]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][7]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][7]_i_5 
       (.I0(spo[25]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\curpc_reg[7]_3 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][7]_i_6 
       (.I0(spo[24]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\curpc_reg[7]_3 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][7]_i_7 
       (.I0(spo[23]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\curpc_reg[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][8]_i_3 
       (.I0(spo[26]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \register[1][9]_i_3 
       (.I0(spo[27]),
        .I1(\register[1][10]_i_4_n_0 ),
        .O(\register_reg[31][9]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \register[20][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[20][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \register[21][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[21][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \register[22][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[22][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \register[23][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[23][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \register[24][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[24][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \register[25][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[25][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \register[26][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[26][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \register[27][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[27][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \register[28][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[28][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \register[29][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[29][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \register[2][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \register[30][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[30][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \register[31][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[31][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \register[3][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \register[4][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[4][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \register[5][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[5][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \register[6][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[6][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[7][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[7][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \register[8][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[9][31]_i_1 
       (.I0(reg_write),
        .I1(spo[9]),
        .I2(spo[11]),
        .I3(spo[7]),
        .I4(spo[8]),
        .I5(spo[10]),
        .O(\register[9][31]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][0] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[10]_9 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][10] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[10]_9 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][11] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[10]_9 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][12] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[10]_9 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][13] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[10]_9 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][14] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[10]_9 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][15] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[10]_9 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][16] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[10]_9 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][17] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[10]_9 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][18] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[10]_9 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][19] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[10]_9 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][1] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[10]_9 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][20] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[10]_9 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][21] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[10]_9 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][22] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[10]_9 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][23] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[10]_9 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][24] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[10]_9 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][25] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[10]_9 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][26] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[10]_9 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][27] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[10]_9 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][28] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[10]_9 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][29] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[10]_9 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][2] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[10]_9 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][30] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[10]_9 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][31] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[10]_9 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][3] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[10]_9 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][4] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[10]_9 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][5] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[10]_9 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][6] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[10]_9 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][7] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[10]_9 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][8] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[10]_9 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[10][9] 
       (.C(CLK),
        .CE(\register[10][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[10]_9 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][0] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[11]_10 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][10] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[11]_10 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][11] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[11]_10 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][12] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[11]_10 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][13] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[11]_10 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][14] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[11]_10 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][15] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[11]_10 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][16] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[11]_10 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][17] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[11]_10 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][18] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[11]_10 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][19] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[11]_10 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][1] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[11]_10 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][20] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[11]_10 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][21] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[11]_10 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][22] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[11]_10 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][23] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[11]_10 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][24] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[11]_10 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][25] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[11]_10 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][26] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[11]_10 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][27] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[11]_10 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][28] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[11]_10 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][29] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[11]_10 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][2] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[11]_10 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][30] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[11]_10 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][31] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[11]_10 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][3] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[11]_10 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][4] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[11]_10 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][5] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[11]_10 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][6] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[11]_10 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][7] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[11]_10 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][8] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[11]_10 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[11][9] 
       (.C(CLK),
        .CE(\register[11][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[11]_10 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][0] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[12]_11 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][10] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[12]_11 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][11] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[12]_11 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][12] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[12]_11 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][13] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[12]_11 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][14] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[12]_11 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][15] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[12]_11 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][16] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[12]_11 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][17] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[12]_11 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][18] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[12]_11 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][19] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[12]_11 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][1] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[12]_11 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][20] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[12]_11 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][21] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[12]_11 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][22] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[12]_11 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][23] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[12]_11 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][24] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[12]_11 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][25] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[12]_11 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][26] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[12]_11 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][27] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[12]_11 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][28] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[12]_11 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][29] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[12]_11 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][2] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[12]_11 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][30] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[12]_11 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][31] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[12]_11 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][3] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[12]_11 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][4] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[12]_11 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][5] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[12]_11 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][6] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[12]_11 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][7] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[12]_11 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][8] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[12]_11 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[12][9] 
       (.C(CLK),
        .CE(\register[12][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[12]_11 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][0] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[13]_12 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][10] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[13]_12 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][11] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[13]_12 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][12] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[13]_12 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][13] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[13]_12 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][14] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[13]_12 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][15] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[13]_12 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][16] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[13]_12 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][17] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[13]_12 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][18] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[13]_12 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][19] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[13]_12 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][1] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[13]_12 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][20] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[13]_12 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][21] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[13]_12 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][22] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[13]_12 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][23] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[13]_12 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][24] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[13]_12 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][25] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[13]_12 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][26] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[13]_12 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][27] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[13]_12 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][28] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[13]_12 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][29] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[13]_12 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][2] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[13]_12 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][30] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[13]_12 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][31] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[13]_12 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][3] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[13]_12 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][4] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[13]_12 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][5] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[13]_12 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][6] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[13]_12 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][7] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[13]_12 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][8] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[13]_12 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[13][9] 
       (.C(CLK),
        .CE(\register[13][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[13]_12 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][0] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[14]_13 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][10] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[14]_13 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][11] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[14]_13 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][12] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[14]_13 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][13] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[14]_13 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][14] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[14]_13 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][15] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[14]_13 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][16] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[14]_13 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][17] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[14]_13 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][18] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[14]_13 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][19] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[14]_13 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][1] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[14]_13 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][20] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[14]_13 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][21] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[14]_13 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][22] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[14]_13 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][23] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[14]_13 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][24] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[14]_13 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][25] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[14]_13 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][26] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[14]_13 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][27] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[14]_13 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][28] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[14]_13 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][29] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[14]_13 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][2] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[14]_13 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][30] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[14]_13 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][31] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[14]_13 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][3] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[14]_13 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][4] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[14]_13 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][5] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[14]_13 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][6] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[14]_13 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][7] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[14]_13 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][8] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[14]_13 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[14][9] 
       (.C(CLK),
        .CE(\register[14][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[14]_13 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][0] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[15]_14 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][10] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[15]_14 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][11] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[15]_14 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][12] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[15]_14 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][13] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[15]_14 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][14] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[15]_14 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][15] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[15]_14 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][16] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[15]_14 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][17] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[15]_14 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][18] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[15]_14 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][19] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[15]_14 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][1] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[15]_14 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][20] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[15]_14 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][21] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[15]_14 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][22] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[15]_14 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][23] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[15]_14 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][24] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[15]_14 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][25] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[15]_14 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][26] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[15]_14 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][27] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[15]_14 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][28] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[15]_14 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][29] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[15]_14 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][2] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[15]_14 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][30] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[15]_14 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][31] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[15]_14 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][3] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[15]_14 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][4] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[15]_14 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][5] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[15]_14 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][6] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[15]_14 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][7] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[15]_14 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][8] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[15]_14 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[15][9] 
       (.C(CLK),
        .CE(\register[15][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[15]_14 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][0] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[16]_15 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][10] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[16]_15 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][11] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[16]_15 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][12] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[16]_15 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][13] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[16]_15 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][14] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[16]_15 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][15] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[16]_15 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][16] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[16]_15 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][17] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[16]_15 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][18] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[16]_15 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][19] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[16]_15 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][1] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[16]_15 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][20] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[16]_15 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][21] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[16]_15 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][22] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[16]_15 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][23] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[16]_15 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][24] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[16]_15 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][25] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[16]_15 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][26] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[16]_15 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][27] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[16]_15 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][28] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[16]_15 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][29] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[16]_15 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][2] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[16]_15 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][30] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[16]_15 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][31] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[16]_15 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][3] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[16]_15 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][4] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[16]_15 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][5] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[16]_15 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][6] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[16]_15 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][7] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[16]_15 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][8] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[16]_15 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[16][9] 
       (.C(CLK),
        .CE(\register[16][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[16]_15 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][0] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[17]_16 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][10] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[17]_16 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][11] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[17]_16 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][12] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[17]_16 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][13] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[17]_16 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][14] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[17]_16 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][15] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[17]_16 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][16] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[17]_16 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][17] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[17]_16 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][18] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[17]_16 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][19] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[17]_16 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][1] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[17]_16 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][20] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[17]_16 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][21] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[17]_16 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][22] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[17]_16 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][23] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[17]_16 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][24] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[17]_16 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][25] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[17]_16 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][26] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[17]_16 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][27] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[17]_16 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][28] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[17]_16 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][29] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[17]_16 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][2] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[17]_16 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][30] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[17]_16 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][31] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[17]_16 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][3] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[17]_16 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][4] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[17]_16 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][5] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[17]_16 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][6] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[17]_16 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][7] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[17]_16 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][8] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[17]_16 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[17][9] 
       (.C(CLK),
        .CE(\register[17][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[17]_16 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][0] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[18]_17 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][10] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[18]_17 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][11] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[18]_17 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][12] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[18]_17 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][13] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[18]_17 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][14] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[18]_17 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][15] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[18]_17 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][16] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[18]_17 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][17] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[18]_17 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][18] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[18]_17 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][19] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[18]_17 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][1] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[18]_17 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][20] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[18]_17 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][21] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[18]_17 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][22] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[18]_17 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][23] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[18]_17 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][24] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[18]_17 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][25] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[18]_17 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][26] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[18]_17 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][27] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[18]_17 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][28] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[18]_17 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][29] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[18]_17 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][2] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[18]_17 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][30] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[18]_17 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][31] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[18]_17 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][3] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[18]_17 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][4] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[18]_17 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][5] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[18]_17 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][6] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[18]_17 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][7] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[18]_17 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][8] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[18]_17 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[18][9] 
       (.C(CLK),
        .CE(\register[18][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[18]_17 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][0] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[19]_18 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][10] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[19]_18 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][11] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[19]_18 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][12] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[19]_18 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][13] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[19]_18 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][14] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[19]_18 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][15] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[19]_18 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][16] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[19]_18 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][17] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[19]_18 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][18] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[19]_18 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][19] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[19]_18 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][1] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[19]_18 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][20] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[19]_18 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][21] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[19]_18 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][22] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[19]_18 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][23] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[19]_18 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][24] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[19]_18 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][25] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[19]_18 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][26] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[19]_18 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][27] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[19]_18 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][28] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[19]_18 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][29] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[19]_18 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][2] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[19]_18 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][30] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[19]_18 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][31] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[19]_18 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][3] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[19]_18 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][4] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[19]_18 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][5] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[19]_18 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][6] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[19]_18 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][7] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[19]_18 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][8] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[19]_18 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[19][9] 
       (.C(CLK),
        .CE(\register[19][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[19]_18 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][0] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[1]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][10] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[1]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][11] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[1]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][12] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[1]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][13] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[1]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][14] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[1]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][15] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[1]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][16] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[1]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][17] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[1]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][18] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[1]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][19] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[1]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][1] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[1]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][20] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[1]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][21] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[1]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][22] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[1]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][23] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[1]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][24] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[1]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][25] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[1]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][26] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[1]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][27] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[1]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][28] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[1]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][29] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[1]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][2] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[1]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][30] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[1]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][31] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[1]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][3] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[1]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][4] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[1]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][5] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[1]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][6] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[1]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][7] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[1]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][8] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[1]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[1][9] 
       (.C(CLK),
        .CE(register),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[1]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][0] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[20]_19 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][10] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[20]_19 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][11] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[20]_19 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][12] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[20]_19 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][13] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[20]_19 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][14] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[20]_19 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][15] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[20]_19 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][16] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[20]_19 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][17] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[20]_19 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][18] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[20]_19 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][19] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[20]_19 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][1] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[20]_19 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][20] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[20]_19 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][21] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[20]_19 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][22] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[20]_19 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][23] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[20]_19 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][24] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[20]_19 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][25] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[20]_19 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][26] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[20]_19 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][27] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[20]_19 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][28] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[20]_19 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][29] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[20]_19 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][2] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[20]_19 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][30] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[20]_19 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][31] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[20]_19 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][3] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[20]_19 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][4] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[20]_19 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][5] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[20]_19 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][6] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[20]_19 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][7] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[20]_19 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][8] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[20]_19 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[20][9] 
       (.C(CLK),
        .CE(\register[20][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[20]_19 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][0] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[21]_20 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][10] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[21]_20 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][11] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[21]_20 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][12] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[21]_20 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][13] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[21]_20 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][14] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[21]_20 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][15] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[21]_20 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][16] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[21]_20 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][17] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[21]_20 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][18] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[21]_20 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][19] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[21]_20 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][1] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[21]_20 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][20] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[21]_20 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][21] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[21]_20 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][22] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[21]_20 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][23] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[21]_20 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][24] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[21]_20 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][25] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[21]_20 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][26] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[21]_20 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][27] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[21]_20 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][28] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[21]_20 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][29] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[21]_20 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][2] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[21]_20 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][30] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[21]_20 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][31] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[21]_20 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][3] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[21]_20 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][4] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[21]_20 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][5] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[21]_20 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][6] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[21]_20 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][7] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[21]_20 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][8] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[21]_20 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[21][9] 
       (.C(CLK),
        .CE(\register[21][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[21]_20 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][0] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[22]_21 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][10] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[22]_21 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][11] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[22]_21 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][12] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[22]_21 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][13] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[22]_21 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][14] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[22]_21 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][15] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[22]_21 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][16] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[22]_21 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][17] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[22]_21 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][18] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[22]_21 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][19] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[22]_21 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][1] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[22]_21 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][20] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[22]_21 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][21] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[22]_21 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][22] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[22]_21 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][23] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[22]_21 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][24] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[22]_21 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][25] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[22]_21 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][26] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[22]_21 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][27] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[22]_21 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][28] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[22]_21 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][29] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[22]_21 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][2] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[22]_21 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][30] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[22]_21 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][31] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[22]_21 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][3] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[22]_21 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][4] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[22]_21 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][5] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[22]_21 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][6] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[22]_21 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][7] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[22]_21 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][8] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[22]_21 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[22][9] 
       (.C(CLK),
        .CE(\register[22][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[22]_21 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][0] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[23]_22 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][10] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[23]_22 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][11] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[23]_22 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][12] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[23]_22 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][13] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[23]_22 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][14] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[23]_22 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][15] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[23]_22 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][16] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[23]_22 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][17] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[23]_22 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][18] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[23]_22 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][19] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[23]_22 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][1] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[23]_22 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][20] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[23]_22 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][21] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[23]_22 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][22] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[23]_22 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][23] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[23]_22 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][24] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[23]_22 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][25] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[23]_22 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][26] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[23]_22 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][27] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[23]_22 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][28] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[23]_22 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][29] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[23]_22 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][2] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[23]_22 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][30] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[23]_22 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][31] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[23]_22 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][3] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[23]_22 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][4] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[23]_22 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][5] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[23]_22 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][6] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[23]_22 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][7] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[23]_22 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][8] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[23]_22 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[23][9] 
       (.C(CLK),
        .CE(\register[23][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[23]_22 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][0] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[24]_23 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][10] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[24]_23 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][11] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[24]_23 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][12] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[24]_23 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][13] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[24]_23 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][14] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[24]_23 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][15] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[24]_23 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][16] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[24]_23 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][17] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[24]_23 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][18] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[24]_23 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][19] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[24]_23 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][1] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[24]_23 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][20] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[24]_23 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][21] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[24]_23 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][22] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[24]_23 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][23] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[24]_23 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][24] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[24]_23 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][25] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[24]_23 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][26] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[24]_23 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][27] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[24]_23 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][28] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[24]_23 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][29] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[24]_23 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][2] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[24]_23 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][30] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[24]_23 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][31] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[24]_23 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][3] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[24]_23 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][4] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[24]_23 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][5] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[24]_23 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][6] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[24]_23 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][7] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[24]_23 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][8] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[24]_23 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[24][9] 
       (.C(CLK),
        .CE(\register[24][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[24]_23 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][0] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[25]_24 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][10] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[25]_24 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][11] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[25]_24 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][12] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[25]_24 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][13] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[25]_24 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][14] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[25]_24 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][15] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[25]_24 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][16] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[25]_24 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][17] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[25]_24 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][18] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[25]_24 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][19] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[25]_24 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][1] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[25]_24 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][20] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[25]_24 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][21] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[25]_24 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][22] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[25]_24 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][23] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[25]_24 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][24] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[25]_24 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][25] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[25]_24 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][26] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[25]_24 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][27] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[25]_24 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][28] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[25]_24 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][29] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[25]_24 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][2] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[25]_24 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][30] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[25]_24 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][31] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[25]_24 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][3] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[25]_24 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][4] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[25]_24 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][5] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[25]_24 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][6] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[25]_24 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][7] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[25]_24 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][8] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[25]_24 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[25][9] 
       (.C(CLK),
        .CE(\register[25][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[25]_24 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][0] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[26]_25 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][10] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[26]_25 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][11] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[26]_25 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][12] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[26]_25 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][13] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[26]_25 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][14] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[26]_25 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][15] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[26]_25 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][16] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[26]_25 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][17] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[26]_25 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][18] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[26]_25 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][19] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[26]_25 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][1] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[26]_25 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][20] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[26]_25 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][21] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[26]_25 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][22] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[26]_25 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][23] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[26]_25 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][24] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[26]_25 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][25] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[26]_25 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][26] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[26]_25 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][27] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[26]_25 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][28] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[26]_25 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][29] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[26]_25 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][2] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[26]_25 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][30] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[26]_25 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][31] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[26]_25 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][3] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[26]_25 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][4] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[26]_25 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][5] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[26]_25 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][6] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[26]_25 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][7] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[26]_25 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][8] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[26]_25 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[26][9] 
       (.C(CLK),
        .CE(\register[26][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[26]_25 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][0] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[27]_26 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][10] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[27]_26 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][11] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[27]_26 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][12] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[27]_26 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][13] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[27]_26 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][14] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[27]_26 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][15] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[27]_26 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][16] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[27]_26 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][17] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[27]_26 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][18] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[27]_26 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][19] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[27]_26 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][1] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[27]_26 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][20] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[27]_26 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][21] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[27]_26 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][22] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[27]_26 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][23] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[27]_26 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][24] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[27]_26 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][25] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[27]_26 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][26] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[27]_26 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][27] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[27]_26 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][28] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[27]_26 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][29] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[27]_26 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][2] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[27]_26 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][30] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[27]_26 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][31] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[27]_26 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][3] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[27]_26 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][4] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[27]_26 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][5] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[27]_26 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][6] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[27]_26 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][7] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[27]_26 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][8] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[27]_26 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[27][9] 
       (.C(CLK),
        .CE(\register[27][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[27]_26 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][0] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[28]_27 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][10] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[28]_27 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][11] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[28]_27 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][12] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[28]_27 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][13] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[28]_27 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][14] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[28]_27 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][15] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[28]_27 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][16] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[28]_27 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][17] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[28]_27 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][18] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[28]_27 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][19] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[28]_27 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][1] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[28]_27 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][20] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[28]_27 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][21] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[28]_27 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][22] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[28]_27 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][23] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[28]_27 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][24] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[28]_27 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][25] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[28]_27 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][26] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[28]_27 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][27] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[28]_27 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][28] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[28]_27 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][29] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[28]_27 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][2] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[28]_27 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][30] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[28]_27 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][31] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[28]_27 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][3] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[28]_27 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][4] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[28]_27 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][5] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[28]_27 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][6] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[28]_27 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][7] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[28]_27 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][8] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[28]_27 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[28][9] 
       (.C(CLK),
        .CE(\register[28][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[28]_27 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][0] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[29]_28 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][10] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[29]_28 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][11] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[29]_28 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][12] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[29]_28 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][13] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[29]_28 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][14] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[29]_28 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][15] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[29]_28 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][16] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[29]_28 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][17] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[29]_28 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][18] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[29]_28 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][19] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[29]_28 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][1] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[29]_28 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][20] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[29]_28 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][21] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[29]_28 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][22] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[29]_28 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][23] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[29]_28 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][24] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[29]_28 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][25] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[29]_28 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][26] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[29]_28 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][27] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[29]_28 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][28] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[29]_28 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][29] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[29]_28 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][2] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[29]_28 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][30] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[29]_28 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][31] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[29]_28 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][3] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[29]_28 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][4] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[29]_28 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][5] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[29]_28 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][6] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[29]_28 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][7] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[29]_28 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][8] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[29]_28 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[29][9] 
       (.C(CLK),
        .CE(\register[29][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[29]_28 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][0] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[2]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][10] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[2]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][11] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[2]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][12] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[2]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][13] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[2]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][14] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[2]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][15] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[2]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][16] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[2]_1 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][17] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[2]_1 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][18] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[2]_1 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][19] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[2]_1 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][1] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[2]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][20] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[2]_1 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][21] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[2]_1 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][22] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[2]_1 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][23] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[2]_1 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][24] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[2]_1 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][25] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[2]_1 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][26] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[2]_1 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][27] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[2]_1 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][28] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[2]_1 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][29] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[2]_1 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][2] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[2]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][30] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[2]_1 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][31] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[2]_1 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][3] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[2]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][4] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[2]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][5] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[2]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][6] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[2]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][7] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[2]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][8] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[2]_1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[2][9] 
       (.C(CLK),
        .CE(\register[2][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[2]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][0] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[30]_29 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][10] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[30]_29 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][11] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[30]_29 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][12] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[30]_29 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][13] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[30]_29 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][14] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[30]_29 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][15] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[30]_29 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][16] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[30]_29 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][17] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[30]_29 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][18] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[30]_29 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][19] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[30]_29 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][1] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[30]_29 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][20] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[30]_29 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][21] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[30]_29 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][22] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[30]_29 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][23] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[30]_29 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][24] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[30]_29 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][25] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[30]_29 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][26] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[30]_29 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][27] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[30]_29 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][28] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[30]_29 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][29] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[30]_29 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][2] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[30]_29 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][30] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[30]_29 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][31] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[30]_29 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][3] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[30]_29 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][4] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[30]_29 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][5] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[30]_29 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][6] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[30]_29 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][7] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[30]_29 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][8] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[30]_29 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[30][9] 
       (.C(CLK),
        .CE(\register[30][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[30]_29 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][0] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[31]_30 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][10] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[31]_30 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][11] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[31]_30 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][12] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[31]_30 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][13] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[31]_30 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][14] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[31]_30 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][15] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[31]_30 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][16] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[31]_30 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][17] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[31]_30 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][18] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[31]_30 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][19] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[31]_30 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][1] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[31]_30 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][20] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[31]_30 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][21] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[31]_30 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][22] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[31]_30 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][23] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[31]_30 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][24] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[31]_30 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][25] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[31]_30 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][26] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[31]_30 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][27] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[31]_30 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][28] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[31]_30 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][29] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[31]_30 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][2] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[31]_30 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][30] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[31]_30 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][31] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[31]_30 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][3] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[31]_30 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][4] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[31]_30 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][5] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[31]_30 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][6] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[31]_30 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][7] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[31]_30 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][8] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[31]_30 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[31][9] 
       (.C(CLK),
        .CE(\register[31][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[31]_30 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][0] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[3]_2 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][10] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[3]_2 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][11] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[3]_2 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][12] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[3]_2 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][13] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[3]_2 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][14] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[3]_2 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][15] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[3]_2 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][16] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[3]_2 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][17] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[3]_2 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][18] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[3]_2 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][19] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[3]_2 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][1] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[3]_2 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][20] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[3]_2 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][21] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[3]_2 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][22] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[3]_2 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][23] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[3]_2 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][24] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[3]_2 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][25] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[3]_2 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][26] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[3]_2 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][27] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[3]_2 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][28] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[3]_2 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][29] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[3]_2 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][2] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[3]_2 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][30] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[3]_2 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][31] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[3]_2 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][3] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[3]_2 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][4] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[3]_2 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][5] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[3]_2 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][6] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[3]_2 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][7] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[3]_2 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][8] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[3]_2 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[3][9] 
       (.C(CLK),
        .CE(\register[3][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[3]_2 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][0] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[4]_3 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][10] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[4]_3 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][11] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[4]_3 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][12] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[4]_3 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][13] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[4]_3 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][14] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[4]_3 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][15] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[4]_3 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][16] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[4]_3 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][17] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[4]_3 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][18] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[4]_3 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][19] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[4]_3 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][1] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[4]_3 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][20] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[4]_3 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][21] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[4]_3 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][22] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[4]_3 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][23] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[4]_3 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][24] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[4]_3 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][25] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[4]_3 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][26] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[4]_3 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][27] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[4]_3 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][28] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[4]_3 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][29] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[4]_3 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][2] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[4]_3 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][30] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[4]_3 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][31] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[4]_3 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][3] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[4]_3 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][4] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[4]_3 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][5] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[4]_3 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][6] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[4]_3 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][7] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[4]_3 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][8] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[4]_3 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[4][9] 
       (.C(CLK),
        .CE(\register[4][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[4]_3 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][0] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[5]_4 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][10] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[5]_4 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][11] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[5]_4 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][12] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[5]_4 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][13] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[5]_4 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][14] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[5]_4 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][15] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[5]_4 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][16] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[5]_4 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][17] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[5]_4 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][18] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[5]_4 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][19] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[5]_4 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][1] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[5]_4 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][20] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[5]_4 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][21] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[5]_4 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][22] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[5]_4 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][23] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[5]_4 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][24] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[5]_4 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][25] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[5]_4 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][26] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[5]_4 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][27] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[5]_4 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][28] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[5]_4 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][29] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[5]_4 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][2] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[5]_4 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][30] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[5]_4 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][31] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[5]_4 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][3] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[5]_4 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][4] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[5]_4 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][5] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[5]_4 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][6] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[5]_4 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][7] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[5]_4 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][8] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[5]_4 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[5][9] 
       (.C(CLK),
        .CE(\register[5][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[5]_4 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][0] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[6]_5 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][10] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[6]_5 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][11] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[6]_5 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][12] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[6]_5 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][13] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[6]_5 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][14] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[6]_5 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][15] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[6]_5 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][16] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[6]_5 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][17] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[6]_5 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][18] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[6]_5 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][19] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[6]_5 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][1] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[6]_5 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][20] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[6]_5 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][21] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[6]_5 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][22] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[6]_5 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][23] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[6]_5 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][24] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[6]_5 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][25] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[6]_5 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][26] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[6]_5 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][27] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[6]_5 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][28] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[6]_5 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][29] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[6]_5 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][2] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[6]_5 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][30] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[6]_5 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][31] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[6]_5 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][3] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[6]_5 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][4] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[6]_5 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][5] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[6]_5 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][6] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[6]_5 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][7] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[6]_5 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][8] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[6]_5 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[6][9] 
       (.C(CLK),
        .CE(\register[6][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[6]_5 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][0] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[7]_6 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][10] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[7]_6 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][11] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[7]_6 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][12] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[7]_6 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][13] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[7]_6 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][14] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[7]_6 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][15] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[7]_6 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][16] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[7]_6 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][17] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[7]_6 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][18] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[7]_6 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][19] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[7]_6 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][1] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[7]_6 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][20] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[7]_6 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][21] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[7]_6 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][22] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[7]_6 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][23] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[7]_6 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][24] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[7]_6 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][25] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[7]_6 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][26] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[7]_6 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][27] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[7]_6 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][28] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[7]_6 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][29] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[7]_6 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][2] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[7]_6 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][30] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[7]_6 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][31] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[7]_6 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][3] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[7]_6 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][4] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[7]_6 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][5] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[7]_6 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][6] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[7]_6 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][7] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[7]_6 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][8] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[7]_6 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[7][9] 
       (.C(CLK),
        .CE(\register[7][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[7]_6 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][0] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[8]_7 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][10] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[8]_7 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][11] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[8]_7 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][12] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[8]_7 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][13] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[8]_7 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][14] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[8]_7 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][15] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[8]_7 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][16] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[8]_7 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][17] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[8]_7 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][18] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[8]_7 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][19] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[8]_7 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][1] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[8]_7 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][20] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[8]_7 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][21] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[8]_7 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][22] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[8]_7 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][23] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[8]_7 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][24] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[8]_7 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][25] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[8]_7 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][26] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[8]_7 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][27] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[8]_7 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][28] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[8]_7 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][29] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[8]_7 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][2] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[8]_7 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][30] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[8]_7 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][31] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[8]_7 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][3] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[8]_7 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][4] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[8]_7 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][5] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[8]_7 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][6] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[8]_7 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][7] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[8]_7 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][8] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[8]_7 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[8][9] 
       (.C(CLK),
        .CE(\register[8][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[8]_7 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][0] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [0]),
        .Q(\register_reg[9]_8 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][10] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [10]),
        .Q(\register_reg[9]_8 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][11] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [11]),
        .Q(\register_reg[9]_8 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][12] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [12]),
        .Q(\register_reg[9]_8 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][13] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [13]),
        .Q(\register_reg[9]_8 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][14] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [14]),
        .Q(\register_reg[9]_8 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][15] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [15]),
        .Q(\register_reg[9]_8 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][16] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [16]),
        .Q(\register_reg[9]_8 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][17] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [17]),
        .Q(\register_reg[9]_8 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][18] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [18]),
        .Q(\register_reg[9]_8 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][19] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [19]),
        .Q(\register_reg[9]_8 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][1] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [1]),
        .Q(\register_reg[9]_8 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][20] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [20]),
        .Q(\register_reg[9]_8 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][21] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [21]),
        .Q(\register_reg[9]_8 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][22] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [22]),
        .Q(\register_reg[9]_8 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][23] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [23]),
        .Q(\register_reg[9]_8 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][24] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [24]),
        .Q(\register_reg[9]_8 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][25] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [25]),
        .Q(\register_reg[9]_8 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][26] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [26]),
        .Q(\register_reg[9]_8 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][27] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [27]),
        .Q(\register_reg[9]_8 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][28] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [28]),
        .Q(\register_reg[9]_8 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][29] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [29]),
        .Q(\register_reg[9]_8 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][2] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [2]),
        .Q(\register_reg[9]_8 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][30] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [30]),
        .Q(\register_reg[9]_8 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][31] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [31]),
        .Q(\register_reg[9]_8 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][3] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [3]),
        .Q(\register_reg[9]_8 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][4] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [4]),
        .Q(\register_reg[9]_8 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][5] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [5]),
        .Q(\register_reg[9]_8 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][6] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [6]),
        .Q(\register_reg[9]_8 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][7] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [7]),
        .Q(\register_reg[9]_8 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][8] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [8]),
        .Q(\register_reg[9]_8 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \register_reg[9][9] 
       (.C(CLK),
        .CE(\register[9][31]_i_1_n_0 ),
        .CLR(rst),
        .D(\curpc_reg[31]_2 [9]),
        .Q(\register_reg[9]_8 [9]));
endmodule

(* CHECK_LICENSE_TYPE = "Rom,dist_mem_gen_v8_0_12,{}" *) (* ORIG_REF_NAME = "xil_defaultlib_Rom" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.1" *) 
module Rom
   (a,
    spo);
  input [10:0]a;
  output [31:0]spo;

  wire [10:0]a;
  wire [31:0]spo;
  wire [31:0]NLW_U0_dpo_UNCONNECTED;
  wire [31:0]NLW_U0_qdpo_UNCONNECTED;
  wire [31:0]NLW_U0_qspo_UNCONNECTED;

  (* C_DEFAULT_DATA = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "11" *) 
  (* c_depth = "2048" *) 
  (* c_has_clk = "0" *) 
  (* c_has_qspo = "0" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "1" *) 
  (* c_mem_init_file = "Rom.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "32" *) 
  Rom__dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(1'b0),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[31:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[31:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(NLW_U0_qspo_UNCONNECTED[31:0]),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(spo),
        .we(1'b0));
endmodule

module SCPU
   (wea,
    D,
    dina,
    \curpc_reg[10] ,
    Q,
    out,
    debug_reg,
    led_OBUF,
    \switch[0] ,
    \switch[13] ,
    \switch[12] ,
    \switch[13]_0 ,
    \switch[13]_1 ,
    \switch[6] ,
    \switch[5] ,
    \switch[4] ,
    \switch[13]_2 ,
    \switch[12]_0 ,
    \switch[13]_3 ,
    \switch[10] ,
    \switch[9] ,
    \switch[8] ,
    \button[4] ,
    spo,
    CLK,
    rst,
    douta);
  output [0:0]wea;
  output [6:0]D;
  output [31:0]dina;
  output [10:0]\curpc_reg[10] ;
  output [10:0]Q;
  input [3:0]out;
  input debug_reg;
  input [7:0]led_OBUF;
  input \switch[0] ;
  input \switch[13] ;
  input \switch[12] ;
  input \switch[13]_0 ;
  input \switch[13]_1 ;
  input \switch[6] ;
  input \switch[5] ;
  input \switch[4] ;
  input \switch[13]_2 ;
  input \switch[12]_0 ;
  input \switch[13]_3 ;
  input \switch[10] ;
  input \switch[9] ;
  input \switch[8] ;
  input \button[4] ;
  input [31:0]spo;
  input CLK;
  input rst;
  input [31:0]douta;

  wire CLK;
  wire [6:0]D;
  wire [10:0]Q;
  wire [31:1]adderoutput0;
  wire [31:1]alu_in_b;
  wire [2:0]alu_op;
  wire [31:0]\alu_unit/data1 ;
  wire [31:3]\alu_unit/data6 ;
  wire branch;
  wire \button[4] ;
  wire [0:0]chip_debug_out0;
  wire [31:11]chip_debug_out1;
  wire control_n_4;
  wire control_n_40;
  wire control_n_41;
  wire control_n_42;
  wire control_n_43;
  wire control_n_44;
  wire control_n_45;
  wire control_n_46;
  wire control_n_47;
  wire control_n_48;
  wire control_n_49;
  wire control_n_50;
  wire control_n_51;
  wire control_n_52;
  wire control_n_53;
  wire control_n_54;
  wire control_n_55;
  wire control_n_56;
  wire control_n_57;
  wire control_n_58;
  wire control_n_59;
  wire control_n_6;
  wire control_n_60;
  wire control_n_61;
  wire control_n_62;
  wire control_n_63;
  wire control_n_64;
  wire control_n_65;
  wire control_n_66;
  wire control_n_67;
  wire control_n_68;
  wire control_n_69;
  wire control_n_7;
  wire control_n_70;
  wire control_n_71;
  wire [10:0]\curpc_reg[10] ;
  wire [31:0]data0;
  wire datapath_n_111;
  wire datapath_n_112;
  wire datapath_n_142;
  wire datapath_n_143;
  wire datapath_n_144;
  wire datapath_n_145;
  wire datapath_n_146;
  wire datapath_n_147;
  wire datapath_n_148;
  wire datapath_n_149;
  wire datapath_n_150;
  wire datapath_n_151;
  wire datapath_n_152;
  wire datapath_n_153;
  wire datapath_n_154;
  wire datapath_n_155;
  wire datapath_n_156;
  wire datapath_n_157;
  wire datapath_n_158;
  wire datapath_n_159;
  wire datapath_n_160;
  wire datapath_n_161;
  wire datapath_n_162;
  wire datapath_n_163;
  wire datapath_n_164;
  wire datapath_n_165;
  wire datapath_n_166;
  wire datapath_n_167;
  wire datapath_n_168;
  wire datapath_n_169;
  wire datapath_n_170;
  wire datapath_n_171;
  wire datapath_n_172;
  wire datapath_n_173;
  wire datapath_n_174;
  wire datapath_n_175;
  wire datapath_n_176;
  wire datapath_n_177;
  wire datapath_n_178;
  wire datapath_n_179;
  wire datapath_n_180;
  wire datapath_n_181;
  wire datapath_n_182;
  wire datapath_n_183;
  wire datapath_n_184;
  wire datapath_n_185;
  wire datapath_n_186;
  wire datapath_n_187;
  wire datapath_n_188;
  wire datapath_n_189;
  wire datapath_n_190;
  wire datapath_n_191;
  wire datapath_n_192;
  wire datapath_n_193;
  wire datapath_n_194;
  wire datapath_n_195;
  wire datapath_n_196;
  wire datapath_n_197;
  wire datapath_n_198;
  wire datapath_n_199;
  wire datapath_n_200;
  wire datapath_n_201;
  wire datapath_n_202;
  wire datapath_n_203;
  wire datapath_n_204;
  wire datapath_n_205;
  wire datapath_n_206;
  wire datapath_n_207;
  wire datapath_n_208;
  wire datapath_n_209;
  wire datapath_n_210;
  wire datapath_n_211;
  wire datapath_n_212;
  wire datapath_n_245;
  wire datapath_n_246;
  wire datapath_n_247;
  wire datapath_n_248;
  wire datapath_n_249;
  wire datapath_n_250;
  wire datapath_n_251;
  wire datapath_n_252;
  wire datapath_n_253;
  wire datapath_n_254;
  wire datapath_n_255;
  wire datapath_n_256;
  wire datapath_n_257;
  wire datapath_n_258;
  wire datapath_n_259;
  wire debug_reg;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [7:0]led_OBUF;
  wire [31:0]mem_to_reg_data;
  wire [3:0]out;
  wire [31:1]rs1_out;
  wire rst;
  wire [31:0]spo;
  wire \switch[0] ;
  wire \switch[10] ;
  wire \switch[12] ;
  wire \switch[12]_0 ;
  wire \switch[13] ;
  wire \switch[13]_0 ;
  wire \switch[13]_1 ;
  wire \switch[13]_2 ;
  wire \switch[13]_3 ;
  wire \switch[4] ;
  wire \switch[5] ;
  wire \switch[6] ;
  wire \switch[8] ;
  wire \switch[9] ;
  wire [0:0]wea;

  mycontrol control
       (.D({control_n_40,control_n_41,control_n_42,control_n_43,control_n_44,control_n_45,control_n_46,control_n_47,control_n_48,control_n_49,control_n_50,control_n_51,control_n_52,control_n_53,control_n_54,control_n_55,control_n_56,control_n_57,control_n_58,control_n_59,control_n_60,control_n_61,control_n_62,control_n_63,control_n_64,control_n_65,control_n_66,control_n_67,control_n_68,control_n_69,control_n_70,control_n_71}),
        .DI(datapath_n_248),
        .Q(alu_op),
        .adderoutput0(adderoutput0),
        .alu_in_b({alu_in_b[31:14],alu_in_b[12:1]}),
        .\bbstub_spo[0] (datapath_n_249),
        .\bbstub_spo[0]_0 (datapath_n_259),
        .\bbstub_spo[1] (datapath_n_201),
        .\bbstub_spo[1]_0 (datapath_n_196),
        .\bbstub_spo[1]_1 (datapath_n_143),
        .\bbstub_spo[1]_2 (datapath_n_145),
        .\bbstub_spo[1]_3 ({datapath_n_210,datapath_n_211,datapath_n_212}),
        .\bbstub_spo[1]_4 ({datapath_n_206,datapath_n_207,datapath_n_208,datapath_n_209}),
        .\bbstub_spo[1]_5 ({datapath_n_202,datapath_n_203,datapath_n_204,datapath_n_205}),
        .\bbstub_spo[1]_6 ({datapath_n_197,datapath_n_198,datapath_n_199,datapath_n_200}),
        .\bbstub_spo[2] (datapath_n_258),
        .\bbstub_spo[2]_0 (datapath_n_257),
        .\bbstub_spo[2]_1 (datapath_n_245),
        .\bbstub_spo[3] (datapath_n_159),
        .\bbstub_spo[6] (datapath_n_246),
        .\bbstub_spo[6]_0 (datapath_n_112),
        .\bbstub_spo[6]_1 (datapath_n_247),
        .\bbstub_spo[6]_2 (datapath_n_253),
        .\bbstub_spo[6]_3 (datapath_n_252),
        .\bbstub_spo[6]_4 (datapath_n_251),
        .\bbstub_spo[6]_5 (datapath_n_111),
        .\bbstub_spo[6]_6 (datapath_n_250),
        .\bbstub_spo[6]_7 (datapath_n_256),
        .\bbstub_spo[6]_8 (datapath_n_255),
        .\bbstub_spo[6]_9 (datapath_n_254),
        .branch(branch),
        .chip_debug_out1(chip_debug_out1),
        .\curpc_reg[0] (\curpc_reg[10] [0]),
        .\curpc_reg[0]_0 (chip_debug_out0),
        .\curpc_reg[10] (\curpc_reg[10] [10]),
        .\curpc_reg[1] (\curpc_reg[10] [1]),
        .\curpc_reg[2] (\curpc_reg[10] [2]),
        .\curpc_reg[31] (control_n_4),
        .\curpc_reg[3] (\curpc_reg[10] [3]),
        .\curpc_reg[4] (\curpc_reg[10] [4]),
        .\curpc_reg[5] (\curpc_reg[10] [5]),
        .\curpc_reg[6] (\curpc_reg[10] [6]),
        .\curpc_reg[7] (\curpc_reg[10] [7]),
        .\curpc_reg[8] (\curpc_reg[10] [8]),
        .\curpc_reg[9] (\curpc_reg[10] [9]),
        .data0(data0),
        .data1(\alu_unit/data1 ),
        .data6(\alu_unit/data6 ),
        .douta(douta),
        .\register_reg[1][0] (control_n_7),
        .\register_reg[27][0] (datapath_n_175),
        .\register_reg[27][0]_0 (datapath_n_181),
        .\register_reg[27][0]_1 (datapath_n_183),
        .\register_reg[27][0]_10 (datapath_n_186),
        .\register_reg[27][0]_11 (datapath_n_185),
        .\register_reg[27][0]_12 (datapath_n_194),
        .\register_reg[27][0]_13 (datapath_n_168),
        .\register_reg[27][0]_14 (datapath_n_193),
        .\register_reg[27][0]_15 (datapath_n_170),
        .\register_reg[27][0]_16 (datapath_n_192),
        .\register_reg[27][0]_17 (datapath_n_171),
        .\register_reg[27][0]_18 (datapath_n_191),
        .\register_reg[27][0]_19 (datapath_n_172),
        .\register_reg[27][0]_2 (datapath_n_160),
        .\register_reg[27][0]_20 (datapath_n_190),
        .\register_reg[27][0]_21 (datapath_n_173),
        .\register_reg[27][0]_22 (datapath_n_189),
        .\register_reg[27][0]_23 (datapath_n_174),
        .\register_reg[27][0]_24 (datapath_n_195),
        .\register_reg[27][0]_25 (datapath_n_179),
        .\register_reg[27][0]_3 (datapath_n_180),
        .\register_reg[27][0]_4 (datapath_n_184),
        .\register_reg[27][0]_5 (datapath_n_182),
        .\register_reg[27][0]_6 (datapath_n_188),
        .\register_reg[27][0]_7 (datapath_n_164),
        .\register_reg[27][0]_8 (datapath_n_187),
        .\register_reg[27][0]_9 (datapath_n_165),
        .\register_reg[27][13] (datapath_n_142),
        .\register_reg[27][13]_0 (datapath_n_144),
        .\register_reg[27][13]_1 (datapath_n_169),
        .\register_reg[27][14] (datapath_n_146),
        .\register_reg[27][17] (datapath_n_147),
        .\register_reg[27][18] (datapath_n_148),
        .\register_reg[27][19] (datapath_n_149),
        .\register_reg[27][1] (datapath_n_162),
        .\register_reg[27][20] (datapath_n_150),
        .\register_reg[27][21] (datapath_n_151),
        .\register_reg[27][22] (datapath_n_152),
        .\register_reg[27][23] (datapath_n_153),
        .\register_reg[27][24] (datapath_n_154),
        .\register_reg[27][25] (datapath_n_155),
        .\register_reg[27][26] (datapath_n_156),
        .\register_reg[27][27] (datapath_n_157),
        .\register_reg[27][28] (datapath_n_158),
        .\register_reg[27][2] (datapath_n_167),
        .\register_reg[27][30] (datapath_n_177),
        .\register_reg[27][30]_0 (datapath_n_178),
        .\register_reg[27][31] (datapath_n_176),
        .\register_reg[27][3] (datapath_n_161),
        .\register_reg[27][3]_0 (datapath_n_163),
        .\register_reg[27][3]_1 (datapath_n_166),
        .\register_reg[31][16] (control_n_6),
        .rs1_out({rs1_out[31:14],rs1_out[12:1]}),
        .spo({spo[30],spo[14:12],spo[6:0]}),
        .wea(wea),
        .write_data(mem_to_reg_data));
  Datapath datapath
       (.CLK(CLK),
        .D(D),
        .DI(datapath_n_248),
        .Q({Q,chip_debug_out0}),
        .adderoutput0(adderoutput0),
        .\bbstub_spo[1] (control_n_7),
        .\bbstub_spo[3] (control_n_6),
        .\bbstub_spo[6] (alu_op),
        .\bbstub_spo[6]_0 (control_n_4),
        .branch(branch),
        .\button[4] (\button[4] ),
        .chip_debug_out1(chip_debug_out1),
        .\curpc_reg[0] (datapath_n_160),
        .\curpc_reg[0]_0 (datapath_n_175),
        .\curpc_reg[0]_1 (datapath_n_249),
        .\curpc_reg[0]_2 (datapath_n_257),
        .\curpc_reg[10] (datapath_n_172),
        .\curpc_reg[10]_0 (datapath_n_191),
        .\curpc_reg[11] (datapath_n_171),
        .\curpc_reg[11]_0 (datapath_n_192),
        .\curpc_reg[12] (datapath_n_170),
        .\curpc_reg[12]_0 (datapath_n_193),
        .\curpc_reg[13] (datapath_n_144),
        .\curpc_reg[13]_0 (datapath_n_169),
        .\curpc_reg[14] (datapath_n_146),
        .\curpc_reg[15] (datapath_n_168),
        .\curpc_reg[15]_0 (datapath_n_194),
        .\curpc_reg[16] (datapath_n_179),
        .\curpc_reg[16]_0 (datapath_n_195),
        .\curpc_reg[17] (datapath_n_147),
        .\curpc_reg[18] (datapath_n_148),
        .\curpc_reg[19] (datapath_n_149),
        .\curpc_reg[1] (datapath_n_161),
        .\curpc_reg[1]_0 (datapath_n_180),
        .\curpc_reg[1]_1 (datapath_n_181),
        .\curpc_reg[20] (datapath_n_150),
        .\curpc_reg[21] (datapath_n_151),
        .\curpc_reg[22] (datapath_n_152),
        .\curpc_reg[23] (datapath_n_153),
        .\curpc_reg[24] (datapath_n_154),
        .\curpc_reg[25] (datapath_n_155),
        .\curpc_reg[26] (datapath_n_156),
        .\curpc_reg[27] (datapath_n_157),
        .\curpc_reg[28] (datapath_n_158),
        .\curpc_reg[29] (datapath_n_142),
        .\curpc_reg[29]_0 (datapath_n_178),
        .\curpc_reg[2] (datapath_n_163),
        .\curpc_reg[2]_0 (datapath_n_182),
        .\curpc_reg[2]_1 (datapath_n_183),
        .\curpc_reg[30] (datapath_n_177),
        .\curpc_reg[31] ({alu_in_b[31:14],alu_in_b[12:1]}),
        .\curpc_reg[31]_0 ({rs1_out[31:14],rs1_out[12:1]}),
        .\curpc_reg[31]_1 (datapath_n_176),
        .\curpc_reg[31]_2 ({control_n_40,control_n_41,control_n_42,control_n_43,control_n_44,control_n_45,control_n_46,control_n_47,control_n_48,control_n_49,control_n_50,control_n_51,control_n_52,control_n_53,control_n_54,control_n_55,control_n_56,control_n_57,control_n_58,control_n_59,control_n_60,control_n_61,control_n_62,control_n_63,control_n_64,control_n_65,control_n_66,control_n_67,control_n_68,control_n_69,control_n_70,control_n_71}),
        .\curpc_reg[31]_3 (mem_to_reg_data),
        .\curpc_reg[3] (datapath_n_162),
        .\curpc_reg[3]_0 (datapath_n_184),
        .\curpc_reg[4] (datapath_n_167),
        .\curpc_reg[4]_0 (datapath_n_185),
        .\curpc_reg[5] (datapath_n_166),
        .\curpc_reg[5]_0 (datapath_n_186),
        .\curpc_reg[6] (datapath_n_165),
        .\curpc_reg[6]_0 (datapath_n_187),
        .\curpc_reg[7] (datapath_n_164),
        .\curpc_reg[7]_0 (datapath_n_188),
        .\curpc_reg[8] (datapath_n_174),
        .\curpc_reg[8]_0 (datapath_n_189),
        .\curpc_reg[9] (datapath_n_173),
        .\curpc_reg[9]_0 (datapath_n_190),
        .data0(data0),
        .data1(\alu_unit/data1 ),
        .data6(\alu_unit/data6 ),
        .debug_reg(debug_reg),
        .dina(dina),
        .led_OBUF(led_OBUF),
        .out(out),
        .\register_reg[1][0] (datapath_n_159),
        .\register_reg[27][10] (\curpc_reg[10] ),
        .\register_reg[31][0] (datapath_n_245),
        .\register_reg[31][0]_0 (datapath_n_259),
        .\register_reg[31][10] (datapath_n_256),
        .\register_reg[31][11] (datapath_n_250),
        .\register_reg[31][13] (datapath_n_143),
        .\register_reg[31][14] (datapath_n_196),
        .\register_reg[31][15] (datapath_n_201),
        .\register_reg[31][19] ({datapath_n_197,datapath_n_198,datapath_n_199,datapath_n_200}),
        .\register_reg[31][1] (datapath_n_246),
        .\register_reg[31][1]_0 (datapath_n_258),
        .\register_reg[31][23] ({datapath_n_202,datapath_n_203,datapath_n_204,datapath_n_205}),
        .\register_reg[31][27] ({datapath_n_206,datapath_n_207,datapath_n_208,datapath_n_209}),
        .\register_reg[31][2] (datapath_n_247),
        .\register_reg[31][30] ({datapath_n_210,datapath_n_211,datapath_n_212}),
        .\register_reg[31][31] (datapath_n_145),
        .\register_reg[31][3] (datapath_n_112),
        .\register_reg[31][4] (datapath_n_111),
        .\register_reg[31][5] (datapath_n_251),
        .\register_reg[31][6] (datapath_n_252),
        .\register_reg[31][7] (datapath_n_253),
        .\register_reg[31][8] (datapath_n_254),
        .\register_reg[31][9] (datapath_n_255),
        .rst(rst),
        .spo(spo),
        .\switch[0] (\switch[0] ),
        .\switch[10] (\switch[10] ),
        .\switch[12] (\switch[12] ),
        .\switch[12]_0 (\switch[12]_0 ),
        .\switch[13] (\switch[13] ),
        .\switch[13]_0 (\switch[13]_0 ),
        .\switch[13]_1 (\switch[13]_1 ),
        .\switch[13]_2 (\switch[13]_2 ),
        .\switch[13]_3 (\switch[13]_3 ),
        .\switch[4] (\switch[4] ),
        .\switch[5] (\switch[5] ),
        .\switch[6] (\switch[6] ),
        .\switch[8] (\switch[8] ),
        .\switch[9] (\switch[9] ));
endmodule

(* NotValidForBitStream *)
module Top
   (clk,
    resetn,
    switch,
    button,
    led,
    rgb1,
    rgb2,
    num_csn,
    num_an);
  input clk;
  input resetn;
  input [15:0]switch;
  input [4:0]button;
  output [15:0]led;
  output [2:0]rgb1;
  output [2:0]rgb2;
  output [7:0]num_csn;
  output [7:0]num_an;

  wire aresetn;
  wire [4:0]button;
  wire [4:0]button_IBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [0:0]clk_div_reg;
  wire [10:10]clkn;
  wire cpu_clk;
  wire io_manager_inst_n_0;
  wire io_manager_inst_n_1;
  wire io_manager_inst_n_16;
  wire io_manager_inst_n_17;
  wire io_manager_inst_n_18;
  wire io_manager_inst_n_19;
  wire io_manager_inst_n_2;
  wire io_manager_inst_n_20;
  wire io_manager_inst_n_21;
  wire io_manager_inst_n_22;
  wire io_manager_inst_n_23;
  wire io_manager_inst_n_24;
  wire io_manager_inst_n_25;
  wire io_manager_inst_n_26;
  wire io_manager_inst_n_27;
  wire io_manager_inst_n_28;
  wire io_manager_inst_n_29;
  wire io_manager_inst_n_3;
  wire io_manager_inst_n_30;
  wire io_manager_inst_n_6;
  wire io_manager_inst_n_7;
  wire [15:0]led;
  wire [15:0]led_OBUF;
  wire [7:0]num_an;
  wire [7:0]num_an_OBUF;
  wire [7:0]num_csn;
  wire [6:0]num_csn_OBUF;
  wire resetn;
  wire resetn_IBUF;
  wire [2:0]rgb1;
  wire [0:0]rgb1_OBUF;
  wire [2:0]rgb2;
  wire [0:0]rgb2_OBUF;
  wire rst;
  wire [6:0]\sm/num_csn ;
  wire [15:0]switch;

  IBUF \button_IBUF[0]_inst 
       (.I(button[0]),
        .O(button_IBUF[0]));
  IBUF \button_IBUF[1]_inst 
       (.I(button[1]),
        .O(button_IBUF[1]));
  IBUF \button_IBUF[2]_inst 
       (.I(button[2]),
        .O(button_IBUF[2]));
  IBUF \button_IBUF[3]_inst 
       (.I(button[3]),
        .O(button_IBUF[3]));
  IBUF \button_IBUF[4]_inst 
       (.I(button[4]),
        .O(button_IBUF[4]));
  Core chip_inst
       (.CLK(cpu_clk),
        .D(\sm/num_csn ),
        .aresetn(aresetn),
        .\button[4] (io_manager_inst_n_25),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .debug_reg(io_manager_inst_n_6),
        .led_OBUF(led_OBUF[14:7]),
        .\num_csn_reg[6] ({clkn,clk_div_reg}),
        .out({io_manager_inst_n_0,io_manager_inst_n_1,io_manager_inst_n_2,io_manager_inst_n_3}),
        .rgb1_OBUF(rgb1_OBUF),
        .rgb2_OBUF(rgb2_OBUF),
        .rst(rst),
        .\switch[0] (io_manager_inst_n_16),
        .\switch[10] (io_manager_inst_n_23),
        .\switch[12] (io_manager_inst_n_17),
        .\switch[12]_0 (io_manager_inst_n_24),
        .\switch[13] (io_manager_inst_n_27),
        .\switch[13]_0 (io_manager_inst_n_26),
        .\switch[13]_1 (io_manager_inst_n_30),
        .\switch[13]_2 (io_manager_inst_n_28),
        .\switch[13]_3 (io_manager_inst_n_29),
        .\switch[4] (io_manager_inst_n_18),
        .\switch[5] (io_manager_inst_n_19),
        .\switch[6] (io_manager_inst_n_20),
        .\switch[8] (io_manager_inst_n_21),
        .\switch[9] (io_manager_inst_n_22));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  IO_Manager io_manager_inst
       (.D(\sm/num_csn ),
        .Q(num_csn_OBUF),
        .aresetn(aresetn),
        .button_IBUF(button_IBUF),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\clk_div_reg[10] ({clkn,clk_div_reg}),
        .debug_reg_0(io_manager_inst_n_6),
        .led_OBUF({led_OBUF[15],led_OBUF[13:0]}),
        .num_an_OBUF(num_an_OBUF),
        .\num_csn_reg[0] (io_manager_inst_n_18),
        .\num_csn_reg[0]_0 (io_manager_inst_n_19),
        .\num_csn_reg[0]_1 (io_manager_inst_n_20),
        .\num_csn_reg[0]_2 (io_manager_inst_n_21),
        .\num_csn_reg[0]_3 (io_manager_inst_n_22),
        .\num_csn_reg[0]_4 (io_manager_inst_n_23),
        .\num_csn_reg[0]_5 (io_manager_inst_n_24),
        .\num_csn_reg[0]_6 (io_manager_inst_n_25),
        .\num_csn_reg[0]_7 (io_manager_inst_n_28),
        .\num_csn_reg[0]_8 (io_manager_inst_n_29),
        .\num_csn_reg[0]_9 (io_manager_inst_n_30),
        .\num_csn_reg[6] (io_manager_inst_n_16),
        .\num_csn_reg[6]_0 (io_manager_inst_n_17),
        .\num_csn_reg[6]_1 (io_manager_inst_n_26),
        .\num_csn_reg[6]_2 (io_manager_inst_n_27),
        .out({io_manager_inst_n_0,io_manager_inst_n_1,io_manager_inst_n_2,io_manager_inst_n_3}),
        .\register_reg[31][31] (io_manager_inst_n_7),
        .resetn_IBUF(resetn_IBUF),
        .rst(rst));
  OBUF \led_OBUF[0]_inst 
       (.I(led_OBUF[0]),
        .O(led[0]));
  OBUF \led_OBUF[10]_inst 
       (.I(led_OBUF[10]),
        .O(led[10]));
  OBUF \led_OBUF[11]_inst 
       (.I(led_OBUF[11]),
        .O(led[11]));
  OBUF \led_OBUF[12]_inst 
       (.I(led_OBUF[12]),
        .O(led[12]));
  OBUF \led_OBUF[13]_inst 
       (.I(led_OBUF[13]),
        .O(led[13]));
  OBUF \led_OBUF[14]_inst 
       (.I(led_OBUF[14]),
        .O(led[14]));
  OBUF \led_OBUF[15]_inst 
       (.I(led_OBUF[15]),
        .O(led[15]));
  OBUF \led_OBUF[1]_inst 
       (.I(led_OBUF[1]),
        .O(led[1]));
  OBUF \led_OBUF[2]_inst 
       (.I(led_OBUF[2]),
        .O(led[2]));
  OBUF \led_OBUF[3]_inst 
       (.I(led_OBUF[3]),
        .O(led[3]));
  OBUF \led_OBUF[4]_inst 
       (.I(led_OBUF[4]),
        .O(led[4]));
  OBUF \led_OBUF[5]_inst 
       (.I(led_OBUF[5]),
        .O(led[5]));
  OBUF \led_OBUF[6]_inst 
       (.I(led_OBUF[6]),
        .O(led[6]));
  OBUF \led_OBUF[7]_inst 
       (.I(led_OBUF[7]),
        .O(led[7]));
  OBUF \led_OBUF[8]_inst 
       (.I(led_OBUF[8]),
        .O(led[8]));
  OBUF \led_OBUF[9]_inst 
       (.I(led_OBUF[9]),
        .O(led[9]));
  OBUF \num_an_OBUF[0]_inst 
       (.I(num_an_OBUF[0]),
        .O(num_an[0]));
  OBUF \num_an_OBUF[1]_inst 
       (.I(num_an_OBUF[1]),
        .O(num_an[1]));
  OBUF \num_an_OBUF[2]_inst 
       (.I(num_an_OBUF[2]),
        .O(num_an[2]));
  OBUF \num_an_OBUF[3]_inst 
       (.I(num_an_OBUF[3]),
        .O(num_an[3]));
  OBUF \num_an_OBUF[4]_inst 
       (.I(num_an_OBUF[4]),
        .O(num_an[4]));
  OBUF \num_an_OBUF[5]_inst 
       (.I(num_an_OBUF[5]),
        .O(num_an[5]));
  OBUF \num_an_OBUF[6]_inst 
       (.I(num_an_OBUF[6]),
        .O(num_an[6]));
  OBUF \num_an_OBUF[7]_inst 
       (.I(num_an_OBUF[7]),
        .O(num_an[7]));
  OBUF \num_csn_OBUF[0]_inst 
       (.I(num_csn_OBUF[0]),
        .O(num_csn[0]));
  OBUF \num_csn_OBUF[1]_inst 
       (.I(num_csn_OBUF[1]),
        .O(num_csn[1]));
  OBUF \num_csn_OBUF[2]_inst 
       (.I(num_csn_OBUF[2]),
        .O(num_csn[2]));
  OBUF \num_csn_OBUF[3]_inst 
       (.I(num_csn_OBUF[3]),
        .O(num_csn[3]));
  OBUF \num_csn_OBUF[4]_inst 
       (.I(num_csn_OBUF[4]),
        .O(num_csn[4]));
  OBUF \num_csn_OBUF[5]_inst 
       (.I(num_csn_OBUF[5]),
        .O(num_csn[5]));
  OBUF \num_csn_OBUF[6]_inst 
       (.I(num_csn_OBUF[6]),
        .O(num_csn[6]));
  OBUF \num_csn_OBUF[7]_inst 
       (.I(1'b1),
        .O(num_csn[7]));
  BUFG \register_reg[1][31]_i_3 
       (.I(io_manager_inst_n_7),
        .O(cpu_clk));
  IBUF resetn_IBUF_inst
       (.I(resetn),
        .O(resetn_IBUF));
  OBUF \rgb1_OBUF[0]_inst 
       (.I(rgb1_OBUF),
        .O(rgb1[0]));
  OBUF \rgb1_OBUF[1]_inst 
       (.I(rgb1_OBUF),
        .O(rgb1[1]));
  OBUF \rgb1_OBUF[2]_inst 
       (.I(1'b0),
        .O(rgb1[2]));
  OBUF \rgb2_OBUF[0]_inst 
       (.I(rgb2_OBUF),
        .O(rgb2[0]));
  OBUF \rgb2_OBUF[1]_inst 
       (.I(rgb2_OBUF),
        .O(rgb2[1]));
  OBUF \rgb2_OBUF[2]_inst 
       (.I(rgb2_OBUF),
        .O(rgb2[2]));
  IBUF \switch_IBUF[0]_inst 
       (.I(switch[0]),
        .O(led_OBUF[0]));
  IBUF \switch_IBUF[10]_inst 
       (.I(switch[10]),
        .O(led_OBUF[10]));
  IBUF \switch_IBUF[11]_inst 
       (.I(switch[11]),
        .O(led_OBUF[11]));
  IBUF \switch_IBUF[12]_inst 
       (.I(switch[12]),
        .O(led_OBUF[12]));
  IBUF \switch_IBUF[13]_inst 
       (.I(switch[13]),
        .O(led_OBUF[13]));
  IBUF \switch_IBUF[14]_inst 
       (.I(switch[14]),
        .O(led_OBUF[14]));
  IBUF \switch_IBUF[15]_inst 
       (.I(switch[15]),
        .O(led_OBUF[15]));
  IBUF \switch_IBUF[1]_inst 
       (.I(switch[1]),
        .O(led_OBUF[1]));
  IBUF \switch_IBUF[2]_inst 
       (.I(switch[2]),
        .O(led_OBUF[2]));
  IBUF \switch_IBUF[3]_inst 
       (.I(switch[3]),
        .O(led_OBUF[3]));
  IBUF \switch_IBUF[4]_inst 
       (.I(switch[4]),
        .O(led_OBUF[4]));
  IBUF \switch_IBUF[5]_inst 
       (.I(switch[5]),
        .O(led_OBUF[5]));
  IBUF \switch_IBUF[6]_inst 
       (.I(switch[6]),
        .O(led_OBUF[6]));
  IBUF \switch_IBUF[7]_inst 
       (.I(switch[7]),
        .O(led_OBUF[7]));
  IBUF \switch_IBUF[8]_inst 
       (.I(switch[8]),
        .O(led_OBUF[8]));
  IBUF \switch_IBUF[9]_inst 
       (.I(switch[9]),
        .O(led_OBUF[9]));
endmodule

module button_debouncer
   (\button_last_reg[0] ,
    \button_up_reg[0] ,
    clk_IBUF_BUFG,
    button_IBUF,
    aresetn_reg,
    button_last);
  output \button_last_reg[0] ;
  output \button_up_reg[0] ;
  input clk_IBUF_BUFG;
  input [0:0]button_IBUF;
  input aresetn_reg;
  input [0:0]button_last;

  wire aresetn_reg;
  wire btn_dbnc0_out;
  wire btn_dbnc3_out;
  wire btn_dbnc_i_1_n_0;
  wire \buffer[0]_i_10__0_n_0 ;
  wire \buffer[0]_i_11__0_n_0 ;
  wire \buffer[0]_i_12_n_0 ;
  wire \buffer[0]_i_13__0_n_0 ;
  wire \buffer[0]_i_14__0_n_0 ;
  wire \buffer[0]_i_15__0_n_0 ;
  wire \buffer[0]_i_1_n_0 ;
  wire \buffer[0]_i_4__0_n_0 ;
  wire \buffer[0]_i_5__0_n_0 ;
  wire \buffer[0]_i_6__0_n_0 ;
  wire \buffer[0]_i_7__0_n_0 ;
  wire \buffer[0]_i_8__0_n_0 ;
  wire \buffer[0]_i_9_n_0 ;
  wire \buffer[12]_i_2__0_n_0 ;
  wire \buffer[12]_i_3__0_n_0 ;
  wire \buffer[12]_i_4__0_n_0 ;
  wire \buffer[12]_i_5__0_n_0 ;
  wire \buffer[16]_i_2__0_n_0 ;
  wire \buffer[16]_i_3__0_n_0 ;
  wire \buffer[16]_i_4__0_n_0 ;
  wire \buffer[16]_i_5__0_n_0 ;
  wire \buffer[4]_i_2__0_n_0 ;
  wire \buffer[4]_i_3__0_n_0 ;
  wire \buffer[4]_i_4__0_n_0 ;
  wire \buffer[4]_i_5__0_n_0 ;
  wire \buffer[8]_i_2__0_n_0 ;
  wire \buffer[8]_i_3__0_n_0 ;
  wire \buffer[8]_i_4__0_n_0 ;
  wire \buffer[8]_i_5__0_n_0 ;
  wire [19:0]buffer_reg;
  wire \buffer_reg[0]_i_2_n_0 ;
  wire \buffer_reg[0]_i_2_n_1 ;
  wire \buffer_reg[0]_i_2_n_2 ;
  wire \buffer_reg[0]_i_2_n_3 ;
  wire \buffer_reg[0]_i_2_n_4 ;
  wire \buffer_reg[0]_i_2_n_5 ;
  wire \buffer_reg[0]_i_2_n_6 ;
  wire \buffer_reg[0]_i_2_n_7 ;
  wire \buffer_reg[12]_i_1_n_0 ;
  wire \buffer_reg[12]_i_1_n_1 ;
  wire \buffer_reg[12]_i_1_n_2 ;
  wire \buffer_reg[12]_i_1_n_3 ;
  wire \buffer_reg[12]_i_1_n_4 ;
  wire \buffer_reg[12]_i_1_n_5 ;
  wire \buffer_reg[12]_i_1_n_6 ;
  wire \buffer_reg[12]_i_1_n_7 ;
  wire \buffer_reg[16]_i_1_n_1 ;
  wire \buffer_reg[16]_i_1_n_2 ;
  wire \buffer_reg[16]_i_1_n_3 ;
  wire \buffer_reg[16]_i_1_n_4 ;
  wire \buffer_reg[16]_i_1_n_5 ;
  wire \buffer_reg[16]_i_1_n_6 ;
  wire \buffer_reg[16]_i_1_n_7 ;
  wire \buffer_reg[4]_i_1_n_0 ;
  wire \buffer_reg[4]_i_1_n_1 ;
  wire \buffer_reg[4]_i_1_n_2 ;
  wire \buffer_reg[4]_i_1_n_3 ;
  wire \buffer_reg[4]_i_1_n_4 ;
  wire \buffer_reg[4]_i_1_n_5 ;
  wire \buffer_reg[4]_i_1_n_6 ;
  wire \buffer_reg[4]_i_1_n_7 ;
  wire \buffer_reg[8]_i_1_n_0 ;
  wire \buffer_reg[8]_i_1_n_1 ;
  wire \buffer_reg[8]_i_1_n_2 ;
  wire \buffer_reg[8]_i_1_n_3 ;
  wire \buffer_reg[8]_i_1_n_4 ;
  wire \buffer_reg[8]_i_1_n_5 ;
  wire \buffer_reg[8]_i_1_n_6 ;
  wire \buffer_reg[8]_i_1_n_7 ;
  wire [0:0]button_IBUF;
  wire [0:0]button_dbnc;
  wire [0:0]button_last;
  wire \button_last_reg[0] ;
  wire \button_up_reg[0] ;
  wire clk_IBUF_BUFG;
  wire [3:3]\NLW_buffer_reg[16]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    btn_dbnc_i_1
       (.I0(btn_dbnc3_out),
        .I1(button_dbnc),
        .I2(btn_dbnc0_out),
        .O(btn_dbnc_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    btn_dbnc_i_2
       (.I0(button_IBUF),
        .I1(\buffer[0]_i_4__0_n_0 ),
        .I2(buffer_reg[19]),
        .I3(buffer_reg[18]),
        .I4(buffer_reg[16]),
        .I5(buffer_reg[17]),
        .O(btn_dbnc0_out));
  FDRE #(
    .INIT(1'b0)) 
    btn_dbnc_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(btn_dbnc_i_1_n_0),
        .Q(button_dbnc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5545555555555555)) 
    \buffer[0]_i_1 
       (.I0(btn_dbnc3_out),
        .I1(\buffer[0]_i_4__0_n_0 ),
        .I2(buffer_reg[19]),
        .I3(\buffer[0]_i_5__0_n_0 ),
        .I4(button_IBUF),
        .I5(buffer_reg[18]),
        .O(\buffer[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \buffer[0]_i_10__0 
       (.I0(buffer_reg[10]),
        .I1(buffer_reg[11]),
        .I2(buffer_reg[8]),
        .I3(buffer_reg[9]),
        .O(\buffer[0]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \buffer[0]_i_11__0 
       (.I0(buffer_reg[5]),
        .I1(buffer_reg[4]),
        .I2(buffer_reg[7]),
        .I3(buffer_reg[6]),
        .I4(\buffer[0]_i_14__0_n_0 ),
        .O(\buffer[0]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \buffer[0]_i_12 
       (.I0(buffer_reg[10]),
        .I1(buffer_reg[11]),
        .I2(buffer_reg[8]),
        .I3(buffer_reg[9]),
        .O(\buffer[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \buffer[0]_i_13__0 
       (.I0(buffer_reg[5]),
        .I1(buffer_reg[4]),
        .I2(buffer_reg[7]),
        .I3(buffer_reg[6]),
        .I4(\buffer[0]_i_15__0_n_0 ),
        .O(\buffer[0]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \buffer[0]_i_14__0 
       (.I0(buffer_reg[2]),
        .I1(buffer_reg[3]),
        .I2(buffer_reg[0]),
        .I3(buffer_reg[1]),
        .O(\buffer[0]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \buffer[0]_i_15__0 
       (.I0(buffer_reg[2]),
        .I1(buffer_reg[3]),
        .I2(buffer_reg[0]),
        .I3(buffer_reg[1]),
        .O(\buffer[0]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \buffer[0]_i_3 
       (.I0(\buffer[0]_i_9_n_0 ),
        .I1(buffer_reg[19]),
        .I2(buffer_reg[18]),
        .I3(buffer_reg[16]),
        .I4(buffer_reg[17]),
        .I5(button_IBUF),
        .O(btn_dbnc3_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \buffer[0]_i_4__0 
       (.I0(\buffer[0]_i_10__0_n_0 ),
        .I1(buffer_reg[14]),
        .I2(buffer_reg[15]),
        .I3(buffer_reg[12]),
        .I4(buffer_reg[13]),
        .I5(\buffer[0]_i_11__0_n_0 ),
        .O(\buffer[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \buffer[0]_i_5__0 
       (.I0(buffer_reg[17]),
        .I1(buffer_reg[16]),
        .O(\buffer[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[0]_i_6__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[3]),
        .O(\buffer[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[0]_i_7__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[2]),
        .O(\buffer[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[0]_i_8__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[1]),
        .O(\buffer[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \buffer[0]_i_9 
       (.I0(\buffer[0]_i_12_n_0 ),
        .I1(buffer_reg[14]),
        .I2(buffer_reg[15]),
        .I3(buffer_reg[12]),
        .I4(buffer_reg[13]),
        .I5(\buffer[0]_i_13__0_n_0 ),
        .O(\buffer[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[12]_i_2__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[15]),
        .O(\buffer[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[12]_i_3__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[14]),
        .O(\buffer[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[12]_i_4__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[13]),
        .O(\buffer[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[12]_i_5__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[12]),
        .O(\buffer[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[16]_i_2__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[19]),
        .O(\buffer[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[16]_i_3__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[18]),
        .O(\buffer[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[16]_i_4__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[17]),
        .O(\buffer[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[16]_i_5__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[16]),
        .O(\buffer[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[4]_i_2__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[7]),
        .O(\buffer[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[4]_i_3__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[6]),
        .O(\buffer[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[4]_i_4__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[5]),
        .O(\buffer[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[4]_i_5__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[4]),
        .O(\buffer[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[8]_i_2__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[11]),
        .O(\buffer[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[8]_i_3__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[10]),
        .O(\buffer[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[8]_i_4__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[9]),
        .O(\buffer[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[8]_i_5__0 
       (.I0(button_IBUF),
        .I1(buffer_reg[8]),
        .O(\buffer[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[0]_i_2_n_7 ),
        .Q(buffer_reg[0]),
        .R(1'b0));
  CARRY4 \buffer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_reg[0]_i_2_n_0 ,\buffer_reg[0]_i_2_n_1 ,\buffer_reg[0]_i_2_n_2 ,\buffer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({buffer_reg[3:1],1'b0}),
        .O({\buffer_reg[0]_i_2_n_4 ,\buffer_reg[0]_i_2_n_5 ,\buffer_reg[0]_i_2_n_6 ,\buffer_reg[0]_i_2_n_7 }),
        .S({\buffer[0]_i_6__0_n_0 ,\buffer[0]_i_7__0_n_0 ,\buffer[0]_i_8__0_n_0 ,buffer_reg[0]}));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[8]_i_1_n_5 ),
        .Q(buffer_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[8]_i_1_n_4 ),
        .Q(buffer_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[12]_i_1_n_7 ),
        .Q(buffer_reg[12]),
        .R(1'b0));
  CARRY4 \buffer_reg[12]_i_1 
       (.CI(\buffer_reg[8]_i_1_n_0 ),
        .CO({\buffer_reg[12]_i_1_n_0 ,\buffer_reg[12]_i_1_n_1 ,\buffer_reg[12]_i_1_n_2 ,\buffer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(buffer_reg[15:12]),
        .O({\buffer_reg[12]_i_1_n_4 ,\buffer_reg[12]_i_1_n_5 ,\buffer_reg[12]_i_1_n_6 ,\buffer_reg[12]_i_1_n_7 }),
        .S({\buffer[12]_i_2__0_n_0 ,\buffer[12]_i_3__0_n_0 ,\buffer[12]_i_4__0_n_0 ,\buffer[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[12]_i_1_n_6 ),
        .Q(buffer_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[12]_i_1_n_5 ),
        .Q(buffer_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[12]_i_1_n_4 ),
        .Q(buffer_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[16]_i_1_n_7 ),
        .Q(buffer_reg[16]),
        .R(1'b0));
  CARRY4 \buffer_reg[16]_i_1 
       (.CI(\buffer_reg[12]_i_1_n_0 ),
        .CO({\NLW_buffer_reg[16]_i_1_CO_UNCONNECTED [3],\buffer_reg[16]_i_1_n_1 ,\buffer_reg[16]_i_1_n_2 ,\buffer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,buffer_reg[18:16]}),
        .O({\buffer_reg[16]_i_1_n_4 ,\buffer_reg[16]_i_1_n_5 ,\buffer_reg[16]_i_1_n_6 ,\buffer_reg[16]_i_1_n_7 }),
        .S({\buffer[16]_i_2__0_n_0 ,\buffer[16]_i_3__0_n_0 ,\buffer[16]_i_4__0_n_0 ,\buffer[16]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[16]_i_1_n_6 ),
        .Q(buffer_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[16]_i_1_n_5 ),
        .Q(buffer_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[16]_i_1_n_4 ),
        .Q(buffer_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[0]_i_2_n_6 ),
        .Q(buffer_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[0]_i_2_n_5 ),
        .Q(buffer_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[0]_i_2_n_4 ),
        .Q(buffer_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[4]_i_1_n_7 ),
        .Q(buffer_reg[4]),
        .R(1'b0));
  CARRY4 \buffer_reg[4]_i_1 
       (.CI(\buffer_reg[0]_i_2_n_0 ),
        .CO({\buffer_reg[4]_i_1_n_0 ,\buffer_reg[4]_i_1_n_1 ,\buffer_reg[4]_i_1_n_2 ,\buffer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(buffer_reg[7:4]),
        .O({\buffer_reg[4]_i_1_n_4 ,\buffer_reg[4]_i_1_n_5 ,\buffer_reg[4]_i_1_n_6 ,\buffer_reg[4]_i_1_n_7 }),
        .S({\buffer[4]_i_2__0_n_0 ,\buffer[4]_i_3__0_n_0 ,\buffer[4]_i_4__0_n_0 ,\buffer[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[4]_i_1_n_6 ),
        .Q(buffer_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[4]_i_1_n_5 ),
        .Q(buffer_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[4]_i_1_n_4 ),
        .Q(buffer_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[8]_i_1_n_7 ),
        .Q(buffer_reg[8]),
        .R(1'b0));
  CARRY4 \buffer_reg[8]_i_1 
       (.CI(\buffer_reg[4]_i_1_n_0 ),
        .CO({\buffer_reg[8]_i_1_n_0 ,\buffer_reg[8]_i_1_n_1 ,\buffer_reg[8]_i_1_n_2 ,\buffer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(buffer_reg[11:8]),
        .O({\buffer_reg[8]_i_1_n_4 ,\buffer_reg[8]_i_1_n_5 ,\buffer_reg[8]_i_1_n_6 ,\buffer_reg[8]_i_1_n_7 }),
        .S({\buffer[8]_i_2__0_n_0 ,\buffer[8]_i_3__0_n_0 ,\buffer[8]_i_4__0_n_0 ,\buffer[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1_n_0 ),
        .D(\buffer_reg[8]_i_1_n_6 ),
        .Q(buffer_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \button_last[0]_i_1 
       (.I0(aresetn_reg),
        .I1(button_dbnc),
        .O(\button_last_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \button_up[0]_i_1 
       (.I0(button_last),
        .I1(button_dbnc),
        .O(\button_up_reg[0] ));
endmodule

(* ORIG_REF_NAME = "button_debouncer" *) 
module button_debouncer_0
   (reset_last,
    reset_down0,
    reset_up_reg,
    debug_reg,
    reset_cnt,
    \reset_cnt_reg[39] ,
    aresetn_reg,
    clk_IBUF_BUFG,
    aresetn_reg_0,
    reset_last_reg,
    resetn_IBUF,
    \reset_cnt_reg[38] ,
    \reset_cnt_reg[30] ,
    reset_up,
    reset_down,
    debug_reg_0);
  output reset_last;
  output reset_down0;
  output reset_up_reg;
  output debug_reg;
  output reset_cnt;
  output \reset_cnt_reg[39] ;
  output aresetn_reg;
  input clk_IBUF_BUFG;
  input aresetn_reg_0;
  input reset_last_reg;
  input resetn_IBUF;
  input \reset_cnt_reg[38] ;
  input \reset_cnt_reg[30] ;
  input reset_up;
  input reset_down;
  input debug_reg_0;

  wire aresetn_reg;
  wire aresetn_reg_0;
  wire btn_dbnc_i_1__0_n_0;
  wire btn_dbnc_i_2__0_n_0;
  wire \buffer[0]_i_10_n_0 ;
  wire \buffer[0]_i_11_n_0 ;
  wire \buffer[0]_i_12__0_n_0 ;
  wire \buffer[0]_i_13_n_0 ;
  wire \buffer[0]_i_14_n_0 ;
  wire \buffer[0]_i_15_n_0 ;
  wire \buffer[0]_i_16_n_0 ;
  wire \buffer[0]_i_1__0_n_0 ;
  wire \buffer[0]_i_3__0_n_0 ;
  wire \buffer[0]_i_4_n_0 ;
  wire \buffer[0]_i_5_n_0 ;
  wire \buffer[0]_i_6_n_0 ;
  wire \buffer[0]_i_7_n_0 ;
  wire \buffer[0]_i_8_n_0 ;
  wire \buffer[0]_i_9__0_n_0 ;
  wire \buffer[12]_i_2_n_0 ;
  wire \buffer[12]_i_3_n_0 ;
  wire \buffer[12]_i_4_n_0 ;
  wire \buffer[12]_i_5_n_0 ;
  wire \buffer[16]_i_2_n_0 ;
  wire \buffer[16]_i_3_n_0 ;
  wire \buffer[16]_i_4_n_0 ;
  wire \buffer[16]_i_5_n_0 ;
  wire \buffer[4]_i_2_n_0 ;
  wire \buffer[4]_i_3_n_0 ;
  wire \buffer[4]_i_4_n_0 ;
  wire \buffer[4]_i_5_n_0 ;
  wire \buffer[8]_i_2_n_0 ;
  wire \buffer[8]_i_3_n_0 ;
  wire \buffer[8]_i_4_n_0 ;
  wire \buffer[8]_i_5_n_0 ;
  wire [19:0]buffer_reg;
  wire \buffer_reg[0]_i_2__0_n_0 ;
  wire \buffer_reg[0]_i_2__0_n_1 ;
  wire \buffer_reg[0]_i_2__0_n_2 ;
  wire \buffer_reg[0]_i_2__0_n_3 ;
  wire \buffer_reg[0]_i_2__0_n_4 ;
  wire \buffer_reg[0]_i_2__0_n_5 ;
  wire \buffer_reg[0]_i_2__0_n_6 ;
  wire \buffer_reg[0]_i_2__0_n_7 ;
  wire \buffer_reg[12]_i_1__0_n_0 ;
  wire \buffer_reg[12]_i_1__0_n_1 ;
  wire \buffer_reg[12]_i_1__0_n_2 ;
  wire \buffer_reg[12]_i_1__0_n_3 ;
  wire \buffer_reg[12]_i_1__0_n_4 ;
  wire \buffer_reg[12]_i_1__0_n_5 ;
  wire \buffer_reg[12]_i_1__0_n_6 ;
  wire \buffer_reg[12]_i_1__0_n_7 ;
  wire \buffer_reg[16]_i_1__0_n_1 ;
  wire \buffer_reg[16]_i_1__0_n_2 ;
  wire \buffer_reg[16]_i_1__0_n_3 ;
  wire \buffer_reg[16]_i_1__0_n_4 ;
  wire \buffer_reg[16]_i_1__0_n_5 ;
  wire \buffer_reg[16]_i_1__0_n_6 ;
  wire \buffer_reg[16]_i_1__0_n_7 ;
  wire \buffer_reg[4]_i_1__0_n_0 ;
  wire \buffer_reg[4]_i_1__0_n_1 ;
  wire \buffer_reg[4]_i_1__0_n_2 ;
  wire \buffer_reg[4]_i_1__0_n_3 ;
  wire \buffer_reg[4]_i_1__0_n_4 ;
  wire \buffer_reg[4]_i_1__0_n_5 ;
  wire \buffer_reg[4]_i_1__0_n_6 ;
  wire \buffer_reg[4]_i_1__0_n_7 ;
  wire \buffer_reg[8]_i_1__0_n_0 ;
  wire \buffer_reg[8]_i_1__0_n_1 ;
  wire \buffer_reg[8]_i_1__0_n_2 ;
  wire \buffer_reg[8]_i_1__0_n_3 ;
  wire \buffer_reg[8]_i_1__0_n_4 ;
  wire \buffer_reg[8]_i_1__0_n_5 ;
  wire \buffer_reg[8]_i_1__0_n_6 ;
  wire \buffer_reg[8]_i_1__0_n_7 ;
  wire clk_IBUF_BUFG;
  wire debug_reg;
  wire debug_reg_0;
  wire reset_cnt;
  wire \reset_cnt_reg[30] ;
  wire \reset_cnt_reg[38] ;
  wire \reset_cnt_reg[39] ;
  wire reset_dbnc;
  wire reset_down;
  wire reset_down0;
  wire reset_last;
  wire reset_last_reg;
  wire reset_up;
  wire reset_up_reg;
  wire resetn_IBUF;
  wire [3:3]\NLW_buffer_reg[16]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF22FFF0F0F0F0)) 
    aresetn_i_1
       (.I0(\reset_cnt_reg[38] ),
        .I1(\reset_cnt_reg[30] ),
        .I2(resetn_IBUF),
        .I3(reset_dbnc),
        .I4(reset_down),
        .I5(aresetn_reg_0),
        .O(aresetn_reg));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    btn_dbnc_i_1__0
       (.I0(\buffer[0]_i_3__0_n_0 ),
        .I1(reset_dbnc),
        .I2(btn_dbnc_i_2__0_n_0),
        .O(btn_dbnc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    btn_dbnc_i_2__0
       (.I0(\buffer[0]_i_4_n_0 ),
        .I1(buffer_reg[19]),
        .I2(buffer_reg[18]),
        .I3(buffer_reg[16]),
        .I4(buffer_reg[17]),
        .I5(resetn_IBUF),
        .O(btn_dbnc_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    btn_dbnc_reg
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(btn_dbnc_i_1__0_n_0),
        .Q(reset_dbnc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \buffer[0]_i_10 
       (.I0(\buffer[0]_i_13_n_0 ),
        .I1(buffer_reg[14]),
        .I2(buffer_reg[15]),
        .I3(buffer_reg[12]),
        .I4(buffer_reg[13]),
        .I5(\buffer[0]_i_14_n_0 ),
        .O(\buffer[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \buffer[0]_i_11 
       (.I0(buffer_reg[10]),
        .I1(buffer_reg[11]),
        .I2(buffer_reg[8]),
        .I3(buffer_reg[9]),
        .O(\buffer[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \buffer[0]_i_12__0 
       (.I0(buffer_reg[5]),
        .I1(buffer_reg[4]),
        .I2(buffer_reg[7]),
        .I3(buffer_reg[6]),
        .I4(\buffer[0]_i_15_n_0 ),
        .O(\buffer[0]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \buffer[0]_i_13 
       (.I0(buffer_reg[10]),
        .I1(buffer_reg[11]),
        .I2(buffer_reg[8]),
        .I3(buffer_reg[9]),
        .O(\buffer[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \buffer[0]_i_14 
       (.I0(buffer_reg[5]),
        .I1(buffer_reg[4]),
        .I2(buffer_reg[7]),
        .I3(buffer_reg[6]),
        .I4(\buffer[0]_i_16_n_0 ),
        .O(\buffer[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \buffer[0]_i_15 
       (.I0(buffer_reg[2]),
        .I1(buffer_reg[3]),
        .I2(buffer_reg[0]),
        .I3(buffer_reg[1]),
        .O(\buffer[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \buffer[0]_i_16 
       (.I0(buffer_reg[2]),
        .I1(buffer_reg[3]),
        .I2(buffer_reg[0]),
        .I3(buffer_reg[1]),
        .O(\buffer[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5555554555555555)) 
    \buffer[0]_i_1__0 
       (.I0(\buffer[0]_i_3__0_n_0 ),
        .I1(\buffer[0]_i_4_n_0 ),
        .I2(buffer_reg[19]),
        .I3(\buffer[0]_i_5_n_0 ),
        .I4(resetn_IBUF),
        .I5(buffer_reg[18]),
        .O(\buffer[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \buffer[0]_i_3__0 
       (.I0(resetn_IBUF),
        .I1(\buffer[0]_i_10_n_0 ),
        .I2(buffer_reg[19]),
        .I3(buffer_reg[18]),
        .I4(buffer_reg[16]),
        .I5(buffer_reg[17]),
        .O(\buffer[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \buffer[0]_i_4 
       (.I0(\buffer[0]_i_11_n_0 ),
        .I1(buffer_reg[14]),
        .I2(buffer_reg[15]),
        .I3(buffer_reg[12]),
        .I4(buffer_reg[13]),
        .I5(\buffer[0]_i_12__0_n_0 ),
        .O(\buffer[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \buffer[0]_i_5 
       (.I0(buffer_reg[17]),
        .I1(buffer_reg[16]),
        .O(\buffer[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[0]_i_6 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[3]),
        .O(\buffer[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[0]_i_7 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[2]),
        .O(\buffer[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[0]_i_8 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[1]),
        .O(\buffer[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buffer[0]_i_9__0 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[0]),
        .O(\buffer[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[12]_i_2 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[15]),
        .O(\buffer[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[12]_i_3 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[14]),
        .O(\buffer[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[12]_i_4 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[13]),
        .O(\buffer[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[12]_i_5 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[12]),
        .O(\buffer[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[16]_i_2 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[19]),
        .O(\buffer[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[16]_i_3 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[18]),
        .O(\buffer[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[16]_i_4 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[17]),
        .O(\buffer[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[16]_i_5 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[16]),
        .O(\buffer[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[4]_i_2 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[7]),
        .O(\buffer[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[4]_i_3 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[6]),
        .O(\buffer[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[4]_i_4 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[5]),
        .O(\buffer[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[4]_i_5 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[4]),
        .O(\buffer[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[8]_i_2 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[11]),
        .O(\buffer[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[8]_i_3 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[10]),
        .O(\buffer[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[8]_i_4 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[9]),
        .O(\buffer[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer[8]_i_5 
       (.I0(resetn_IBUF),
        .I1(buffer_reg[8]),
        .O(\buffer[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[0]_i_2__0_n_7 ),
        .Q(buffer_reg[0]),
        .R(1'b0));
  CARRY4 \buffer_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\buffer_reg[0]_i_2__0_n_0 ,\buffer_reg[0]_i_2__0_n_1 ,\buffer_reg[0]_i_2__0_n_2 ,\buffer_reg[0]_i_2__0_n_3 }),
        .CYINIT(resetn_IBUF),
        .DI({resetn_IBUF,resetn_IBUF,resetn_IBUF,buffer_reg[0]}),
        .O({\buffer_reg[0]_i_2__0_n_4 ,\buffer_reg[0]_i_2__0_n_5 ,\buffer_reg[0]_i_2__0_n_6 ,\buffer_reg[0]_i_2__0_n_7 }),
        .S({\buffer[0]_i_6_n_0 ,\buffer[0]_i_7_n_0 ,\buffer[0]_i_8_n_0 ,\buffer[0]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[8]_i_1__0_n_5 ),
        .Q(buffer_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[8]_i_1__0_n_4 ),
        .Q(buffer_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[12]_i_1__0_n_7 ),
        .Q(buffer_reg[12]),
        .R(1'b0));
  CARRY4 \buffer_reg[12]_i_1__0 
       (.CI(\buffer_reg[8]_i_1__0_n_0 ),
        .CO({\buffer_reg[12]_i_1__0_n_0 ,\buffer_reg[12]_i_1__0_n_1 ,\buffer_reg[12]_i_1__0_n_2 ,\buffer_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({resetn_IBUF,resetn_IBUF,resetn_IBUF,resetn_IBUF}),
        .O({\buffer_reg[12]_i_1__0_n_4 ,\buffer_reg[12]_i_1__0_n_5 ,\buffer_reg[12]_i_1__0_n_6 ,\buffer_reg[12]_i_1__0_n_7 }),
        .S({\buffer[12]_i_2_n_0 ,\buffer[12]_i_3_n_0 ,\buffer[12]_i_4_n_0 ,\buffer[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[12]_i_1__0_n_6 ),
        .Q(buffer_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[12]_i_1__0_n_5 ),
        .Q(buffer_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[12]_i_1__0_n_4 ),
        .Q(buffer_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[16]_i_1__0_n_7 ),
        .Q(buffer_reg[16]),
        .R(1'b0));
  CARRY4 \buffer_reg[16]_i_1__0 
       (.CI(\buffer_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_buffer_reg[16]_i_1__0_CO_UNCONNECTED [3],\buffer_reg[16]_i_1__0_n_1 ,\buffer_reg[16]_i_1__0_n_2 ,\buffer_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,resetn_IBUF,resetn_IBUF,resetn_IBUF}),
        .O({\buffer_reg[16]_i_1__0_n_4 ,\buffer_reg[16]_i_1__0_n_5 ,\buffer_reg[16]_i_1__0_n_6 ,\buffer_reg[16]_i_1__0_n_7 }),
        .S({\buffer[16]_i_2_n_0 ,\buffer[16]_i_3_n_0 ,\buffer[16]_i_4_n_0 ,\buffer[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[16]_i_1__0_n_6 ),
        .Q(buffer_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[16]_i_1__0_n_5 ),
        .Q(buffer_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[16]_i_1__0_n_4 ),
        .Q(buffer_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[0]_i_2__0_n_6 ),
        .Q(buffer_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[0]_i_2__0_n_5 ),
        .Q(buffer_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[0]_i_2__0_n_4 ),
        .Q(buffer_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[4]_i_1__0_n_7 ),
        .Q(buffer_reg[4]),
        .R(1'b0));
  CARRY4 \buffer_reg[4]_i_1__0 
       (.CI(\buffer_reg[0]_i_2__0_n_0 ),
        .CO({\buffer_reg[4]_i_1__0_n_0 ,\buffer_reg[4]_i_1__0_n_1 ,\buffer_reg[4]_i_1__0_n_2 ,\buffer_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({resetn_IBUF,resetn_IBUF,resetn_IBUF,resetn_IBUF}),
        .O({\buffer_reg[4]_i_1__0_n_4 ,\buffer_reg[4]_i_1__0_n_5 ,\buffer_reg[4]_i_1__0_n_6 ,\buffer_reg[4]_i_1__0_n_7 }),
        .S({\buffer[4]_i_2_n_0 ,\buffer[4]_i_3_n_0 ,\buffer[4]_i_4_n_0 ,\buffer[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[4]_i_1__0_n_6 ),
        .Q(buffer_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[4]_i_1__0_n_5 ),
        .Q(buffer_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[4]_i_1__0_n_4 ),
        .Q(buffer_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[8]_i_1__0_n_7 ),
        .Q(buffer_reg[8]),
        .R(1'b0));
  CARRY4 \buffer_reg[8]_i_1__0 
       (.CI(\buffer_reg[4]_i_1__0_n_0 ),
        .CO({\buffer_reg[8]_i_1__0_n_0 ,\buffer_reg[8]_i_1__0_n_1 ,\buffer_reg[8]_i_1__0_n_2 ,\buffer_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({resetn_IBUF,resetn_IBUF,resetn_IBUF,resetn_IBUF}),
        .O({\buffer_reg[8]_i_1__0_n_4 ,\buffer_reg[8]_i_1__0_n_5 ,\buffer_reg[8]_i_1__0_n_6 ,\buffer_reg[8]_i_1__0_n_7 }),
        .S({\buffer[8]_i_2_n_0 ,\buffer[8]_i_3_n_0 ,\buffer[8]_i_4_n_0 ,\buffer[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \buffer_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\buffer[0]_i_1__0_n_0 ),
        .D(\buffer_reg[8]_i_1__0_n_6 ),
        .Q(buffer_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000020)) 
    debug_i_1
       (.I0(\reset_cnt_reg[38] ),
        .I1(\reset_cnt_reg[30] ),
        .I2(reset_up),
        .I3(reset_down),
        .I4(reset_dbnc),
        .I5(debug_reg_0),
        .O(debug_reg));
  LUT6 #(
    .INIT(64'hF0F0F0F000200000)) 
    \reset_cnt[0]_i_1 
       (.I0(\reset_cnt_reg[38] ),
        .I1(\reset_cnt_reg[30] ),
        .I2(aresetn_reg_0),
        .I3(reset_dbnc),
        .I4(reset_up),
        .I5(reset_down),
        .O(\reset_cnt_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \reset_cnt[0]_i_2 
       (.I0(\reset_cnt_reg[38] ),
        .I1(\reset_cnt_reg[30] ),
        .I2(aresetn_reg_0),
        .I3(reset_dbnc),
        .O(reset_cnt));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    reset_down_i_1
       (.I0(reset_dbnc),
        .I1(reset_last_reg),
        .O(reset_down0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    reset_last_i_1
       (.I0(aresetn_reg_0),
        .I1(reset_dbnc),
        .O(reset_last));
  LUT2 #(
    .INIT(4'h2)) 
    reset_up_i_1
       (.I0(reset_last_reg),
        .I1(reset_dbnc),
        .O(reset_up_reg));
endmodule

module mycontrol
   (wea,
    Q,
    \curpc_reg[31] ,
    branch,
    \register_reg[31][16] ,
    \register_reg[1][0] ,
    \curpc_reg[5] ,
    \curpc_reg[4] ,
    \curpc_reg[7] ,
    \curpc_reg[6] ,
    \curpc_reg[2] ,
    \curpc_reg[3] ,
    \curpc_reg[0] ,
    \curpc_reg[1] ,
    chip_debug_out1,
    \curpc_reg[10] ,
    \curpc_reg[8] ,
    \curpc_reg[9] ,
    D,
    write_data,
    \bbstub_spo[3] ,
    data1,
    \register_reg[27][13] ,
    \register_reg[27][0] ,
    \register_reg[27][0]_0 ,
    \register_reg[27][0]_1 ,
    data6,
    spo,
    \bbstub_spo[2] ,
    \register_reg[27][0]_2 ,
    \register_reg[27][0]_3 ,
    \register_reg[27][3] ,
    \register_reg[27][0]_4 ,
    \register_reg[27][1] ,
    \register_reg[27][0]_5 ,
    \register_reg[27][3]_0 ,
    \register_reg[27][0]_6 ,
    \register_reg[27][0]_7 ,
    \register_reg[27][0]_8 ,
    \register_reg[27][0]_9 ,
    \register_reg[27][0]_10 ,
    \register_reg[27][3]_1 ,
    \register_reg[27][0]_11 ,
    \register_reg[27][2] ,
    \register_reg[27][0]_12 ,
    \register_reg[27][0]_13 ,
    \register_reg[27][14] ,
    \register_reg[27][13]_0 ,
    \register_reg[27][13]_1 ,
    \register_reg[27][0]_14 ,
    \register_reg[27][0]_15 ,
    \register_reg[27][0]_16 ,
    \register_reg[27][0]_17 ,
    \register_reg[27][0]_18 ,
    \register_reg[27][0]_19 ,
    \register_reg[27][0]_20 ,
    \register_reg[27][0]_21 ,
    \register_reg[27][0]_22 ,
    \register_reg[27][0]_23 ,
    \register_reg[27][31] ,
    \register_reg[27][30] ,
    \register_reg[27][30]_0 ,
    \register_reg[27][28] ,
    \register_reg[27][27] ,
    \register_reg[27][26] ,
    \register_reg[27][25] ,
    \register_reg[27][24] ,
    \register_reg[27][23] ,
    \register_reg[27][22] ,
    \register_reg[27][21] ,
    \register_reg[27][20] ,
    \register_reg[27][19] ,
    \register_reg[27][18] ,
    \register_reg[27][17] ,
    \register_reg[27][0]_24 ,
    \register_reg[27][0]_25 ,
    alu_in_b,
    rs1_out,
    \bbstub_spo[0] ,
    \bbstub_spo[2]_0 ,
    \curpc_reg[0]_0 ,
    data0,
    \bbstub_spo[0]_0 ,
    \bbstub_spo[2]_1 ,
    douta,
    adderoutput0,
    \bbstub_spo[6] ,
    \bbstub_spo[6]_0 ,
    \bbstub_spo[6]_1 ,
    \bbstub_spo[6]_2 ,
    \bbstub_spo[6]_3 ,
    \bbstub_spo[6]_4 ,
    \bbstub_spo[6]_5 ,
    \bbstub_spo[1] ,
    \bbstub_spo[1]_0 ,
    \bbstub_spo[1]_1 ,
    DI,
    \bbstub_spo[6]_6 ,
    \bbstub_spo[6]_7 ,
    \bbstub_spo[6]_8 ,
    \bbstub_spo[6]_9 ,
    \bbstub_spo[1]_2 ,
    \bbstub_spo[1]_3 ,
    \bbstub_spo[1]_4 ,
    \bbstub_spo[1]_5 ,
    \bbstub_spo[1]_6 );
  output [0:0]wea;
  output [2:0]Q;
  output \curpc_reg[31] ;
  output branch;
  output \register_reg[31][16] ;
  output \register_reg[1][0] ;
  output \curpc_reg[5] ;
  output \curpc_reg[4] ;
  output \curpc_reg[7] ;
  output \curpc_reg[6] ;
  output \curpc_reg[2] ;
  output \curpc_reg[3] ;
  output \curpc_reg[0] ;
  output \curpc_reg[1] ;
  output [20:0]chip_debug_out1;
  output \curpc_reg[10] ;
  output \curpc_reg[8] ;
  output \curpc_reg[9] ;
  output [31:0]D;
  output [31:0]write_data;
  input \bbstub_spo[3] ;
  input [31:0]data1;
  input \register_reg[27][13] ;
  input \register_reg[27][0] ;
  input \register_reg[27][0]_0 ;
  input \register_reg[27][0]_1 ;
  input [28:0]data6;
  input [10:0]spo;
  input \bbstub_spo[2] ;
  input \register_reg[27][0]_2 ;
  input \register_reg[27][0]_3 ;
  input \register_reg[27][3] ;
  input \register_reg[27][0]_4 ;
  input \register_reg[27][1] ;
  input \register_reg[27][0]_5 ;
  input \register_reg[27][3]_0 ;
  input \register_reg[27][0]_6 ;
  input \register_reg[27][0]_7 ;
  input \register_reg[27][0]_8 ;
  input \register_reg[27][0]_9 ;
  input \register_reg[27][0]_10 ;
  input \register_reg[27][3]_1 ;
  input \register_reg[27][0]_11 ;
  input \register_reg[27][2] ;
  input \register_reg[27][0]_12 ;
  input \register_reg[27][0]_13 ;
  input \register_reg[27][14] ;
  input \register_reg[27][13]_0 ;
  input \register_reg[27][13]_1 ;
  input \register_reg[27][0]_14 ;
  input \register_reg[27][0]_15 ;
  input \register_reg[27][0]_16 ;
  input \register_reg[27][0]_17 ;
  input \register_reg[27][0]_18 ;
  input \register_reg[27][0]_19 ;
  input \register_reg[27][0]_20 ;
  input \register_reg[27][0]_21 ;
  input \register_reg[27][0]_22 ;
  input \register_reg[27][0]_23 ;
  input \register_reg[27][31] ;
  input \register_reg[27][30] ;
  input \register_reg[27][30]_0 ;
  input \register_reg[27][28] ;
  input \register_reg[27][27] ;
  input \register_reg[27][26] ;
  input \register_reg[27][25] ;
  input \register_reg[27][24] ;
  input \register_reg[27][23] ;
  input \register_reg[27][22] ;
  input \register_reg[27][21] ;
  input \register_reg[27][20] ;
  input \register_reg[27][19] ;
  input \register_reg[27][18] ;
  input \register_reg[27][17] ;
  input \register_reg[27][0]_24 ;
  input \register_reg[27][0]_25 ;
  input [29:0]alu_in_b;
  input [29:0]rs1_out;
  input \bbstub_spo[0] ;
  input \bbstub_spo[2]_0 ;
  input [0:0]\curpc_reg[0]_0 ;
  input [31:0]data0;
  input \bbstub_spo[0]_0 ;
  input \bbstub_spo[2]_1 ;
  input [31:0]douta;
  input [30:0]adderoutput0;
  input \bbstub_spo[6] ;
  input \bbstub_spo[6]_0 ;
  input \bbstub_spo[6]_1 ;
  input \bbstub_spo[6]_2 ;
  input \bbstub_spo[6]_3 ;
  input \bbstub_spo[6]_4 ;
  input \bbstub_spo[6]_5 ;
  input \bbstub_spo[1] ;
  input \bbstub_spo[1]_0 ;
  input \bbstub_spo[1]_1 ;
  input [0:0]DI;
  input [0:0]\bbstub_spo[6]_6 ;
  input \bbstub_spo[6]_7 ;
  input \bbstub_spo[6]_8 ;
  input \bbstub_spo[6]_9 ;
  input \bbstub_spo[1]_2 ;
  input [2:0]\bbstub_spo[1]_3 ;
  input [3:0]\bbstub_spo[1]_4 ;
  input [3:0]\bbstub_spo[1]_5 ;
  input [3:0]\bbstub_spo[1]_6 ;

  wire [31:0]D;
  wire [0:0]DI;
  wire [2:0]Q;
  wire [30:0]adderoutput0;
  wire [29:0]alu_in_b;
  wire [3:3]alu_op;
  wire \alu_op_reg[0]_i_1_n_0 ;
  wire \alu_op_reg[1]_i_1_n_0 ;
  wire \alu_op_reg[2]_i_1_n_0 ;
  wire \alu_op_reg[3]_i_1_n_0 ;
  wire \alu_op_reg[3]_i_2_n_0 ;
  wire \alu_op_reg[3]_i_4_n_0 ;
  wire \alu_op_reg[3]_i_6_n_0 ;
  wire b_type;
  wire b_type_reg_i_1_n_0;
  wire b_type_reg_i_2_n_0;
  wire \bbstub_spo[0] ;
  wire \bbstub_spo[0]_0 ;
  wire \bbstub_spo[1] ;
  wire \bbstub_spo[1]_0 ;
  wire \bbstub_spo[1]_1 ;
  wire \bbstub_spo[1]_2 ;
  wire [2:0]\bbstub_spo[1]_3 ;
  wire [3:0]\bbstub_spo[1]_4 ;
  wire [3:0]\bbstub_spo[1]_5 ;
  wire [3:0]\bbstub_spo[1]_6 ;
  wire \bbstub_spo[2] ;
  wire \bbstub_spo[2]_0 ;
  wire \bbstub_spo[2]_1 ;
  wire \bbstub_spo[3] ;
  wire \bbstub_spo[6] ;
  wire \bbstub_spo[6]_0 ;
  wire \bbstub_spo[6]_1 ;
  wire \bbstub_spo[6]_2 ;
  wire \bbstub_spo[6]_3 ;
  wire \bbstub_spo[6]_4 ;
  wire \bbstub_spo[6]_5 ;
  wire [0:0]\bbstub_spo[6]_6 ;
  wire \bbstub_spo[6]_7 ;
  wire \bbstub_spo[6]_8 ;
  wire \bbstub_spo[6]_9 ;
  wire branch;
  wire [20:0]chip_debug_out1;
  wire \curpc[11]_i_3_n_0 ;
  wire \curpc[11]_i_4_n_0 ;
  wire \curpc[11]_i_5_n_0 ;
  wire \curpc[12]_i_4_n_0 ;
  wire \curpc[12]_i_5_n_0 ;
  wire \curpc[12]_i_6_n_0 ;
  wire \curpc[13]_i_3_n_0 ;
  wire \curpc[14]_i_3_n_0 ;
  wire \curpc[14]_i_4_n_0 ;
  wire \curpc[15]_i_3_n_0 ;
  wire \curpc[15]_i_4_n_0 ;
  wire \curpc[15]_i_5_n_0 ;
  wire \curpc[16]_i_4_n_0 ;
  wire \curpc[16]_i_5_n_0 ;
  wire \curpc[16]_i_6_n_0 ;
  wire \curpc[17]_i_3_n_0 ;
  wire \curpc[17]_i_4_n_0 ;
  wire \curpc[18]_i_3_n_0 ;
  wire \curpc[18]_i_4_n_0 ;
  wire \curpc[19]_i_3_n_0 ;
  wire \curpc[19]_i_4_n_0 ;
  wire \curpc[20]_i_4_n_0 ;
  wire \curpc[20]_i_5_n_0 ;
  wire \curpc[21]_i_3_n_0 ;
  wire \curpc[21]_i_4_n_0 ;
  wire \curpc[22]_i_3_n_0 ;
  wire \curpc[22]_i_4_n_0 ;
  wire \curpc[23]_i_3_n_0 ;
  wire \curpc[23]_i_4_n_0 ;
  wire \curpc[24]_i_4_n_0 ;
  wire \curpc[24]_i_5_n_0 ;
  wire \curpc[25]_i_3_n_0 ;
  wire \curpc[25]_i_4_n_0 ;
  wire \curpc[26]_i_3_n_0 ;
  wire \curpc[26]_i_4_n_0 ;
  wire \curpc[27]_i_3_n_0 ;
  wire \curpc[27]_i_4_n_0 ;
  wire \curpc[28]_i_4_n_0 ;
  wire \curpc[28]_i_5_n_0 ;
  wire \curpc[29]_i_3_n_0 ;
  wire \curpc[29]_i_4_n_0 ;
  wire \curpc[30]_i_3_n_0 ;
  wire \curpc[30]_i_4_n_0 ;
  wire \curpc[31]_i_10_n_0 ;
  wire \curpc[31]_i_11_n_0 ;
  wire \curpc[31]_i_12_n_0 ;
  wire \curpc[31]_i_13_n_0 ;
  wire \curpc[31]_i_21_n_0 ;
  wire \curpc[31]_i_22_n_0 ;
  wire \curpc[31]_i_23_n_0 ;
  wire \curpc[31]_i_24_n_0 ;
  wire \curpc[31]_i_5_n_0 ;
  wire \curpc[31]_i_7_n_0 ;
  wire \curpc[31]_i_8_n_0 ;
  wire \curpc_reg[0] ;
  wire [0:0]\curpc_reg[0]_0 ;
  wire \curpc_reg[10] ;
  wire \curpc_reg[1] ;
  wire \curpc_reg[2] ;
  wire \curpc_reg[31] ;
  wire \curpc_reg[3] ;
  wire \curpc_reg[4] ;
  wire \curpc_reg[5] ;
  wire \curpc_reg[6] ;
  wire \curpc_reg[7] ;
  wire \curpc_reg[8] ;
  wire \curpc_reg[9] ;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [28:0]data6;
  wire [31:0]douta;
  wire [1:0]mem_to_reg;
  wire \mem_to_reg_reg[0]_i_1_n_0 ;
  wire \mem_to_reg_reg[1]_i_1_n_0 ;
  wire \mem_to_reg_reg[1]_i_2_n_0 ;
  wire \mem_to_reg_reg[1]_i_3_n_0 ;
  wire \mem_to_reg_reg[1]_i_5_n_0 ;
  wire mem_write_reg_i_2_n_0;
  wire ram_unit_i_195_n_0;
  wire ram_unit_i_200_n_0;
  wire ram_unit_i_204_n_0;
  wire ram_unit_i_208_n_0;
  wire ram_unit_i_213_n_0;
  wire ram_unit_i_217_n_0;
  wire ram_unit_i_221_n_0;
  wire ram_unit_i_225_n_0;
  wire ram_unit_i_230_n_0;
  wire ram_unit_i_235_n_0;
  wire ram_unit_i_45_n_0;
  wire ram_unit_i_46_n_0;
  wire ram_unit_i_47_n_0;
  wire ram_unit_i_48_n_0;
  wire ram_unit_i_49_n_0;
  wire ram_unit_i_50_n_0;
  wire ram_unit_i_51_n_0;
  wire ram_unit_i_52_n_0;
  wire ram_unit_i_53_n_0;
  wire ram_unit_i_54_n_0;
  wire ram_unit_i_55_n_0;
  wire ram_unit_i_56_n_0;
  wire ram_unit_i_57_n_0;
  wire ram_unit_i_58_n_0;
  wire ram_unit_i_59_n_0;
  wire ram_unit_i_60_n_0;
  wire ram_unit_i_61_n_0;
  wire ram_unit_i_62_n_0;
  wire ram_unit_i_63_n_0;
  wire ram_unit_i_64_n_0;
  wire ram_unit_i_66_n_0;
  wire \register[1][0]_i_2_n_0 ;
  wire \register[1][10]_i_2_n_0 ;
  wire \register[1][11]_i_3_n_0 ;
  wire \register[1][12]_i_2_n_0 ;
  wire \register[1][13]_i_2_n_0 ;
  wire \register[1][14]_i_2_n_0 ;
  wire \register[1][15]_i_3_n_0 ;
  wire \register[1][16]_i_2_n_0 ;
  wire \register[1][17]_i_2_n_0 ;
  wire \register[1][18]_i_2_n_0 ;
  wire \register[1][19]_i_3_n_0 ;
  wire \register[1][1]_i_2_n_0 ;
  wire \register[1][20]_i_2_n_0 ;
  wire \register[1][21]_i_2_n_0 ;
  wire \register[1][22]_i_2_n_0 ;
  wire \register[1][23]_i_3_n_0 ;
  wire \register[1][24]_i_2_n_0 ;
  wire \register[1][25]_i_2_n_0 ;
  wire \register[1][26]_i_2_n_0 ;
  wire \register[1][27]_i_3_n_0 ;
  wire \register[1][28]_i_2_n_0 ;
  wire \register[1][29]_i_2_n_0 ;
  wire \register[1][2]_i_2_n_0 ;
  wire \register[1][30]_i_2_n_0 ;
  wire \register[1][31]_i_8_n_0 ;
  wire \register[1][3]_i_3_n_0 ;
  wire \register[1][4]_i_2_n_0 ;
  wire \register[1][5]_i_2_n_0 ;
  wire \register[1][6]_i_2_n_0 ;
  wire \register[1][7]_i_3_n_0 ;
  wire \register[1][8]_i_2_n_0 ;
  wire \register[1][9]_i_2_n_0 ;
  wire \register_reg[1][0] ;
  wire \register_reg[27][0] ;
  wire \register_reg[27][0]_0 ;
  wire \register_reg[27][0]_1 ;
  wire \register_reg[27][0]_10 ;
  wire \register_reg[27][0]_11 ;
  wire \register_reg[27][0]_12 ;
  wire \register_reg[27][0]_13 ;
  wire \register_reg[27][0]_14 ;
  wire \register_reg[27][0]_15 ;
  wire \register_reg[27][0]_16 ;
  wire \register_reg[27][0]_17 ;
  wire \register_reg[27][0]_18 ;
  wire \register_reg[27][0]_19 ;
  wire \register_reg[27][0]_2 ;
  wire \register_reg[27][0]_20 ;
  wire \register_reg[27][0]_21 ;
  wire \register_reg[27][0]_22 ;
  wire \register_reg[27][0]_23 ;
  wire \register_reg[27][0]_24 ;
  wire \register_reg[27][0]_25 ;
  wire \register_reg[27][0]_3 ;
  wire \register_reg[27][0]_4 ;
  wire \register_reg[27][0]_5 ;
  wire \register_reg[27][0]_6 ;
  wire \register_reg[27][0]_7 ;
  wire \register_reg[27][0]_8 ;
  wire \register_reg[27][0]_9 ;
  wire \register_reg[27][13] ;
  wire \register_reg[27][13]_0 ;
  wire \register_reg[27][13]_1 ;
  wire \register_reg[27][14] ;
  wire \register_reg[27][17] ;
  wire \register_reg[27][18] ;
  wire \register_reg[27][19] ;
  wire \register_reg[27][1] ;
  wire \register_reg[27][20] ;
  wire \register_reg[27][21] ;
  wire \register_reg[27][22] ;
  wire \register_reg[27][23] ;
  wire \register_reg[27][24] ;
  wire \register_reg[27][25] ;
  wire \register_reg[27][26] ;
  wire \register_reg[27][27] ;
  wire \register_reg[27][28] ;
  wire \register_reg[27][2] ;
  wire \register_reg[27][30] ;
  wire \register_reg[27][30]_0 ;
  wire \register_reg[27][31] ;
  wire \register_reg[27][3] ;
  wire \register_reg[27][3]_0 ;
  wire \register_reg[27][3]_1 ;
  wire \register_reg[31][16] ;
  wire [29:0]rs1_out;
  wire [10:0]spo;
  wire [0:0]wea;
  wire [31:0]write_data;

  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_op_reg[0] 
       (.CLR(1'b0),
        .D(\alu_op_reg[0]_i_1_n_0 ),
        .G(\alu_op_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(Q[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_op_reg[0]_i_1 
       (.I0(spo[7]),
        .I1(branch),
        .O(\alu_op_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_op_reg[1] 
       (.CLR(1'b0),
        .D(\alu_op_reg[1]_i_1_n_0 ),
        .G(\alu_op_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \alu_op_reg[1]_i_1 
       (.I0(spo[8]),
        .I1(branch),
        .O(\alu_op_reg[1]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_op_reg[2] 
       (.CLR(1'b0),
        .D(\alu_op_reg[2]_i_1_n_0 ),
        .G(\alu_op_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(Q[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \alu_op_reg[2]_i_1 
       (.I0(spo[9]),
        .I1(branch),
        .O(\alu_op_reg[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \alu_op_reg[3] 
       (.CLR(1'b0),
        .D(\alu_op_reg[3]_i_1_n_0 ),
        .G(\alu_op_reg[3]_i_2_n_0 ),
        .GE(1'b1),
        .Q(alu_op));
  LUT6 #(
    .INIT(64'hAAAABAAAAAAAAABA)) 
    \alu_op_reg[3]_i_1 
       (.I0(branch),
        .I1(\alu_op_reg[3]_i_4_n_0 ),
        .I2(spo[10]),
        .I3(spo[9]),
        .I4(spo[8]),
        .I5(spo[7]),
        .O(\alu_op_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \alu_op_reg[3]_i_2 
       (.I0(\register_reg[31][16] ),
        .I1(spo[4]),
        .I2(branch),
        .O(\alu_op_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \alu_op_reg[3]_i_3 
       (.I0(\curpc_reg[31] ),
        .I1(spo[0]),
        .I2(spo[3]),
        .I3(spo[1]),
        .I4(spo[2]),
        .O(branch));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \alu_op_reg[3]_i_4 
       (.I0(\alu_op_reg[3]_i_6_n_0 ),
        .I1(spo[3]),
        .I2(spo[1]),
        .I3(spo[2]),
        .I4(spo[6]),
        .I5(spo[0]),
        .O(\alu_op_reg[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \alu_op_reg[3]_i_5 
       (.I0(spo[0]),
        .I1(spo[6]),
        .I2(spo[2]),
        .I3(spo[1]),
        .I4(spo[3]),
        .O(\register_reg[31][16] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFF40FF)) 
    \alu_op_reg[3]_i_6 
       (.I0(spo[8]),
        .I1(spo[7]),
        .I2(spo[9]),
        .I3(spo[4]),
        .I4(spo[5]),
        .O(\alu_op_reg[3]_i_6_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDP" *) 
  LDPE #(
    .INIT(1'b1)) 
    b_type_reg
       (.D(1'b0),
        .G(b_type_reg_i_1_n_0),
        .GE(1'b1),
        .PRE(b_type_reg_i_2_n_0),
        .Q(b_type));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h04)) 
    b_type_reg_i_1
       (.I0(spo[9]),
        .I1(spo[7]),
        .I2(spo[8]),
        .O(b_type_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    b_type_reg_i_2
       (.I0(spo[9]),
        .I1(spo[8]),
        .I2(spo[7]),
        .O(b_type_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hDFDFDFD0808F8080)) 
    \curpc[0]_i_1 
       (.I0(\bbstub_spo[0] ),
        .I1(\curpc_reg[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(\curpc[31]_i_5_n_0 ),
        .I4(\curpc_reg[0]_0 ),
        .I5(data0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[10]_i_1 
       (.I0(\curpc_reg[10] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[10]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[11]_i_1 
       (.I0(chip_debug_out1[0]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[11]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[10]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[11]_i_3 
       (.I0(\curpc[11]_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_16 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_17 ),
        .O(\curpc[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[11]_i_4 
       (.I0(Q[0]),
        .I1(data1[11]),
        .I2(Q[2]),
        .I3(data6[8]),
        .I4(Q[1]),
        .O(\curpc[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[11]_i_5 
       (.I0(Q[2]),
        .I1(alu_in_b[10]),
        .I2(rs1_out[10]),
        .I3(Q[0]),
        .O(\curpc[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[12]_i_1 
       (.I0(chip_debug_out1[1]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[12]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[11]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[12]_i_4 
       (.I0(\curpc[12]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_14 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_15 ),
        .O(\curpc[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[12]_i_5 
       (.I0(Q[0]),
        .I1(data1[12]),
        .I2(Q[2]),
        .I3(data6[9]),
        .I4(Q[1]),
        .O(\curpc[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[12]_i_6 
       (.I0(Q[2]),
        .I1(alu_in_b[11]),
        .I2(rs1_out[11]),
        .I3(Q[0]),
        .O(\curpc[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[13]_i_1 
       (.I0(chip_debug_out1[2]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[13]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[12]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[13]_i_2 
       (.I0(\curpc[13]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\register_reg[27][13]_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][13]_1 ),
        .O(chip_debug_out1[2]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[13]_i_3 
       (.I0(Q[0]),
        .I1(data1[13]),
        .I2(Q[2]),
        .I3(data6[10]),
        .I4(Q[1]),
        .O(\curpc[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[14]_i_1 
       (.I0(chip_debug_out1[3]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[14]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[13]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[14]_i_2 
       (.I0(\curpc[14]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[14]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][14] ),
        .O(chip_debug_out1[3]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[14]_i_3 
       (.I0(Q[0]),
        .I1(data1[14]),
        .I2(Q[2]),
        .I3(data6[11]),
        .I4(Q[1]),
        .O(\curpc[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[14]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[12]),
        .I2(rs1_out[12]),
        .I3(Q[0]),
        .O(\curpc[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[15]_i_1 
       (.I0(chip_debug_out1[4]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[15]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[14]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[15]_i_3 
       (.I0(\curpc[15]_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_12 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_13 ),
        .O(\curpc[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[15]_i_4 
       (.I0(Q[0]),
        .I1(data1[15]),
        .I2(Q[2]),
        .I3(data6[12]),
        .I4(Q[1]),
        .O(\curpc[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[15]_i_5 
       (.I0(Q[2]),
        .I1(alu_in_b[13]),
        .I2(rs1_out[13]),
        .I3(Q[0]),
        .O(\curpc[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[16]_i_1 
       (.I0(chip_debug_out1[5]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[16]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[15]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[16]_i_4 
       (.I0(\curpc[16]_i_6_n_0 ),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_24 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_25 ),
        .O(\curpc[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[16]_i_5 
       (.I0(Q[0]),
        .I1(data1[16]),
        .I2(Q[2]),
        .I3(data6[13]),
        .I4(Q[1]),
        .O(\curpc[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[16]_i_6 
       (.I0(Q[2]),
        .I1(alu_in_b[14]),
        .I2(rs1_out[14]),
        .I3(Q[0]),
        .O(\curpc[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[17]_i_1 
       (.I0(chip_debug_out1[6]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[17]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[16]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[17]_i_2 
       (.I0(\curpc[17]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[17]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][17] ),
        .O(chip_debug_out1[6]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[17]_i_3 
       (.I0(Q[0]),
        .I1(data1[17]),
        .I2(Q[2]),
        .I3(data6[14]),
        .I4(Q[1]),
        .O(\curpc[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[17]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[15]),
        .I2(rs1_out[15]),
        .I3(Q[0]),
        .O(\curpc[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[18]_i_1 
       (.I0(chip_debug_out1[7]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[18]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[17]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[18]_i_2 
       (.I0(\curpc[18]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[18]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][18] ),
        .O(chip_debug_out1[7]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[18]_i_3 
       (.I0(Q[0]),
        .I1(data1[18]),
        .I2(Q[2]),
        .I3(data6[15]),
        .I4(Q[1]),
        .O(\curpc[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[18]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[16]),
        .I2(rs1_out[16]),
        .I3(Q[0]),
        .O(\curpc[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[19]_i_1 
       (.I0(chip_debug_out1[8]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[19]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[18]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[19]_i_2 
       (.I0(\curpc[19]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[19]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][19] ),
        .O(chip_debug_out1[8]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[19]_i_3 
       (.I0(Q[0]),
        .I1(data1[19]),
        .I2(Q[2]),
        .I3(data6[16]),
        .I4(Q[1]),
        .O(\curpc[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[19]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[17]),
        .I2(rs1_out[17]),
        .I3(Q[0]),
        .O(\curpc[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[1]_i_1 
       (.I0(\curpc_reg[1] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[1]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[20]_i_1 
       (.I0(chip_debug_out1[9]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[20]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[19]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[20]_i_2 
       (.I0(\curpc[20]_i_4_n_0 ),
        .I1(alu_op),
        .I2(\curpc[20]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][20] ),
        .O(chip_debug_out1[9]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[20]_i_4 
       (.I0(Q[0]),
        .I1(data1[20]),
        .I2(Q[2]),
        .I3(data6[17]),
        .I4(Q[1]),
        .O(\curpc[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[20]_i_5 
       (.I0(Q[2]),
        .I1(alu_in_b[18]),
        .I2(rs1_out[18]),
        .I3(Q[0]),
        .O(\curpc[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[21]_i_1 
       (.I0(chip_debug_out1[10]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[21]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[20]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[21]_i_2 
       (.I0(\curpc[21]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[21]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][21] ),
        .O(chip_debug_out1[10]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[21]_i_3 
       (.I0(Q[0]),
        .I1(data1[21]),
        .I2(Q[2]),
        .I3(data6[18]),
        .I4(Q[1]),
        .O(\curpc[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[21]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[19]),
        .I2(rs1_out[19]),
        .I3(Q[0]),
        .O(\curpc[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[22]_i_1 
       (.I0(chip_debug_out1[11]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[22]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[21]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[22]_i_2 
       (.I0(\curpc[22]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[22]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][22] ),
        .O(chip_debug_out1[11]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[22]_i_3 
       (.I0(Q[0]),
        .I1(data1[22]),
        .I2(Q[2]),
        .I3(data6[19]),
        .I4(Q[1]),
        .O(\curpc[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[22]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[20]),
        .I2(rs1_out[20]),
        .I3(Q[0]),
        .O(\curpc[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[23]_i_1 
       (.I0(chip_debug_out1[12]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[23]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[22]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[23]_i_2 
       (.I0(\curpc[23]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[23]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][23] ),
        .O(chip_debug_out1[12]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[23]_i_3 
       (.I0(Q[0]),
        .I1(data1[23]),
        .I2(Q[2]),
        .I3(data6[20]),
        .I4(Q[1]),
        .O(\curpc[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[23]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[21]),
        .I2(rs1_out[21]),
        .I3(Q[0]),
        .O(\curpc[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[24]_i_1 
       (.I0(chip_debug_out1[13]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[24]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[23]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[24]_i_2 
       (.I0(\curpc[24]_i_4_n_0 ),
        .I1(alu_op),
        .I2(\curpc[24]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][24] ),
        .O(chip_debug_out1[13]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[24]_i_4 
       (.I0(Q[0]),
        .I1(data1[24]),
        .I2(Q[2]),
        .I3(data6[21]),
        .I4(Q[1]),
        .O(\curpc[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[24]_i_5 
       (.I0(Q[2]),
        .I1(alu_in_b[22]),
        .I2(rs1_out[22]),
        .I3(Q[0]),
        .O(\curpc[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[25]_i_1 
       (.I0(chip_debug_out1[14]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[25]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[24]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[25]_i_2 
       (.I0(\curpc[25]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[25]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][25] ),
        .O(chip_debug_out1[14]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[25]_i_3 
       (.I0(Q[0]),
        .I1(data1[25]),
        .I2(Q[2]),
        .I3(data6[22]),
        .I4(Q[1]),
        .O(\curpc[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[25]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[23]),
        .I2(rs1_out[23]),
        .I3(Q[0]),
        .O(\curpc[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[26]_i_1 
       (.I0(chip_debug_out1[15]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[26]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[25]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[26]_i_2 
       (.I0(\curpc[26]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[26]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][26] ),
        .O(chip_debug_out1[15]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[26]_i_3 
       (.I0(Q[0]),
        .I1(data1[26]),
        .I2(Q[2]),
        .I3(data6[23]),
        .I4(Q[1]),
        .O(\curpc[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[26]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[24]),
        .I2(rs1_out[24]),
        .I3(Q[0]),
        .O(\curpc[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[27]_i_1 
       (.I0(chip_debug_out1[16]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[27]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[26]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[27]_i_2 
       (.I0(\curpc[27]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[27]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][27] ),
        .O(chip_debug_out1[16]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[27]_i_3 
       (.I0(Q[0]),
        .I1(data1[27]),
        .I2(Q[2]),
        .I3(data6[24]),
        .I4(Q[1]),
        .O(\curpc[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[27]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[25]),
        .I2(rs1_out[25]),
        .I3(Q[0]),
        .O(\curpc[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[28]_i_1 
       (.I0(chip_debug_out1[17]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[28]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[27]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[28]_i_2 
       (.I0(\curpc[28]_i_4_n_0 ),
        .I1(alu_op),
        .I2(\curpc[28]_i_5_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][28] ),
        .O(chip_debug_out1[17]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[28]_i_4 
       (.I0(Q[0]),
        .I1(data1[28]),
        .I2(Q[2]),
        .I3(data6[25]),
        .I4(Q[1]),
        .O(\curpc[28]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[28]_i_5 
       (.I0(Q[2]),
        .I1(alu_in_b[26]),
        .I2(rs1_out[26]),
        .I3(Q[0]),
        .O(\curpc[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[29]_i_1 
       (.I0(chip_debug_out1[18]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[29]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[28]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[29]_i_2 
       (.I0(\curpc[29]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[29]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][30]_0 ),
        .O(chip_debug_out1[18]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[29]_i_3 
       (.I0(Q[0]),
        .I1(data1[29]),
        .I2(Q[2]),
        .I3(data6[26]),
        .I4(Q[1]),
        .O(\curpc[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[29]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[27]),
        .I2(rs1_out[27]),
        .I3(Q[0]),
        .O(\curpc[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[2]_i_1 
       (.I0(\curpc_reg[2] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[2]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[30]_i_1 
       (.I0(chip_debug_out1[19]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[30]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[29]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[30]_i_2 
       (.I0(\curpc[30]_i_3_n_0 ),
        .I1(alu_op),
        .I2(\curpc[30]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][30] ),
        .O(chip_debug_out1[19]));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[30]_i_3 
       (.I0(Q[0]),
        .I1(data1[30]),
        .I2(Q[2]),
        .I3(data6[27]),
        .I4(Q[1]),
        .O(\curpc[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[30]_i_4 
       (.I0(Q[2]),
        .I1(alu_in_b[28]),
        .I2(rs1_out[28]),
        .I3(Q[0]),
        .O(\curpc[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[31]_i_1 
       (.I0(chip_debug_out1[20]),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[31]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[30]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \curpc[31]_i_10 
       (.I0(chip_debug_out1[10]),
        .I1(chip_debug_out1[9]),
        .I2(chip_debug_out1[12]),
        .I3(chip_debug_out1[11]),
        .I4(\curpc[31]_i_21_n_0 ),
        .O(\curpc[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \curpc[31]_i_11 
       (.I0(chip_debug_out1[18]),
        .I1(chip_debug_out1[17]),
        .I2(chip_debug_out1[19]),
        .I3(chip_debug_out1[20]),
        .I4(\curpc[31]_i_22_n_0 ),
        .O(\curpc[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \curpc[31]_i_12 
       (.I0(\curpc_reg[5] ),
        .I1(\curpc_reg[4] ),
        .I2(\curpc_reg[7] ),
        .I3(\curpc_reg[6] ),
        .I4(\curpc[31]_i_23_n_0 ),
        .O(\curpc[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \curpc[31]_i_13 
       (.I0(chip_debug_out1[2]),
        .I1(chip_debug_out1[1]),
        .I2(chip_debug_out1[4]),
        .I3(chip_debug_out1[3]),
        .I4(\curpc[31]_i_24_n_0 ),
        .O(\curpc[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \curpc[31]_i_2 
       (.I0(\curpc[31]_i_7_n_0 ),
        .I1(alu_op),
        .I2(\curpc[31]_i_8_n_0 ),
        .I3(Q[1]),
        .I4(\register_reg[27][31] ),
        .O(chip_debug_out1[20]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \curpc[31]_i_21 
       (.I0(chip_debug_out1[7]),
        .I1(chip_debug_out1[8]),
        .I2(chip_debug_out1[5]),
        .I3(chip_debug_out1[6]),
        .O(\curpc[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \curpc[31]_i_22 
       (.I0(chip_debug_out1[15]),
        .I1(chip_debug_out1[16]),
        .I2(chip_debug_out1[13]),
        .I3(chip_debug_out1[14]),
        .O(\curpc[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \curpc[31]_i_23 
       (.I0(\curpc_reg[2] ),
        .I1(\curpc_reg[3] ),
        .I2(\curpc_reg[0] ),
        .I3(\curpc_reg[1] ),
        .O(\curpc[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \curpc[31]_i_24 
       (.I0(\curpc_reg[10] ),
        .I1(chip_debug_out1[0]),
        .I2(\curpc_reg[8] ),
        .I3(\curpc_reg[9] ),
        .O(\curpc[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h2222222222222228)) 
    \curpc[31]_i_5 
       (.I0(branch),
        .I1(b_type),
        .I2(\curpc[31]_i_10_n_0 ),
        .I3(\curpc[31]_i_11_n_0 ),
        .I4(\curpc[31]_i_12_n_0 ),
        .I5(\curpc[31]_i_13_n_0 ),
        .O(\curpc[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000A404)) 
    \curpc[31]_i_7 
       (.I0(Q[0]),
        .I1(data1[31]),
        .I2(Q[2]),
        .I3(data6[28]),
        .I4(Q[1]),
        .O(\curpc[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \curpc[31]_i_8 
       (.I0(Q[2]),
        .I1(alu_in_b[29]),
        .I2(rs1_out[29]),
        .I3(Q[0]),
        .O(\curpc[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[3]_i_1 
       (.I0(\curpc_reg[3] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[3]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[4]_i_1 
       (.I0(\curpc_reg[4] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[4]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[5]_i_1 
       (.I0(\curpc_reg[5] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[5]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[6]_i_1 
       (.I0(\curpc_reg[6] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[6]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[7]_i_1 
       (.I0(\curpc_reg[7] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[7]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[8]_i_1 
       (.I0(\curpc_reg[8] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[8]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \curpc[9]_i_1 
       (.I0(\curpc_reg[9] ),
        .I1(\bbstub_spo[0] ),
        .I2(\bbstub_spo[2]_0 ),
        .I3(data0[9]),
        .I4(\curpc[31]_i_5_n_0 ),
        .I5(adderoutput0[8]),
        .O(D[9]));
  MUXF7 \curpc_reg[11]_i_2 
       (.I0(\curpc[11]_i_3_n_0 ),
        .I1(\curpc[11]_i_4_n_0 ),
        .O(chip_debug_out1[0]),
        .S(alu_op));
  MUXF7 \curpc_reg[12]_i_2 
       (.I0(\curpc[12]_i_4_n_0 ),
        .I1(\curpc[12]_i_5_n_0 ),
        .O(chip_debug_out1[1]),
        .S(alu_op));
  MUXF7 \curpc_reg[15]_i_2 
       (.I0(\curpc[15]_i_3_n_0 ),
        .I1(\curpc[15]_i_4_n_0 ),
        .O(chip_debug_out1[4]),
        .S(alu_op));
  MUXF7 \curpc_reg[16]_i_2 
       (.I0(\curpc[16]_i_4_n_0 ),
        .I1(\curpc[16]_i_5_n_0 ),
        .O(chip_debug_out1[5]),
        .S(alu_op));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_to_reg_reg[0] 
       (.CLR(1'b0),
        .D(\mem_to_reg_reg[0]_i_1_n_0 ),
        .G(\mem_to_reg_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mem_to_reg[0]));
  LUT6 #(
    .INIT(64'h0BBBBBBBBBBBBBBB)) 
    \mem_to_reg_reg[0]_i_1 
       (.I0(\register_reg[31][16] ),
        .I1(spo[4]),
        .I2(spo[1]),
        .I3(spo[0]),
        .I4(spo[2]),
        .I5(\curpc_reg[31] ),
        .O(\mem_to_reg_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_to_reg_reg[0]_i_2 
       (.I0(spo[4]),
        .I1(spo[5]),
        .I2(spo[6]),
        .O(\curpc_reg[31] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_to_reg_reg[1] 
       (.CLR(1'b0),
        .D(\mem_to_reg_reg[1]_i_1_n_0 ),
        .G(\mem_to_reg_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mem_to_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFDCFFFFFFFFFF)) 
    \mem_to_reg_reg[1]_i_1 
       (.I0(spo[5]),
        .I1(\mem_to_reg_reg[1]_i_3_n_0 ),
        .I2(spo[2]),
        .I3(spo[1]),
        .I4(spo[3]),
        .I5(spo[4]),
        .O(\mem_to_reg_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF31FFF1FF31FF31)) 
    \mem_to_reg_reg[1]_i_2 
       (.I0(spo[5]),
        .I1(\register_reg[31][16] ),
        .I2(spo[4]),
        .I3(\register_reg[1][0] ),
        .I4(\mem_to_reg_reg[1]_i_5_n_0 ),
        .I5(spo[2]),
        .O(\mem_to_reg_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_to_reg_reg[1]_i_3 
       (.I0(spo[6]),
        .I1(spo[0]),
        .O(\mem_to_reg_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mem_to_reg_reg[1]_i_4 
       (.I0(spo[6]),
        .I1(spo[5]),
        .I2(spo[4]),
        .I3(spo[2]),
        .I4(spo[0]),
        .I5(spo[1]),
        .O(\register_reg[1][0] ));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \mem_to_reg_reg[1]_i_5 
       (.I0(spo[6]),
        .I1(spo[0]),
        .I2(spo[1]),
        .I3(spo[3]),
        .I4(spo[5]),
        .O(\mem_to_reg_reg[1]_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDP" *) 
  LDPE #(
    .INIT(1'b1)) 
    mem_write_reg
       (.D(1'b0),
        .G(\bbstub_spo[3] ),
        .GE(1'b1),
        .PRE(mem_write_reg_i_2_n_0),
        .Q(wea));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    mem_write_reg_i_2
       (.I0(\bbstub_spo[2] ),
        .I1(spo[5]),
        .I2(spo[3]),
        .I3(spo[1]),
        .I4(spo[0]),
        .I5(spo[6]),
        .O(mem_write_reg_i_2_n_0));
  MUXF7 ram_unit_i_10
       (.I0(ram_unit_i_61_n_0),
        .I1(ram_unit_i_62_n_0),
        .O(\curpc_reg[2] ),
        .S(alu_op));
  MUXF7 ram_unit_i_11
       (.I0(ram_unit_i_63_n_0),
        .I1(ram_unit_i_64_n_0),
        .O(\curpc_reg[1] ),
        .S(alu_op));
  MUXF7 ram_unit_i_12
       (.I0(\register_reg[27][0]_2 ),
        .I1(ram_unit_i_66_n_0),
        .O(\curpc_reg[0] ),
        .S(alu_op));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_195
       (.I0(Q[2]),
        .I1(alu_in_b[9]),
        .I2(rs1_out[9]),
        .I3(Q[0]),
        .O(ram_unit_i_195_n_0));
  MUXF7 ram_unit_i_2
       (.I0(ram_unit_i_45_n_0),
        .I1(ram_unit_i_46_n_0),
        .O(\curpc_reg[10] ),
        .S(alu_op));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_200
       (.I0(Q[2]),
        .I1(alu_in_b[8]),
        .I2(rs1_out[8]),
        .I3(Q[0]),
        .O(ram_unit_i_200_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_204
       (.I0(Q[2]),
        .I1(alu_in_b[7]),
        .I2(rs1_out[7]),
        .I3(Q[0]),
        .O(ram_unit_i_204_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_208
       (.I0(Q[2]),
        .I1(alu_in_b[6]),
        .I2(rs1_out[6]),
        .I3(Q[0]),
        .O(ram_unit_i_208_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_213
       (.I0(Q[2]),
        .I1(alu_in_b[5]),
        .I2(rs1_out[5]),
        .I3(Q[0]),
        .O(ram_unit_i_213_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_217
       (.I0(Q[2]),
        .I1(alu_in_b[4]),
        .I2(rs1_out[4]),
        .I3(Q[0]),
        .O(ram_unit_i_217_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_221
       (.I0(Q[2]),
        .I1(alu_in_b[3]),
        .I2(rs1_out[3]),
        .I3(Q[0]),
        .O(ram_unit_i_221_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_225
       (.I0(Q[2]),
        .I1(alu_in_b[2]),
        .I2(rs1_out[2]),
        .I3(Q[0]),
        .O(ram_unit_i_225_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_230
       (.I0(Q[2]),
        .I1(alu_in_b[1]),
        .I2(rs1_out[1]),
        .I3(Q[0]),
        .O(ram_unit_i_230_n_0));
  LUT4 #(
    .INIT(16'h80A8)) 
    ram_unit_i_235
       (.I0(Q[2]),
        .I1(alu_in_b[0]),
        .I2(rs1_out[0]),
        .I3(Q[0]),
        .O(ram_unit_i_235_n_0));
  MUXF7 ram_unit_i_3
       (.I0(ram_unit_i_47_n_0),
        .I1(ram_unit_i_48_n_0),
        .O(\curpc_reg[9] ),
        .S(alu_op));
  MUXF7 ram_unit_i_4
       (.I0(ram_unit_i_49_n_0),
        .I1(ram_unit_i_50_n_0),
        .O(\curpc_reg[8] ),
        .S(alu_op));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_45
       (.I0(ram_unit_i_195_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_18 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_19 ),
        .O(ram_unit_i_45_n_0));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_46
       (.I0(Q[0]),
        .I1(data1[10]),
        .I2(Q[2]),
        .I3(data6[7]),
        .I4(Q[1]),
        .O(ram_unit_i_46_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_47
       (.I0(ram_unit_i_200_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_20 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_21 ),
        .O(ram_unit_i_47_n_0));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_48
       (.I0(Q[0]),
        .I1(data1[9]),
        .I2(Q[2]),
        .I3(data6[6]),
        .I4(Q[1]),
        .O(ram_unit_i_48_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_49
       (.I0(ram_unit_i_204_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_22 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_23 ),
        .O(ram_unit_i_49_n_0));
  MUXF7 ram_unit_i_5
       (.I0(ram_unit_i_51_n_0),
        .I1(ram_unit_i_52_n_0),
        .O(\curpc_reg[7] ),
        .S(alu_op));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_50
       (.I0(Q[0]),
        .I1(data1[8]),
        .I2(Q[2]),
        .I3(data6[5]),
        .I4(Q[1]),
        .O(ram_unit_i_50_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_51
       (.I0(ram_unit_i_208_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_6 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_7 ),
        .O(ram_unit_i_51_n_0));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_52
       (.I0(Q[0]),
        .I1(data1[7]),
        .I2(Q[2]),
        .I3(data6[4]),
        .I4(Q[1]),
        .O(ram_unit_i_52_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_53
       (.I0(ram_unit_i_213_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_8 ),
        .I3(Q[2]),
        .I4(\register_reg[27][0]_9 ),
        .O(ram_unit_i_53_n_0));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_54
       (.I0(Q[0]),
        .I1(data1[6]),
        .I2(Q[2]),
        .I3(data6[3]),
        .I4(Q[1]),
        .O(ram_unit_i_54_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_55
       (.I0(ram_unit_i_217_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_10 ),
        .I3(Q[2]),
        .I4(\register_reg[27][3]_1 ),
        .O(ram_unit_i_55_n_0));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_56
       (.I0(Q[0]),
        .I1(data1[5]),
        .I2(Q[2]),
        .I3(data6[2]),
        .I4(Q[1]),
        .O(ram_unit_i_56_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_57
       (.I0(ram_unit_i_221_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_11 ),
        .I3(Q[2]),
        .I4(\register_reg[27][2] ),
        .O(ram_unit_i_57_n_0));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_58
       (.I0(Q[0]),
        .I1(data1[4]),
        .I2(Q[2]),
        .I3(data6[1]),
        .I4(Q[1]),
        .O(ram_unit_i_58_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_59
       (.I0(ram_unit_i_225_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_4 ),
        .I3(Q[2]),
        .I4(\register_reg[27][1] ),
        .O(ram_unit_i_59_n_0));
  MUXF7 ram_unit_i_6
       (.I0(ram_unit_i_53_n_0),
        .I1(ram_unit_i_54_n_0),
        .O(\curpc_reg[6] ),
        .S(alu_op));
  LUT5 #(
    .INIT(32'h0000A404)) 
    ram_unit_i_60
       (.I0(Q[0]),
        .I1(data1[3]),
        .I2(Q[2]),
        .I3(data6[0]),
        .I4(Q[1]),
        .O(ram_unit_i_60_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_61
       (.I0(ram_unit_i_230_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_5 ),
        .I3(Q[2]),
        .I4(\register_reg[27][3]_0 ),
        .O(ram_unit_i_61_n_0));
  LUT6 #(
    .INIT(64'h00000000A4040404)) 
    ram_unit_i_62
       (.I0(Q[0]),
        .I1(data1[2]),
        .I2(Q[2]),
        .I3(\register_reg[27][13] ),
        .I4(\register_reg[27][0]_1 ),
        .I5(Q[1]),
        .O(ram_unit_i_62_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_unit_i_63
       (.I0(ram_unit_i_235_n_0),
        .I1(Q[1]),
        .I2(\register_reg[27][0]_3 ),
        .I3(Q[2]),
        .I4(\register_reg[27][3] ),
        .O(ram_unit_i_63_n_0));
  LUT6 #(
    .INIT(64'h00000000A4040404)) 
    ram_unit_i_64
       (.I0(Q[0]),
        .I1(data1[1]),
        .I2(Q[2]),
        .I3(\register_reg[27][13] ),
        .I4(\register_reg[27][0]_0 ),
        .I5(Q[1]),
        .O(ram_unit_i_64_n_0));
  LUT6 #(
    .INIT(64'h00000000A4040404)) 
    ram_unit_i_66
       (.I0(Q[0]),
        .I1(data1[0]),
        .I2(Q[2]),
        .I3(\register_reg[27][13] ),
        .I4(\register_reg[27][0] ),
        .I5(Q[1]),
        .O(ram_unit_i_66_n_0));
  MUXF7 ram_unit_i_7
       (.I0(ram_unit_i_55_n_0),
        .I1(ram_unit_i_56_n_0),
        .O(\curpc_reg[5] ),
        .S(alu_op));
  MUXF7 ram_unit_i_8
       (.I0(ram_unit_i_57_n_0),
        .I1(ram_unit_i_58_n_0),
        .O(\curpc_reg[4] ),
        .S(alu_op));
  MUXF7 ram_unit_i_9
       (.I0(ram_unit_i_59_n_0),
        .I1(ram_unit_i_60_n_0),
        .O(\curpc_reg[3] ),
        .S(alu_op));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][0]_i_1 
       (.I0(data0[0]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][0]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[2]_1 ),
        .O(write_data[0]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][0]_i_2 
       (.I0(douta[0]),
        .I1(\curpc_reg[0] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(\curpc_reg[0]_0 ),
        .O(\register[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][10]_i_1 
       (.I0(data0[10]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][10]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_7 ),
        .O(write_data[10]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][10]_i_2 
       (.I0(douta[10]),
        .I1(\curpc_reg[10] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[9]),
        .O(\register[1][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][11]_i_1 
       (.I0(data0[11]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][11]_i_3_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_6 ),
        .O(write_data[11]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][11]_i_3 
       (.I0(douta[11]),
        .I1(chip_debug_out1[0]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[10]),
        .O(\register[1][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][12]_i_1 
       (.I0(data0[12]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][12]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(DI),
        .O(write_data[12]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][12]_i_2 
       (.I0(douta[12]),
        .I1(chip_debug_out1[1]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[11]),
        .O(\register[1][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][13]_i_1 
       (.I0(data0[13]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][13]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_1 ),
        .O(write_data[13]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][13]_i_2 
       (.I0(douta[13]),
        .I1(chip_debug_out1[2]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[12]),
        .O(\register[1][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][14]_i_1 
       (.I0(data0[14]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][14]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_0 ),
        .O(write_data[14]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][14]_i_2 
       (.I0(douta[14]),
        .I1(chip_debug_out1[3]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[13]),
        .O(\register[1][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][15]_i_1 
       (.I0(data0[15]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][15]_i_3_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1] ),
        .O(write_data[15]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][15]_i_3 
       (.I0(douta[15]),
        .I1(chip_debug_out1[4]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[14]),
        .O(\register[1][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][16]_i_1 
       (.I0(data0[16]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][16]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_6 [0]),
        .O(write_data[16]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][16]_i_2 
       (.I0(douta[16]),
        .I1(chip_debug_out1[5]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[15]),
        .O(\register[1][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][17]_i_1 
       (.I0(data0[17]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][17]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_6 [1]),
        .O(write_data[17]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][17]_i_2 
       (.I0(douta[17]),
        .I1(chip_debug_out1[6]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[16]),
        .O(\register[1][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][18]_i_1 
       (.I0(data0[18]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][18]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_6 [2]),
        .O(write_data[18]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][18]_i_2 
       (.I0(douta[18]),
        .I1(chip_debug_out1[7]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[17]),
        .O(\register[1][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][19]_i_1 
       (.I0(data0[19]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][19]_i_3_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_6 [3]),
        .O(write_data[19]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][19]_i_3 
       (.I0(douta[19]),
        .I1(chip_debug_out1[8]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[18]),
        .O(\register[1][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][1]_i_1 
       (.I0(data0[1]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][1]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6] ),
        .O(write_data[1]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][1]_i_2 
       (.I0(douta[1]),
        .I1(\curpc_reg[1] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[0]),
        .O(\register[1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][20]_i_1 
       (.I0(data0[20]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][20]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_5 [0]),
        .O(write_data[20]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][20]_i_2 
       (.I0(douta[20]),
        .I1(chip_debug_out1[9]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[19]),
        .O(\register[1][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][21]_i_1 
       (.I0(data0[21]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][21]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_5 [1]),
        .O(write_data[21]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][21]_i_2 
       (.I0(douta[21]),
        .I1(chip_debug_out1[10]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[20]),
        .O(\register[1][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][22]_i_1 
       (.I0(data0[22]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][22]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_5 [2]),
        .O(write_data[22]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][22]_i_2 
       (.I0(douta[22]),
        .I1(chip_debug_out1[11]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[21]),
        .O(\register[1][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][23]_i_1 
       (.I0(data0[23]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][23]_i_3_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_5 [3]),
        .O(write_data[23]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][23]_i_3 
       (.I0(douta[23]),
        .I1(chip_debug_out1[12]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[22]),
        .O(\register[1][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][24]_i_1 
       (.I0(data0[24]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][24]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_4 [0]),
        .O(write_data[24]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][24]_i_2 
       (.I0(douta[24]),
        .I1(chip_debug_out1[13]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[23]),
        .O(\register[1][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][25]_i_1 
       (.I0(data0[25]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][25]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_4 [1]),
        .O(write_data[25]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][25]_i_2 
       (.I0(douta[25]),
        .I1(chip_debug_out1[14]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[24]),
        .O(\register[1][25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][26]_i_1 
       (.I0(data0[26]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][26]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_4 [2]),
        .O(write_data[26]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][26]_i_2 
       (.I0(douta[26]),
        .I1(chip_debug_out1[15]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[25]),
        .O(\register[1][26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][27]_i_1 
       (.I0(data0[27]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][27]_i_3_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_4 [3]),
        .O(write_data[27]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][27]_i_3 
       (.I0(douta[27]),
        .I1(chip_debug_out1[16]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[26]),
        .O(\register[1][27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][28]_i_1 
       (.I0(data0[28]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][28]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_3 [0]),
        .O(write_data[28]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][28]_i_2 
       (.I0(douta[28]),
        .I1(chip_debug_out1[17]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[27]),
        .O(\register[1][28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][29]_i_1 
       (.I0(data0[29]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][29]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_3 [1]),
        .O(write_data[29]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][29]_i_2 
       (.I0(douta[29]),
        .I1(chip_debug_out1[18]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[28]),
        .O(\register[1][29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][2]_i_1 
       (.I0(data0[2]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][2]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_1 ),
        .O(write_data[2]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][2]_i_2 
       (.I0(douta[2]),
        .I1(\curpc_reg[2] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[1]),
        .O(\register[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][30]_i_1 
       (.I0(data0[30]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][30]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_3 [2]),
        .O(write_data[30]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][30]_i_2 
       (.I0(douta[30]),
        .I1(chip_debug_out1[19]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[29]),
        .O(\register[1][30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][31]_i_2 
       (.I0(data0[31]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][31]_i_8_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[1]_2 ),
        .O(write_data[31]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][31]_i_8 
       (.I0(douta[31]),
        .I1(chip_debug_out1[20]),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[30]),
        .O(\register[1][31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][3]_i_1 
       (.I0(data0[3]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][3]_i_3_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_0 ),
        .O(write_data[3]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][3]_i_3 
       (.I0(douta[3]),
        .I1(\curpc_reg[3] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[2]),
        .O(\register[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][4]_i_1 
       (.I0(data0[4]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][4]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_5 ),
        .O(write_data[4]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][4]_i_2 
       (.I0(douta[4]),
        .I1(\curpc_reg[4] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[3]),
        .O(\register[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][5]_i_1 
       (.I0(data0[5]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][5]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_4 ),
        .O(write_data[5]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][5]_i_2 
       (.I0(douta[5]),
        .I1(\curpc_reg[5] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[4]),
        .O(\register[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][6]_i_1 
       (.I0(data0[6]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][6]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_3 ),
        .O(write_data[6]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][6]_i_2 
       (.I0(douta[6]),
        .I1(\curpc_reg[6] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[5]),
        .O(\register[1][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][7]_i_1 
       (.I0(data0[7]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][7]_i_3_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_2 ),
        .O(write_data[7]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][7]_i_3 
       (.I0(douta[7]),
        .I1(\curpc_reg[7] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[6]),
        .O(\register[1][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][8]_i_1 
       (.I0(data0[8]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][8]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_9 ),
        .O(write_data[8]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][8]_i_2 
       (.I0(douta[8]),
        .I1(\curpc_reg[8] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[7]),
        .O(\register[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8B8B8B8B8)) 
    \register[1][9]_i_1 
       (.I0(data0[9]),
        .I1(\bbstub_spo[0]_0 ),
        .I2(\register[1][9]_i_2_n_0 ),
        .I3(mem_to_reg[0]),
        .I4(mem_to_reg[1]),
        .I5(\bbstub_spo[6]_8 ),
        .O(write_data[9]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \register[1][9]_i_2 
       (.I0(douta[9]),
        .I1(\curpc_reg[9] ),
        .I2(mem_to_reg[0]),
        .I3(mem_to_reg[1]),
        .I4(adderoutput0[8]),
        .O(\register[1][9]_i_2_n_0 ));
endmodule

module pc
   (\num_csn_reg[3] ,
    sel0,
    \num_csn_reg[1] ,
    \num_csn_reg[2] ,
    \num_csn_reg[4] ,
    \num_csn_reg[5] ,
    Q,
    \num_csn_reg[5]_0 ,
    \num_csn_reg[5]_1 ,
    \num_csn_reg[6] ,
    \num_csn_reg[6]_0 ,
    alu_src_b,
    \curpc_reg[0]_0 ,
    DI,
    \register_reg[31][4] ,
    \curpc_reg[11]_0 ,
    \register_reg[31][15] ,
    \register_reg[31][16] ,
    \curpc_reg[0]_1 ,
    adderoutput0,
    data0,
    \curpc_reg[31]_0 ,
    debug_reg,
    out,
    debug_reg_0,
    led_OBUF,
    chip_debug_out1,
    \register_reg[27][30] ,
    \register_reg[27][29] ,
    \curpc_reg[25]_0 ,
    \curpc_reg[27]_0 ,
    \register_reg[27][26] ,
    \register_reg[27][24] ,
    \register_reg[27][22] ,
    \register_reg[27][17] ,
    spo,
    \bbstub_spo[3] ,
    \bbstub_spo[2] ,
    \bbstub_spo[6] ,
    \bbstub_spo[6]_0 ,
    \bbstub_spo[2]_0 ,
    \bbstub_spo[1] ,
    \bbstub_spo[1]_0 ,
    \bbstub_spo[6]_1 ,
    \bbstub_spo[6]_2 ,
    \bbstub_spo[6]_3 ,
    \bbstub_spo[1]_1 ,
    \bbstub_spo[1]_2 ,
    \bbstub_spo[1]_3 ,
    \bbstub_spo[1]_4 ,
    \bbstub_spo[1]_5 ,
    \bbstub_spo[6]_4 ,
    \bbstub_spo[6]_5 ,
    \bbstub_spo[6]_6 ,
    \bbstub_spo[6]_7 ,
    \bbstub_spo[6]_8 ,
    \bbstub_spo[6]_9 ,
    \bbstub_spo[6]_10 ,
    \bbstub_spo[1]_6 ,
    \bbstub_spo[2]_1 ,
    \curpc_reg[31]_1 ,
    CLK,
    rst);
  output [1:0]\num_csn_reg[3] ;
  output [1:0]sel0;
  output \num_csn_reg[1] ;
  output \num_csn_reg[2] ;
  output \num_csn_reg[4] ;
  output \num_csn_reg[5] ;
  output [25:0]Q;
  output \num_csn_reg[5]_0 ;
  output \num_csn_reg[5]_1 ;
  output \num_csn_reg[6] ;
  output \num_csn_reg[6]_0 ;
  output alu_src_b;
  output \curpc_reg[0]_0 ;
  output [0:0]DI;
  output [0:0]\register_reg[31][4] ;
  output \curpc_reg[11]_0 ;
  output [2:0]\register_reg[31][15] ;
  output [0:0]\register_reg[31][16] ;
  output \curpc_reg[0]_1 ;
  output [30:0]adderoutput0;
  output [31:0]data0;
  input [1:0]\curpc_reg[31]_0 ;
  input debug_reg;
  input [0:0]out;
  input [2:0]debug_reg_0;
  input [2:0]led_OBUF;
  input [5:0]chip_debug_out1;
  input \register_reg[27][30] ;
  input \register_reg[27][29] ;
  input \curpc_reg[25]_0 ;
  input \curpc_reg[27]_0 ;
  input \register_reg[27][26] ;
  input \register_reg[27][24] ;
  input \register_reg[27][22] ;
  input \register_reg[27][17] ;
  input [29:0]spo;
  input \bbstub_spo[3] ;
  input \bbstub_spo[2] ;
  input \bbstub_spo[6] ;
  input \bbstub_spo[6]_0 ;
  input \bbstub_spo[2]_0 ;
  input \bbstub_spo[1] ;
  input \bbstub_spo[1]_0 ;
  input [2:0]\bbstub_spo[6]_1 ;
  input [2:0]\bbstub_spo[6]_2 ;
  input [3:0]\bbstub_spo[6]_3 ;
  input [0:0]\bbstub_spo[1]_1 ;
  input [2:0]\bbstub_spo[1]_2 ;
  input [3:0]\bbstub_spo[1]_3 ;
  input [3:0]\bbstub_spo[1]_4 ;
  input [2:0]\bbstub_spo[1]_5 ;
  input \bbstub_spo[6]_4 ;
  input \bbstub_spo[6]_5 ;
  input \bbstub_spo[6]_6 ;
  input \bbstub_spo[6]_7 ;
  input \bbstub_spo[6]_8 ;
  input \bbstub_spo[6]_9 ;
  input \bbstub_spo[6]_10 ;
  input \bbstub_spo[1]_6 ;
  input \bbstub_spo[2]_1 ;
  input [31:0]\curpc_reg[31]_1 ;
  input CLK;
  input rst;

  wire CLK;
  wire [0:0]DI;
  wire [25:0]Q;
  wire [30:0]adderoutput0;
  wire alu_src_b;
  wire \bbstub_spo[1] ;
  wire \bbstub_spo[1]_0 ;
  wire [0:0]\bbstub_spo[1]_1 ;
  wire [2:0]\bbstub_spo[1]_2 ;
  wire [3:0]\bbstub_spo[1]_3 ;
  wire [3:0]\bbstub_spo[1]_4 ;
  wire [2:0]\bbstub_spo[1]_5 ;
  wire \bbstub_spo[1]_6 ;
  wire \bbstub_spo[2] ;
  wire \bbstub_spo[2]_0 ;
  wire \bbstub_spo[2]_1 ;
  wire \bbstub_spo[3] ;
  wire \bbstub_spo[6] ;
  wire \bbstub_spo[6]_0 ;
  wire [2:0]\bbstub_spo[6]_1 ;
  wire \bbstub_spo[6]_10 ;
  wire [2:0]\bbstub_spo[6]_2 ;
  wire [3:0]\bbstub_spo[6]_3 ;
  wire \bbstub_spo[6]_4 ;
  wire \bbstub_spo[6]_5 ;
  wire \bbstub_spo[6]_6 ;
  wire \bbstub_spo[6]_7 ;
  wire \bbstub_spo[6]_8 ;
  wire \bbstub_spo[6]_9 ;
  wire [30:17]chip_debug_out0;
  wire [5:0]chip_debug_out1;
  wire \curpc[4]_i_3_n_0 ;
  wire \curpc_reg[0]_0 ;
  wire \curpc_reg[0]_1 ;
  wire \curpc_reg[11]_0 ;
  wire \curpc_reg[12]_i_3_n_0 ;
  wire \curpc_reg[12]_i_3_n_1 ;
  wire \curpc_reg[12]_i_3_n_2 ;
  wire \curpc_reg[12]_i_3_n_3 ;
  wire \curpc_reg[16]_i_3_n_0 ;
  wire \curpc_reg[16]_i_3_n_1 ;
  wire \curpc_reg[16]_i_3_n_2 ;
  wire \curpc_reg[16]_i_3_n_3 ;
  wire \curpc_reg[20]_i_3_n_0 ;
  wire \curpc_reg[20]_i_3_n_1 ;
  wire \curpc_reg[20]_i_3_n_2 ;
  wire \curpc_reg[20]_i_3_n_3 ;
  wire \curpc_reg[24]_i_3_n_0 ;
  wire \curpc_reg[24]_i_3_n_1 ;
  wire \curpc_reg[24]_i_3_n_2 ;
  wire \curpc_reg[24]_i_3_n_3 ;
  wire \curpc_reg[25]_0 ;
  wire \curpc_reg[27]_0 ;
  wire \curpc_reg[28]_i_3_n_0 ;
  wire \curpc_reg[28]_i_3_n_1 ;
  wire \curpc_reg[28]_i_3_n_2 ;
  wire \curpc_reg[28]_i_3_n_3 ;
  wire [1:0]\curpc_reg[31]_0 ;
  wire [31:0]\curpc_reg[31]_1 ;
  wire \curpc_reg[31]_i_6_n_2 ;
  wire \curpc_reg[31]_i_6_n_3 ;
  wire \curpc_reg[4]_i_2_n_0 ;
  wire \curpc_reg[4]_i_2_n_1 ;
  wire \curpc_reg[4]_i_2_n_2 ;
  wire \curpc_reg[4]_i_2_n_3 ;
  wire \curpc_reg[8]_i_2_n_0 ;
  wire \curpc_reg[8]_i_2_n_1 ;
  wire \curpc_reg[8]_i_2_n_2 ;
  wire \curpc_reg[8]_i_2_n_3 ;
  wire [31:0]data0;
  wire debug_reg;
  wire [2:0]debug_reg_0;
  wire [5:1]in7;
  wire [2:2]in8;
  wire [2:0]led_OBUF;
  wire \num_csn_reg[1] ;
  wire \num_csn_reg[2] ;
  wire [1:0]\num_csn_reg[3] ;
  wire \num_csn_reg[4] ;
  wire \num_csn_reg[5] ;
  wire \num_csn_reg[5]_0 ;
  wire \num_csn_reg[5]_1 ;
  wire \num_csn_reg[6] ;
  wire \num_csn_reg[6]_0 ;
  wire [0:0]out;
  wire \register[1][11]_i_10_n_0 ;
  wire \register[1][11]_i_11_n_0 ;
  wire \register[1][11]_i_8_n_0 ;
  wire \register[1][11]_i_9_n_0 ;
  wire \register[1][15]_i_5_n_0 ;
  wire \register[1][15]_i_6_n_0 ;
  wire \register[1][15]_i_7_n_0 ;
  wire \register[1][15]_i_8_n_0 ;
  wire \register[1][19]_i_5_n_0 ;
  wire \register[1][19]_i_6_n_0 ;
  wire \register[1][19]_i_7_n_0 ;
  wire \register[1][19]_i_8_n_0 ;
  wire \register[1][23]_i_5_n_0 ;
  wire \register[1][23]_i_6_n_0 ;
  wire \register[1][23]_i_7_n_0 ;
  wire \register[1][23]_i_8_n_0 ;
  wire \register[1][27]_i_5_n_0 ;
  wire \register[1][27]_i_6_n_0 ;
  wire \register[1][27]_i_7_n_0 ;
  wire \register[1][27]_i_8_n_0 ;
  wire \register[1][31]_i_12_n_0 ;
  wire \register[1][31]_i_13_n_0 ;
  wire \register[1][31]_i_14_n_0 ;
  wire \register[1][31]_i_15_n_0 ;
  wire \register[1][3]_i_5_n_0 ;
  wire \register[1][3]_i_6_n_0 ;
  wire \register[1][3]_i_7_n_0 ;
  wire \register[1][3]_i_8_n_0 ;
  wire \register[1][7]_i_10_n_0 ;
  wire \register[1][7]_i_11_n_0 ;
  wire \register[1][7]_i_8_n_0 ;
  wire \register[1][7]_i_9_n_0 ;
  wire \register_reg[1][11]_i_2_n_0 ;
  wire \register_reg[1][11]_i_2_n_1 ;
  wire \register_reg[1][11]_i_2_n_2 ;
  wire \register_reg[1][11]_i_2_n_3 ;
  wire \register_reg[1][15]_i_2_n_0 ;
  wire \register_reg[1][15]_i_2_n_1 ;
  wire \register_reg[1][15]_i_2_n_2 ;
  wire \register_reg[1][15]_i_2_n_3 ;
  wire \register_reg[1][19]_i_2_n_0 ;
  wire \register_reg[1][19]_i_2_n_1 ;
  wire \register_reg[1][19]_i_2_n_2 ;
  wire \register_reg[1][19]_i_2_n_3 ;
  wire \register_reg[1][23]_i_2_n_0 ;
  wire \register_reg[1][23]_i_2_n_1 ;
  wire \register_reg[1][23]_i_2_n_2 ;
  wire \register_reg[1][23]_i_2_n_3 ;
  wire \register_reg[1][27]_i_2_n_0 ;
  wire \register_reg[1][27]_i_2_n_1 ;
  wire \register_reg[1][27]_i_2_n_2 ;
  wire \register_reg[1][27]_i_2_n_3 ;
  wire \register_reg[1][31]_i_6_n_1 ;
  wire \register_reg[1][31]_i_6_n_2 ;
  wire \register_reg[1][31]_i_6_n_3 ;
  wire \register_reg[1][3]_i_2_n_0 ;
  wire \register_reg[1][3]_i_2_n_1 ;
  wire \register_reg[1][3]_i_2_n_2 ;
  wire \register_reg[1][3]_i_2_n_3 ;
  wire \register_reg[1][7]_i_2_n_0 ;
  wire \register_reg[1][7]_i_2_n_1 ;
  wire \register_reg[1][7]_i_2_n_2 ;
  wire \register_reg[1][7]_i_2_n_3 ;
  wire \register_reg[27][17] ;
  wire \register_reg[27][22] ;
  wire \register_reg[27][24] ;
  wire \register_reg[27][26] ;
  wire \register_reg[27][29] ;
  wire \register_reg[27][30] ;
  wire [2:0]\register_reg[31][15] ;
  wire [0:0]\register_reg[31][16] ;
  wire [0:0]\register_reg[31][4] ;
  wire rst;
  wire [1:0]sel0;
  wire [29:0]spo;
  wire [3:2]\NLW_curpc_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_curpc_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_register_reg[1][31]_i_6_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8F88)) 
    \curpc[11]_i_11 
       (.I0(\bbstub_spo[6] ),
        .I1(spo[18]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[7]),
        .O(\curpc_reg[11]_0 ));
  LUT3 #(
    .INIT(8'h13)) 
    \curpc[13]_i_7 
       (.I0(spo[5]),
        .I1(\bbstub_spo[3] ),
        .I2(spo[4]),
        .O(alu_src_b));
  LUT3 #(
    .INIT(8'h2A)) 
    \curpc[31]_i_3 
       (.I0(spo[1]),
        .I1(spo[3]),
        .I2(spo[0]),
        .O(\curpc_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \curpc[31]_i_4 
       (.I0(spo[6]),
        .I1(spo[5]),
        .I2(spo[4]),
        .I3(spo[0]),
        .I4(spo[1]),
        .I5(spo[2]),
        .O(\curpc_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \curpc[4]_i_3 
       (.I0(Q[2]),
        .O(\curpc[4]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [12]),
        .Q(Q[12]));
  CARRY4 \curpc_reg[12]_i_3 
       (.CI(\curpc_reg[8]_i_2_n_0 ),
        .CO({\curpc_reg[12]_i_3_n_0 ,\curpc_reg[12]_i_3_n_1 ,\curpc_reg[12]_i_3_n_2 ,\curpc_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adderoutput0[11:8]),
        .S(Q[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [16]),
        .Q(Q[16]));
  CARRY4 \curpc_reg[16]_i_3 
       (.CI(\curpc_reg[12]_i_3_n_0 ),
        .CO({\curpc_reg[16]_i_3_n_0 ,\curpc_reg[16]_i_3_n_1 ,\curpc_reg[16]_i_3_n_2 ,\curpc_reg[16]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adderoutput0[15:12]),
        .S(Q[16:13]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [17]),
        .Q(chip_debug_out0[17]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [18]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [19]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [20]),
        .Q(Q[19]));
  CARRY4 \curpc_reg[20]_i_3 
       (.CI(\curpc_reg[16]_i_3_n_0 ),
        .CO({\curpc_reg[20]_i_3_n_0 ,\curpc_reg[20]_i_3_n_1 ,\curpc_reg[20]_i_3_n_2 ,\curpc_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adderoutput0[19:16]),
        .S({Q[19:17],chip_debug_out0[17]}));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [21]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [22]),
        .Q(chip_debug_out0[22]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [23]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [24]),
        .Q(chip_debug_out0[24]));
  CARRY4 \curpc_reg[24]_i_3 
       (.CI(\curpc_reg[20]_i_3_n_0 ),
        .CO({\curpc_reg[24]_i_3_n_0 ,\curpc_reg[24]_i_3_n_1 ,\curpc_reg[24]_i_3_n_2 ,\curpc_reg[24]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adderoutput0[23:20]),
        .S({chip_debug_out0[24],Q[21],chip_debug_out0[22],Q[20]}));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [25]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [26]),
        .Q(chip_debug_out0[26]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [27]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [28]),
        .Q(Q[24]));
  CARRY4 \curpc_reg[28]_i_3 
       (.CI(\curpc_reg[24]_i_3_n_0 ),
        .CO({\curpc_reg[28]_i_3_n_0 ,\curpc_reg[28]_i_3_n_1 ,\curpc_reg[28]_i_3_n_2 ,\curpc_reg[28]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adderoutput0[27:24]),
        .S({Q[24:23],chip_debug_out0[26],Q[22]}));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [29]),
        .Q(chip_debug_out0[29]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [30]),
        .Q(chip_debug_out0[30]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [31]),
        .Q(Q[25]));
  CARRY4 \curpc_reg[31]_i_6 
       (.CI(\curpc_reg[28]_i_3_n_0 ),
        .CO({\NLW_curpc_reg[31]_i_6_CO_UNCONNECTED [3:2],\curpc_reg[31]_i_6_n_2 ,\curpc_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_curpc_reg[31]_i_6_O_UNCONNECTED [3],adderoutput0[30:28]}),
        .S({1'b0,Q[25],chip_debug_out0[30:29]}));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [4]),
        .Q(Q[4]));
  CARRY4 \curpc_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\curpc_reg[4]_i_2_n_0 ,\curpc_reg[4]_i_2_n_1 ,\curpc_reg[4]_i_2_n_2 ,\curpc_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2],1'b0}),
        .O(adderoutput0[3:0]),
        .S({Q[4:3],\curpc[4]_i_3_n_0 ,Q[1]}));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [8]),
        .Q(Q[8]));
  CARRY4 \curpc_reg[8]_i_2 
       (.CI(\curpc_reg[4]_i_2_n_0 ),
        .CO({\curpc_reg[8]_i_2_n_0 ,\curpc_reg[8]_i_2_n_1 ,\curpc_reg[8]_i_2_n_2 ,\curpc_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(adderoutput0[7:4]),
        .S(Q[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \curpc_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(rst),
        .D(\curpc_reg[31]_1 [9]),
        .Q(Q[9]));
  LUT5 #(
    .INIT(32'h5814FFFF)) 
    \num_csn[0]_i_13 
       (.I0(sel0[0]),
        .I1(\curpc_reg[31]_0 [0]),
        .I2(sel0[1]),
        .I3(\curpc_reg[31]_0 [1]),
        .I4(debug_reg),
        .O(\num_csn_reg[3] [0]));
  LUT5 #(
    .INIT(32'hD860FFFF)) 
    \num_csn[1]_i_12 
       (.I0(\num_csn_reg[5]_0 ),
        .I1(\curpc_reg[25]_0 ),
        .I2(\num_csn_reg[5]_1 ),
        .I3(\curpc_reg[27]_0 ),
        .I4(debug_reg),
        .O(in7[1]));
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_12 
       (.I0(\num_csn_reg[5]_1 ),
        .I1(\curpc_reg[25]_0 ),
        .I2(\num_csn_reg[5]_0 ),
        .I3(\curpc_reg[27]_0 ),
        .I4(debug_reg),
        .O(in7[2]));
  LUT5 #(
    .INIT(32'h8A04FFFF)) 
    \num_csn[2]_i_13 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\curpc_reg[31]_0 [0]),
        .I3(\curpc_reg[31]_0 [1]),
        .I4(debug_reg),
        .O(in8));
  LUT5 #(
    .INIT(32'h8294FFFF)) 
    \num_csn[3]_i_13 
       (.I0(sel0[0]),
        .I1(\curpc_reg[31]_0 [0]),
        .I2(sel0[1]),
        .I3(\curpc_reg[31]_0 [1]),
        .I4(debug_reg),
        .O(\num_csn_reg[3] [1]));
  LUT5 #(
    .INIT(32'h02AEFFFF)) 
    \num_csn[4]_i_12 
       (.I0(\num_csn_reg[5]_0 ),
        .I1(\num_csn_reg[5]_1 ),
        .I2(\curpc_reg[25]_0 ),
        .I3(\curpc_reg[27]_0 ),
        .I4(debug_reg),
        .O(in7[4]));
  LUT5 #(
    .INIT(32'h308EFFFF)) 
    \num_csn[5]_i_12 
       (.I0(\num_csn_reg[5]_0 ),
        .I1(\curpc_reg[25]_0 ),
        .I2(\num_csn_reg[5]_1 ),
        .I3(\curpc_reg[27]_0 ),
        .I4(debug_reg),
        .O(in7[5]));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \num_csn[6]_i_45 
       (.I0(led_OBUF[2]),
        .I1(chip_debug_out0[17]),
        .I2(led_OBUF[0]),
        .I3(chip_debug_out1[0]),
        .I4(led_OBUF[1]),
        .I5(\register_reg[27][17] ),
        .O(\num_csn_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \num_csn[6]_i_48 
       (.I0(led_OBUF[2]),
        .I1(chip_debug_out0[22]),
        .I2(led_OBUF[0]),
        .I3(chip_debug_out1[1]),
        .I4(led_OBUF[1]),
        .I5(\register_reg[27][22] ),
        .O(\num_csn_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \num_csn[6]_i_51 
       (.I0(led_OBUF[2]),
        .I1(chip_debug_out0[24]),
        .I2(led_OBUF[0]),
        .I3(chip_debug_out1[2]),
        .I4(led_OBUF[1]),
        .I5(\register_reg[27][24] ),
        .O(\num_csn_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \num_csn[6]_i_52 
       (.I0(led_OBUF[2]),
        .I1(chip_debug_out0[26]),
        .I2(led_OBUF[0]),
        .I3(chip_debug_out1[3]),
        .I4(led_OBUF[1]),
        .I5(\register_reg[27][26] ),
        .O(\num_csn_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \num_csn[6]_i_56 
       (.I0(led_OBUF[2]),
        .I1(chip_debug_out0[30]),
        .I2(led_OBUF[0]),
        .I3(chip_debug_out1[5]),
        .I4(led_OBUF[1]),
        .I5(\register_reg[27][30] ),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \num_csn[6]_i_57 
       (.I0(led_OBUF[2]),
        .I1(chip_debug_out0[29]),
        .I2(led_OBUF[0]),
        .I3(chip_debug_out1[4]),
        .I4(led_OBUF[1]),
        .I5(\register_reg[27][29] ),
        .O(sel0[0]));
  MUXF7 \num_csn_reg[1]_i_6 
       (.I0(in7[1]),
        .I1(debug_reg_0[0]),
        .O(\num_csn_reg[1] ),
        .S(out));
  MUXF7 \num_csn_reg[2]_i_6 
       (.I0(in7[2]),
        .I1(in8),
        .O(\num_csn_reg[2] ),
        .S(out));
  MUXF7 \num_csn_reg[4]_i_6 
       (.I0(in7[4]),
        .I1(debug_reg_0[1]),
        .O(\num_csn_reg[4] ),
        .S(out));
  MUXF7 \num_csn_reg[5]_i_6 
       (.I0(in7[5]),
        .I1(debug_reg_0[2]),
        .O(\num_csn_reg[5] ),
        .S(out));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][11]_i_10 
       (.I0(\bbstub_spo[6]_8 ),
        .I1(Q[9]),
        .O(\register[1][11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][11]_i_11 
       (.I0(\bbstub_spo[6]_7 ),
        .I1(Q[8]),
        .O(\register[1][11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][11]_i_8 
       (.I0(\bbstub_spo[6]_3 [3]),
        .I1(Q[11]),
        .O(\register[1][11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][11]_i_9 
       (.I0(\bbstub_spo[6]_9 ),
        .I1(Q[10]),
        .O(\register[1][11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][13]_i_3 
       (.I0(\bbstub_spo[6]_0 ),
        .I1(\bbstub_spo[2]_0 ),
        .I2(spo[11]),
        .I3(\bbstub_spo[2] ),
        .I4(spo[29]),
        .I5(\bbstub_spo[1] ),
        .O(\register_reg[31][15] [0]));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][14]_i_3 
       (.I0(\bbstub_spo[6]_0 ),
        .I1(\bbstub_spo[2]_0 ),
        .I2(spo[12]),
        .I3(\bbstub_spo[2] ),
        .I4(spo[29]),
        .I5(\bbstub_spo[1] ),
        .O(\register_reg[31][15] [1]));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][15]_i_4 
       (.I0(\bbstub_spo[6]_0 ),
        .I1(\bbstub_spo[2]_0 ),
        .I2(spo[13]),
        .I3(\bbstub_spo[2] ),
        .I4(spo[29]),
        .I5(\bbstub_spo[1] ),
        .O(\register_reg[31][15] [2]));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][15]_i_5 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[13]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(Q[15]),
        .O(\register[1][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][15]_i_6 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[12]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(Q[14]),
        .O(\register[1][15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][15]_i_7 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[11]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(Q[13]),
        .O(\register[1][15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][15]_i_8 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[10]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(Q[12]),
        .O(\register[1][15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF00077770000)) 
    \register[1][16]_i_3 
       (.I0(\bbstub_spo[6]_0 ),
        .I1(\bbstub_spo[2]_0 ),
        .I2(spo[14]),
        .I3(\bbstub_spo[2] ),
        .I4(spo[29]),
        .I5(\bbstub_spo[1] ),
        .O(\register_reg[31][16] ));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][19]_i_5 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[17]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(Q[18]),
        .O(\register[1][19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][19]_i_6 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[16]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(Q[17]),
        .O(\register[1][19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][19]_i_7 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[15]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(chip_debug_out0[17]),
        .O(\register[1][19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFA808)) 
    \register[1][19]_i_8 
       (.I0(\bbstub_spo[1] ),
        .I1(spo[29]),
        .I2(\bbstub_spo[2] ),
        .I3(spo[14]),
        .I4(\bbstub_spo[6]_10 ),
        .I5(Q[16]),
        .O(\register[1][19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][23]_i_5 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[21]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(Q[21]),
        .O(\register[1][23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][23]_i_6 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[20]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(chip_debug_out0[22]),
        .O(\register[1][23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][23]_i_7 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[19]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(Q[20]),
        .O(\register[1][23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][23]_i_8 
       (.I0(\bbstub_spo[1]_3 [0]),
        .I1(Q[19]),
        .O(\register[1][23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][27]_i_5 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[25]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(Q[23]),
        .O(\register[1][27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][27]_i_6 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[24]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(chip_debug_out0[26]),
        .O(\register[1][27]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][27]_i_7 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[23]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(Q[22]),
        .O(\register[1][27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][27]_i_8 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[22]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(chip_debug_out0[24]),
        .O(\register[1][27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][31]_i_12 
       (.I0(Q[25]),
        .I1(\bbstub_spo[1]_0 ),
        .O(\register[1][31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h000BFFF4)) 
    \register[1][31]_i_13 
       (.I0(\bbstub_spo[2]_1 ),
        .I1(spo[28]),
        .I2(\bbstub_spo[1]_6 ),
        .I3(\bbstub_spo[6]_10 ),
        .I4(chip_debug_out0[30]),
        .O(\register[1][31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][31]_i_14 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[27]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(chip_debug_out0[29]),
        .O(\register[1][31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h0045FFBA)) 
    \register[1][31]_i_15 
       (.I0(\bbstub_spo[1]_6 ),
        .I1(\bbstub_spo[2]_1 ),
        .I2(spo[26]),
        .I3(\bbstub_spo[6]_10 ),
        .I4(Q[24]),
        .O(\register[1][31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hD5F5C0F0FFFFC0F0)) 
    \register[1][3]_i_4 
       (.I0(\bbstub_spo[2] ),
        .I1(\bbstub_spo[6] ),
        .I2(spo[21]),
        .I3(\bbstub_spo[6]_0 ),
        .I4(spo[8]),
        .I5(\bbstub_spo[2]_0 ),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][3]_i_5 
       (.I0(DI),
        .I1(Q[3]),
        .O(\register[1][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][3]_i_6 
       (.I0(\bbstub_spo[6]_1 [2]),
        .I1(Q[2]),
        .O(\register[1][3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][3]_i_7 
       (.I0(\bbstub_spo[6]_1 [1]),
        .I1(Q[1]),
        .O(\register[1][3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][3]_i_8 
       (.I0(\bbstub_spo[6]_1 [0]),
        .I1(Q[0]),
        .O(\register[1][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD5F5C0F0FFFFC0F0)) 
    \register[1][4]_i_3 
       (.I0(\bbstub_spo[2] ),
        .I1(\bbstub_spo[6] ),
        .I2(spo[22]),
        .I3(\bbstub_spo[6]_0 ),
        .I4(spo[9]),
        .I5(\bbstub_spo[2]_0 ),
        .O(\register_reg[31][4] ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][7]_i_10 
       (.I0(\bbstub_spo[6]_4 ),
        .I1(Q[5]),
        .O(\register[1][7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][7]_i_11 
       (.I0(\register_reg[31][4] ),
        .I1(Q[4]),
        .O(\register[1][7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][7]_i_8 
       (.I0(\bbstub_spo[6]_6 ),
        .I1(Q[7]),
        .O(\register[1][7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \register[1][7]_i_9 
       (.I0(\bbstub_spo[6]_5 ),
        .I1(Q[6]),
        .O(\register[1][7]_i_9_n_0 ));
  CARRY4 \register_reg[1][11]_i_2 
       (.CI(\register_reg[1][7]_i_2_n_0 ),
        .CO({\register_reg[1][11]_i_2_n_0 ,\register_reg[1][11]_i_2_n_1 ,\register_reg[1][11]_i_2_n_2 ,\register_reg[1][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\bbstub_spo[6]_3 ),
        .O(data0[11:8]),
        .S({\register[1][11]_i_8_n_0 ,\register[1][11]_i_9_n_0 ,\register[1][11]_i_10_n_0 ,\register[1][11]_i_11_n_0 }));
  CARRY4 \register_reg[1][15]_i_2 
       (.CI(\register_reg[1][11]_i_2_n_0 ),
        .CO({\register_reg[1][15]_i_2_n_0 ,\register_reg[1][15]_i_2_n_1 ,\register_reg[1][15]_i_2_n_2 ,\register_reg[1][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\register_reg[31][15] ,\bbstub_spo[1]_1 }),
        .O(data0[15:12]),
        .S({\register[1][15]_i_5_n_0 ,\register[1][15]_i_6_n_0 ,\register[1][15]_i_7_n_0 ,\register[1][15]_i_8_n_0 }));
  CARRY4 \register_reg[1][19]_i_2 
       (.CI(\register_reg[1][15]_i_2_n_0 ),
        .CO({\register_reg[1][19]_i_2_n_0 ,\register_reg[1][19]_i_2_n_1 ,\register_reg[1][19]_i_2_n_2 ,\register_reg[1][19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\bbstub_spo[1]_2 ,\register_reg[31][16] }),
        .O(data0[19:16]),
        .S({\register[1][19]_i_5_n_0 ,\register[1][19]_i_6_n_0 ,\register[1][19]_i_7_n_0 ,\register[1][19]_i_8_n_0 }));
  CARRY4 \register_reg[1][23]_i_2 
       (.CI(\register_reg[1][19]_i_2_n_0 ),
        .CO({\register_reg[1][23]_i_2_n_0 ,\register_reg[1][23]_i_2_n_1 ,\register_reg[1][23]_i_2_n_2 ,\register_reg[1][23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\bbstub_spo[1]_3 ),
        .O(data0[23:20]),
        .S({\register[1][23]_i_5_n_0 ,\register[1][23]_i_6_n_0 ,\register[1][23]_i_7_n_0 ,\register[1][23]_i_8_n_0 }));
  CARRY4 \register_reg[1][27]_i_2 
       (.CI(\register_reg[1][23]_i_2_n_0 ),
        .CO({\register_reg[1][27]_i_2_n_0 ,\register_reg[1][27]_i_2_n_1 ,\register_reg[1][27]_i_2_n_2 ,\register_reg[1][27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\bbstub_spo[1]_4 ),
        .O(data0[27:24]),
        .S({\register[1][27]_i_5_n_0 ,\register[1][27]_i_6_n_0 ,\register[1][27]_i_7_n_0 ,\register[1][27]_i_8_n_0 }));
  CARRY4 \register_reg[1][31]_i_6 
       (.CI(\register_reg[1][27]_i_2_n_0 ),
        .CO({\NLW_register_reg[1][31]_i_6_CO_UNCONNECTED [3],\register_reg[1][31]_i_6_n_1 ,\register_reg[1][31]_i_6_n_2 ,\register_reg[1][31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bbstub_spo[1]_5 }),
        .O(data0[31:28]),
        .S({\register[1][31]_i_12_n_0 ,\register[1][31]_i_13_n_0 ,\register[1][31]_i_14_n_0 ,\register[1][31]_i_15_n_0 }));
  CARRY4 \register_reg[1][3]_i_2 
       (.CI(1'b0),
        .CO({\register_reg[1][3]_i_2_n_0 ,\register_reg[1][3]_i_2_n_1 ,\register_reg[1][3]_i_2_n_2 ,\register_reg[1][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\bbstub_spo[6]_1 }),
        .O(data0[3:0]),
        .S({\register[1][3]_i_5_n_0 ,\register[1][3]_i_6_n_0 ,\register[1][3]_i_7_n_0 ,\register[1][3]_i_8_n_0 }));
  CARRY4 \register_reg[1][7]_i_2 
       (.CI(\register_reg[1][3]_i_2_n_0 ),
        .CO({\register_reg[1][7]_i_2_n_0 ,\register_reg[1][7]_i_2_n_1 ,\register_reg[1][7]_i_2_n_2 ,\register_reg[1][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\bbstub_spo[6]_2 ,\register_reg[31][4] }),
        .O(data0[7:4]),
        .S({\register[1][7]_i_8_n_0 ,\register[1][7]_i_9_n_0 ,\register[1][7]_i_10_n_0 ,\register[1][7]_i_11_n_0 }));
endmodule

module segnum_manager
   (out,
    num_an_OBUF,
    \num_csn_reg[6]_0 ,
    \num_csn_reg[6]_1 ,
    \num_csn_reg[0]_0 ,
    \num_csn_reg[0]_1 ,
    \num_csn_reg[0]_2 ,
    \num_csn_reg[0]_3 ,
    \num_csn_reg[0]_4 ,
    \num_csn_reg[0]_5 ,
    \num_csn_reg[0]_6 ,
    \num_csn_reg[0]_7 ,
    \num_csn_reg[6]_2 ,
    \num_csn_reg[6]_3 ,
    \num_csn_reg[0]_8 ,
    \num_csn_reg[0]_9 ,
    \num_csn_reg[0]_10 ,
    Q,
    button_IBUF,
    led_OBUF,
    SR,
    \clk_div_reg[10] ,
    D);
  output [3:0]out;
  output [7:0]num_an_OBUF;
  output \num_csn_reg[6]_0 ;
  output \num_csn_reg[6]_1 ;
  output \num_csn_reg[0]_0 ;
  output \num_csn_reg[0]_1 ;
  output \num_csn_reg[0]_2 ;
  output \num_csn_reg[0]_3 ;
  output \num_csn_reg[0]_4 ;
  output \num_csn_reg[0]_5 ;
  output \num_csn_reg[0]_6 ;
  output \num_csn_reg[0]_7 ;
  output \num_csn_reg[6]_2 ;
  output \num_csn_reg[6]_3 ;
  output \num_csn_reg[0]_8 ;
  output \num_csn_reg[0]_9 ;
  output \num_csn_reg[0]_10 ;
  output [6:0]Q;
  input [4:0]button_IBUF;
  input [14:0]led_OBUF;
  input [0:0]SR;
  input [0:0]\clk_div_reg[10] ;
  input [6:0]D;

  wire [6:0]D;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [4:0]button_IBUF;
  wire [0:0]\clk_div_reg[10] ;
  wire [14:0]led_OBUF;
  wire [7:0]num_an_OBUF;
  wire \num_csn_reg[0]_0 ;
  wire \num_csn_reg[0]_1 ;
  wire \num_csn_reg[0]_10 ;
  wire \num_csn_reg[0]_2 ;
  wire \num_csn_reg[0]_3 ;
  wire \num_csn_reg[0]_4 ;
  wire \num_csn_reg[0]_5 ;
  wire \num_csn_reg[0]_6 ;
  wire \num_csn_reg[0]_7 ;
  wire \num_csn_reg[0]_8 ;
  wire \num_csn_reg[0]_9 ;
  wire \num_csn_reg[6]_0 ;
  wire \num_csn_reg[6]_1 ;
  wire \num_csn_reg[6]_2 ;
  wire \num_csn_reg[6]_3 ;
  (* RTL_KEEP = "yes" *) wire [3:0]out;

  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(out[3]),
        .I1(out[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[3]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h006A)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[3]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:0001,iSTATE0:0010,iSTATE1:0011,iSTATE2:0100,iSTATE3:0101,iSTATE4:0110,iSTATE5:0111,iSTATE6:1000,iSTATE7:0000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(out[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0001,iSTATE0:0010,iSTATE1:0011,iSTATE2:0100,iSTATE3:0101,iSTATE4:0110,iSTATE5:0111,iSTATE6:1000,iSTATE7:0000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(out[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0001,iSTATE0:0010,iSTATE1:0011,iSTATE2:0100,iSTATE3:0101,iSTATE4:0110,iSTATE5:0111,iSTATE6:1000,iSTATE7:0000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(out[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "iSTATE:0001,iSTATE0:0010,iSTATE1:0011,iSTATE2:0100,iSTATE3:0101,iSTATE4:0110,iSTATE5:0111,iSTATE6:1000,iSTATE7:0000" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(out[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    \num_an_OBUF[0]_inst_i_1 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[2]),
        .O(num_an_OBUF[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \num_an_OBUF[1]_inst_i_1 
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[2]),
        .O(num_an_OBUF[1]));
  LUT4 #(
    .INIT(16'hFFBE)) 
    \num_an_OBUF[2]_inst_i_1 
       (.I0(out[3]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .O(num_an_OBUF[2]));
  LUT3 #(
    .INIT(8'hFE)) 
    \num_an_OBUF[3]_inst_i_1 
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .O(num_an_OBUF[3]));
  LUT4 #(
    .INIT(16'hFBFE)) 
    \num_an_OBUF[4]_inst_i_1 
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(num_an_OBUF[4]));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \num_an_OBUF[5]_inst_i_1 
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(num_an_OBUF[5]));
  LUT4 #(
    .INIT(16'hBFFE)) 
    \num_an_OBUF[6]_inst_i_1 
       (.I0(out[3]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .O(num_an_OBUF[6]));
  LUT4 #(
    .INIT(16'h00FE)) 
    \num_an_OBUF[7]_inst_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(out[3]),
        .O(num_an_OBUF[7]));
  LUT3 #(
    .INIT(8'hE5)) 
    \num_csn[6]_i_14 
       (.I0(led_OBUF[13]),
        .I1(led_OBUF[3]),
        .I2(led_OBUF[12]),
        .O(\num_csn_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \num_csn[6]_i_16 
       (.I0(button_IBUF[0]),
        .I1(led_OBUF[13]),
        .I2(led_OBUF[12]),
        .I3(led_OBUF[0]),
        .O(\num_csn_reg[6]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_csn[6]_i_18 
       (.I0(led_OBUF[2]),
        .I1(led_OBUF[12]),
        .I2(led_OBUF[13]),
        .O(\num_csn_reg[6]_2 ));
  LUT3 #(
    .INIT(8'h08)) 
    \num_csn[6]_i_20 
       (.I0(led_OBUF[1]),
        .I1(led_OBUF[12]),
        .I2(led_OBUF[13]),
        .O(\num_csn_reg[6]_3 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \num_csn[6]_i_58 
       (.I0(led_OBUF[12]),
        .I1(led_OBUF[14]),
        .I2(led_OBUF[13]),
        .O(\num_csn_reg[0]_8 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \num_csn[6]_i_60 
       (.I0(button_IBUF[3]),
        .I1(led_OBUF[13]),
        .I2(led_OBUF[12]),
        .O(\num_csn_reg[0]_6 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \num_csn[6]_i_64 
       (.I0(led_OBUF[12]),
        .I1(led_OBUF[11]),
        .I2(led_OBUF[13]),
        .O(\num_csn_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \num_csn[6]_i_66 
       (.I0(button_IBUF[2]),
        .I1(led_OBUF[13]),
        .I2(led_OBUF[12]),
        .I3(led_OBUF[8]),
        .O(\num_csn_reg[0]_3 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \num_csn[6]_i_68 
       (.I0(led_OBUF[13]),
        .I1(led_OBUF[12]),
        .I2(led_OBUF[10]),
        .O(\num_csn_reg[0]_5 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \num_csn[6]_i_70 
       (.I0(led_OBUF[13]),
        .I1(led_OBUF[12]),
        .I2(led_OBUF[9]),
        .O(\num_csn_reg[0]_4 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \num_csn[6]_i_72 
       (.I0(led_OBUF[12]),
        .I1(led_OBUF[7]),
        .I2(led_OBUF[13]),
        .O(\num_csn_reg[0]_10 ));
  LUT4 #(
    .INIT(16'hF8C8)) 
    \num_csn[6]_i_74 
       (.I0(button_IBUF[1]),
        .I1(led_OBUF[13]),
        .I2(led_OBUF[12]),
        .I3(led_OBUF[4]),
        .O(\num_csn_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \num_csn[6]_i_76 
       (.I0(led_OBUF[13]),
        .I1(led_OBUF[12]),
        .I2(led_OBUF[6]),
        .O(\num_csn_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \num_csn[6]_i_78 
       (.I0(led_OBUF[13]),
        .I1(led_OBUF[12]),
        .I2(led_OBUF[5]),
        .O(\num_csn_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h20)) 
    \num_csn[6]_i_97 
       (.I0(led_OBUF[13]),
        .I1(led_OBUF[12]),
        .I2(button_IBUF[4]),
        .O(\num_csn_reg[0]_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_csn_reg[0] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_csn_reg[1] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_csn_reg[2] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_csn_reg[3] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_csn_reg[4] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_csn_reg[5] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \num_csn_reg[6] 
       (.C(\clk_div_reg[10] ),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module Ram_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [10:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [10:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  Ram_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[17:0]),
        .douta(douta[17:0]),
        .wea(wea));
  Ram_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[31:18]),
        .douta(douta[31:18]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module Ram_blk_mem_gen_prim_width
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [17:0]douta;
  input clka;
  input [10:0]addra;
  input [17:0]dina;
  input [0:0]wea;

  wire [10:0]addra;
  wire clka;
  wire [17:0]dina;
  wire [17:0]douta;
  wire [0:0]wea;

  Ram_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module Ram_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [13:0]douta;
  input clka;
  input [10:0]addra;
  input [13:0]dina;
  input [0:0]wea;

  wire [10:0]addra;
  wire clka;
  wire [13:0]dina;
  wire [13:0]douta;
  wire [0:0]wea;

  Ram_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module Ram_blk_mem_gen_prim_wrapper
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [17:0]douta;
  input clka;
  input [10:0]addra;
  input [17:0]dina;
  input [0:0]wea;

  wire [10:0]addra;
  wire clka;
  wire [17:0]dina;
  wire [17:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[16:9],dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,dina[17],dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],douta[16:9],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],douta[17],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module Ram_blk_mem_gen_prim_wrapper__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [13:0]douta;
  input clka;
  input [10:0]addra;
  input [13:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [10:0]addra;
  wire clka;
  wire [13:0]dina;
  wire [13:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[13:7],1'b0,dina[6:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_20 ,douta[13:7],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta[6:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module Ram_blk_mem_gen_top
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [10:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [10:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  Ram_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     5.349 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "Ram.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_WIDTH_A = "32" *) 
(* C_READ_WIDTH_B = "32" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "2048" *) (* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module Ram_blk_mem_gen_v8_4_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  Ram_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module Ram_blk_mem_gen_v8_4_1_synth
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [10:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [10:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  Ram_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDR_WIDTH = "11" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "2048" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "artix7" *) (* C_HAS_CLK = "0" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "0" *) (* C_HAS_QSPO_CE = "0" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "1" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "Rom.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "32" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module Rom__dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [10:0]a;
  input [31:0]d;
  input [10:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [31:0]spo;
  output [31:0]dpo;
  output [31:0]qspo;
  output [31:0]qdpo;

  wire \<const0> ;
  wire [10:0]a;
  wire [31:1]\^spo ;

  assign dpo[31] = \<const0> ;
  assign dpo[30] = \<const0> ;
  assign dpo[29] = \<const0> ;
  assign dpo[28] = \<const0> ;
  assign dpo[27] = \<const0> ;
  assign dpo[26] = \<const0> ;
  assign dpo[25] = \<const0> ;
  assign dpo[24] = \<const0> ;
  assign dpo[23] = \<const0> ;
  assign dpo[22] = \<const0> ;
  assign dpo[21] = \<const0> ;
  assign dpo[20] = \<const0> ;
  assign dpo[19] = \<const0> ;
  assign dpo[18] = \<const0> ;
  assign dpo[17] = \<const0> ;
  assign dpo[16] = \<const0> ;
  assign dpo[15] = \<const0> ;
  assign dpo[14] = \<const0> ;
  assign dpo[13] = \<const0> ;
  assign dpo[12] = \<const0> ;
  assign dpo[11] = \<const0> ;
  assign dpo[10] = \<const0> ;
  assign dpo[9] = \<const0> ;
  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[31] = \<const0> ;
  assign qdpo[30] = \<const0> ;
  assign qdpo[29] = \<const0> ;
  assign qdpo[28] = \<const0> ;
  assign qdpo[27] = \<const0> ;
  assign qdpo[26] = \<const0> ;
  assign qdpo[25] = \<const0> ;
  assign qdpo[24] = \<const0> ;
  assign qdpo[23] = \<const0> ;
  assign qdpo[22] = \<const0> ;
  assign qdpo[21] = \<const0> ;
  assign qdpo[20] = \<const0> ;
  assign qdpo[19] = \<const0> ;
  assign qdpo[18] = \<const0> ;
  assign qdpo[17] = \<const0> ;
  assign qdpo[16] = \<const0> ;
  assign qdpo[15] = \<const0> ;
  assign qdpo[14] = \<const0> ;
  assign qdpo[13] = \<const0> ;
  assign qdpo[12] = \<const0> ;
  assign qdpo[11] = \<const0> ;
  assign qdpo[10] = \<const0> ;
  assign qdpo[9] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[31] = \<const0> ;
  assign qspo[30] = \<const0> ;
  assign qspo[29] = \<const0> ;
  assign qspo[28] = \<const0> ;
  assign qspo[27] = \<const0> ;
  assign qspo[26] = \<const0> ;
  assign qspo[25] = \<const0> ;
  assign qspo[24] = \<const0> ;
  assign qspo[23] = \<const0> ;
  assign qspo[22] = \<const0> ;
  assign qspo[21] = \<const0> ;
  assign qspo[20] = \<const0> ;
  assign qspo[19] = \<const0> ;
  assign qspo[18] = \<const0> ;
  assign qspo[17] = \<const0> ;
  assign qspo[16] = \<const0> ;
  assign qspo[15] = \<const0> ;
  assign qspo[14] = \<const0> ;
  assign qspo[13] = \<const0> ;
  assign qspo[12] = \<const0> ;
  assign qspo[11] = \<const0> ;
  assign qspo[10] = \<const0> ;
  assign qspo[9] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7] = \<const0> ;
  assign qspo[6] = \<const0> ;
  assign qspo[5] = \<const0> ;
  assign qspo[4] = \<const0> ;
  assign qspo[3] = \<const0> ;
  assign qspo[2] = \<const0> ;
  assign qspo[1] = \<const0> ;
  assign qspo[0] = \<const0> ;
  assign spo[31:1] = \^spo [31:1];
  assign spo[0] = \^spo [1];
  GND GND
       (.G(\<const0> ));
  Rom__dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .spo(\^spo ));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_rom" *) 
module Rom__dist_mem_gen_v8_0_12_rom
   (spo,
    a);
  output [30:0]spo;
  input [10:0]a;

  wire [10:0]a;
  wire [30:0]spo;
  wire \spo[0]_INST_0_i_1_n_0 ;
  wire \spo[10]_INST_0_i_1_n_0 ;
  wire \spo[10]_INST_0_i_2_n_0 ;
  wire \spo[11]_INST_0_i_1_n_0 ;
  wire \spo[11]_INST_0_i_2_n_0 ;
  wire \spo[12]_INST_0_i_1_n_0 ;
  wire \spo[12]_INST_0_i_2_n_0 ;
  wire \spo[13]_INST_0_i_1_n_0 ;
  wire \spo[13]_INST_0_i_2_n_0 ;
  wire \spo[14]_INST_0_i_1_n_0 ;
  wire \spo[14]_INST_0_i_2_n_0 ;
  wire \spo[15]_INST_0_i_1_n_0 ;
  wire \spo[15]_INST_0_i_2_n_0 ;
  wire \spo[16]_INST_0_i_1_n_0 ;
  wire \spo[16]_INST_0_i_2_n_0 ;
  wire \spo[17]_INST_0_i_1_n_0 ;
  wire \spo[17]_INST_0_i_2_n_0 ;
  wire \spo[18]_INST_0_i_1_n_0 ;
  wire \spo[18]_INST_0_i_2_n_0 ;
  wire \spo[19]_INST_0_i_1_n_0 ;
  wire \spo[19]_INST_0_i_2_n_0 ;
  wire \spo[20]_INST_0_i_1_n_0 ;
  wire \spo[20]_INST_0_i_2_n_0 ;
  wire \spo[21]_INST_0_i_1_n_0 ;
  wire \spo[21]_INST_0_i_2_n_0 ;
  wire \spo[22]_INST_0_i_1_n_0 ;
  wire \spo[22]_INST_0_i_2_n_0 ;
  wire \spo[23]_INST_0_i_1_n_0 ;
  wire \spo[23]_INST_0_i_2_n_0 ;
  wire \spo[24]_INST_0_i_1_n_0 ;
  wire \spo[24]_INST_0_i_2_n_0 ;
  wire \spo[25]_INST_0_i_1_n_0 ;
  wire \spo[26]_INST_0_i_1_n_0 ;
  wire \spo[26]_INST_0_i_2_n_0 ;
  wire \spo[27]_INST_0_i_1_n_0 ;
  wire \spo[28]_INST_0_i_1_n_0 ;
  wire \spo[28]_INST_0_i_2_n_0 ;
  wire \spo[2]_INST_0_i_1_n_0 ;
  wire \spo[30]_INST_0_i_1_n_0 ;
  wire \spo[30]_INST_0_i_2_n_0 ;
  wire \spo[30]_INST_0_i_3_n_0 ;
  wire \spo[31]_INST_0_i_1_n_0 ;
  wire \spo[31]_INST_0_i_2_n_0 ;
  wire \spo[31]_INST_0_i_3_n_0 ;
  wire \spo[3]_INST_0_i_1_n_0 ;
  wire \spo[4]_INST_0_i_1_n_0 ;
  wire \spo[4]_INST_0_i_2_n_0 ;
  wire \spo[5]_INST_0_i_1_n_0 ;
  wire \spo[5]_INST_0_i_2_n_0 ;
  wire \spo[6]_INST_0_i_1_n_0 ;
  wire \spo[7]_INST_0_i_1_n_0 ;
  wire \spo[7]_INST_0_i_2_n_0 ;
  wire \spo[8]_INST_0_i_1_n_0 ;
  wire \spo[8]_INST_0_i_2_n_0 ;
  wire \spo[9]_INST_0_i_1_n_0 ;
  wire \spo[9]_INST_0_i_2_n_0 ;

  LUT6 #(
    .INIT(64'h07FFFFFF00000000)) 
    \spo[0]_INST_0 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[4]),
        .I4(a[5]),
        .I5(\spo[0]_INST_0_i_1_n_0 ),
        .O(spo[0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \spo[0]_INST_0_i_1 
       (.I0(a[7]),
        .I1(a[10]),
        .I2(a[9]),
        .I3(a[6]),
        .I4(a[8]),
        .O(\spo[0]_INST_0_i_1_n_0 ));
  MUXF7 \spo[10]_INST_0 
       (.I0(\spo[10]_INST_0_i_1_n_0 ),
        .I1(\spo[10]_INST_0_i_2_n_0 ),
        .O(spo[9]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hA400AA00CA00FA00)) 
    \spo[10]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[10]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0007000060000000)) 
    \spo[10]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[1]),
        .O(\spo[10]_INST_0_i_2_n_0 ));
  MUXF7 \spo[11]_INST_0 
       (.I0(\spo[11]_INST_0_i_1_n_0 ),
        .I1(\spo[11]_INST_0_i_2_n_0 ),
        .O(spo[10]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h0000000024008000)) 
    \spo[11]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[3]),
        .I5(a[0]),
        .O(\spo[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5570377700000000)) 
    \spo[11]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[1]),
        .I5(\spo[0]_INST_0_i_1_n_0 ),
        .O(\spo[11]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spo[12]_INST_0 
       (.I0(\spo[12]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[12]_INST_0_i_2_n_0 ),
        .O(spo[11]));
  LUT6 #(
    .INIT(64'h0560000000070000)) 
    \spo[12]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[12]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800200000000000)) 
    \spo[12]_INST_0_i_2 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[12]_INST_0_i_2_n_0 ));
  MUXF7 \spo[13]_INST_0 
       (.I0(\spo[13]_INST_0_i_1_n_0 ),
        .I1(\spo[13]_INST_0_i_2_n_0 ),
        .O(spo[12]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h7D620000802A0000)) 
    \spo[13]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[13]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008480)) 
    \spo[13]_INST_0_i_2 
       (.I0(a[3]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[4]),
        .O(\spo[13]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4055400000000000)) 
    \spo[14]_INST_0 
       (.I0(a[4]),
        .I1(\spo[14]_INST_0_i_1_n_0 ),
        .I2(a[1]),
        .I3(a[0]),
        .I4(\spo[14]_INST_0_i_2_n_0 ),
        .I5(a[5]),
        .O(spo[13]));
  LUT3 #(
    .INIT(8'h04)) 
    \spo[14]_INST_0_i_1 
       (.I0(a[2]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[3]),
        .O(\spo[14]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hC020)) 
    \spo[14]_INST_0_i_2 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(\spo[0]_INST_0_i_1_n_0 ),
        .I3(a[3]),
        .O(\spo[14]_INST_0_i_2_n_0 ));
  MUXF7 \spo[15]_INST_0 
       (.I0(\spo[15]_INST_0_i_1_n_0 ),
        .I1(\spo[15]_INST_0_i_2_n_0 ),
        .O(spo[14]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hC000AE0018002C00)) 
    \spo[15]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h45200000004D0000)) 
    \spo[15]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[15]_INST_0_i_2_n_0 ));
  MUXF7 \spo[16]_INST_0 
       (.I0(\spo[16]_INST_0_i_1_n_0 ),
        .I1(\spo[16]_INST_0_i_2_n_0 ),
        .O(spo[15]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hADEA000088D80000)) 
    \spo[16]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15000000004D0000)) 
    \spo[16]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[16]_INST_0_i_2_n_0 ));
  MUXF7 \spo[17]_INST_0 
       (.I0(\spo[17]_INST_0_i_1_n_0 ),
        .I1(\spo[17]_INST_0_i_2_n_0 ),
        .O(spo[16]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h02400000CF280000)) 
    \spo[17]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[1]),
        .O(\spo[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h111900004F4C0000)) 
    \spo[17]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[1]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[17]_INST_0_i_2_n_0 ));
  MUXF7 \spo[18]_INST_0 
       (.I0(\spo[18]_INST_0_i_1_n_0 ),
        .I1(\spo[18]_INST_0_i_2_n_0 ),
        .O(spo[17]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hF800CC000C008400)) 
    \spo[18]_INST_0_i_1 
       (.I0(a[0]),
        .I1(a[4]),
        .I2(a[3]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05000000004D0000)) 
    \spo[18]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[18]_INST_0_i_2_n_0 ));
  MUXF7 \spo[19]_INST_0 
       (.I0(\spo[19]_INST_0_i_1_n_0 ),
        .I1(\spo[19]_INST_0_i_2_n_0 ),
        .O(spo[18]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h1000400000000000)) 
    \spo[19]_INST_0_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[3]),
        .I5(a[4]),
        .O(\spo[19]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5519000055DE0000)) 
    \spo[19]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[19]_INST_0_i_2_n_0 ));
  MUXF7 \spo[20]_INST_0 
       (.I0(\spo[20]_INST_0_i_1_n_0 ),
        .I1(\spo[20]_INST_0_i_2_n_0 ),
        .O(spo[19]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h16200000AD150000)) 
    \spo[20]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0547000075700000)) 
    \spo[20]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[20]_INST_0_i_2_n_0 ));
  MUXF7 \spo[21]_INST_0 
       (.I0(\spo[21]_INST_0_i_1_n_0 ),
        .I1(\spo[21]_INST_0_i_2_n_0 ),
        .O(spo[20]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h110001D500000000)) 
    \spo[21]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(\spo[0]_INST_0_i_1_n_0 ),
        .O(\spo[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5545000015080000)) 
    \spo[21]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[1]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[21]_INST_0_i_2_n_0 ));
  MUXF7 \spo[22]_INST_0 
       (.I0(\spo[22]_INST_0_i_1_n_0 ),
        .I1(\spo[22]_INST_0_i_2_n_0 ),
        .O(spo[21]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'hC0A40000D9D40000)) 
    \spo[22]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h151A000050510000)) 
    \spo[22]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[22]_INST_0_i_2_n_0 ));
  MUXF7 \spo[23]_INST_0 
       (.I0(\spo[23]_INST_0_i_1_n_0 ),
        .I1(\spo[23]_INST_0_i_2_n_0 ),
        .O(spo[22]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h80A10B5500000000)) 
    \spo[23]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(\spo[0]_INST_0_i_1_n_0 ),
        .O(\spo[23]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000004488CC84)) 
    \spo[23]_INST_0_i_2 
       (.I0(a[2]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[3]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[23]_INST_0_i_2_n_0 ));
  MUXF7 \spo[24]_INST_0 
       (.I0(\spo[24]_INST_0_i_1_n_0 ),
        .I1(\spo[24]_INST_0_i_2_n_0 ),
        .O(spo[23]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h9000000002050000)) 
    \spo[24]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[3]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[1]),
        .O(\spo[24]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5451000012800000)) 
    \spo[24]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[24]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spo[25]_INST_0 
       (.I0(\spo[30]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[25]_INST_0_i_1_n_0 ),
        .O(spo[24]));
  LUT6 #(
    .INIT(64'h800000000D350000)) 
    \spo[25]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[25]_INST_0_i_1_n_0 ));
  MUXF7 \spo[26]_INST_0 
       (.I0(\spo[26]_INST_0_i_1_n_0 ),
        .I1(\spo[26]_INST_0_i_2_n_0 ),
        .O(spo[25]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h0200000005150000)) 
    \spo[26]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(a[1]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1518000040010000)) 
    \spo[26]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[26]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spo[27]_INST_0 
       (.I0(\spo[30]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[27]_INST_0_i_1_n_0 ),
        .O(spo[26]));
  LUT6 #(
    .INIT(64'h8400080000001000)) 
    \spo[27]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[2]),
        .I5(a[1]),
        .O(\spo[27]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \spo[28]_INST_0 
       (.I0(\spo[30]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[28]_INST_0_i_1_n_0 ),
        .I3(a[0]),
        .I4(\spo[28]_INST_0_i_2_n_0 ),
        .I5(a[4]),
        .O(spo[27]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \spo[28]_INST_0_i_1 
       (.I0(a[3]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[2]),
        .I3(a[1]),
        .O(\spo[28]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \spo[28]_INST_0_i_2 
       (.I0(a[3]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[2]),
        .I3(a[1]),
        .O(\spo[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \spo[29]_INST_0 
       (.I0(\spo[30]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[31]_INST_0_i_2_n_0 ),
        .I3(a[0]),
        .I4(\spo[31]_INST_0_i_3_n_0 ),
        .I5(a[4]),
        .O(spo[28]));
  LUT5 #(
    .INIT(32'h45400000)) 
    \spo[2]_INST_0 
       (.I0(a[4]),
        .I1(\spo[2]_INST_0_i_1_n_0 ),
        .I2(a[0]),
        .I3(\spo[14]_INST_0_i_2_n_0 ),
        .I4(a[5]),
        .O(spo[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \spo[2]_INST_0_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(\spo[0]_INST_0_i_1_n_0 ),
        .I3(a[3]),
        .O(\spo[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \spo[30]_INST_0 
       (.I0(\spo[30]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[30]_INST_0_i_2_n_0 ),
        .I3(a[4]),
        .I4(\spo[30]_INST_0_i_3_n_0 ),
        .I5(a[0]),
        .O(spo[29]));
  LUT6 #(
    .INIT(64'h1540000018000000)) 
    \spo[30]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[30]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00201000)) 
    \spo[30]_INST_0_i_2 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(\spo[0]_INST_0_i_1_n_0 ),
        .I3(a[2]),
        .I4(a[1]),
        .O(\spo[30]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \spo[30]_INST_0_i_3 
       (.I0(a[3]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[2]),
        .I3(a[1]),
        .O(\spo[30]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \spo[31]_INST_0 
       (.I0(\spo[31]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[31]_INST_0_i_2_n_0 ),
        .I3(a[0]),
        .I4(\spo[31]_INST_0_i_3_n_0 ),
        .I5(a[4]),
        .O(spo[30]));
  LUT6 #(
    .INIT(64'h0540000018000000)) 
    \spo[31]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[31]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \spo[31]_INST_0_i_2 
       (.I0(a[3]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[2]),
        .I3(a[1]),
        .O(\spo[31]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \spo[31]_INST_0_i_3 
       (.I0(a[3]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[2]),
        .I3(a[1]),
        .O(\spo[31]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \spo[3]_INST_0 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(\spo[3]_INST_0_i_1_n_0 ),
        .I3(a[3]),
        .I4(a[0]),
        .I5(a[5]),
        .O(spo[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \spo[3]_INST_0_i_1 
       (.I0(a[8]),
        .I1(a[6]),
        .I2(a[9]),
        .I3(a[10]),
        .I4(a[7]),
        .I5(a[2]),
        .O(\spo[3]_INST_0_i_1_n_0 ));
  MUXF7 \spo[4]_INST_0 
       (.I0(\spo[4]_INST_0_i_1_n_0 ),
        .I1(\spo[4]_INST_0_i_2_n_0 ),
        .O(spo[3]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h821D5FD500000000)) 
    \spo[4]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(\spo[0]_INST_0_i_1_n_0 ),
        .O(\spo[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5553000045DC0000)) 
    \spo[4]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[4]_INST_0_i_2_n_0 ));
  MUXF7 \spo[5]_INST_0 
       (.I0(\spo[5]_INST_0_i_1_n_0 ),
        .I1(\spo[5]_INST_0_i_2_n_0 ),
        .O(spo[4]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h45C00000A0000000)) 
    \spo[5]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h45700000054F0000)) 
    \spo[5]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[2]),
        .O(\spo[5]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \spo[6]_INST_0 
       (.I0(\spo[6]_INST_0_i_1_n_0 ),
        .I1(a[5]),
        .I2(\spo[12]_INST_0_i_2_n_0 ),
        .O(spo[5]));
  LUT6 #(
    .INIT(64'h001000000C230000)) 
    \spo[6]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[6]_INST_0_i_1_n_0 ));
  MUXF7 \spo[7]_INST_0 
       (.I0(\spo[7]_INST_0_i_1_n_0 ),
        .I1(\spo[7]_INST_0_i_2_n_0 ),
        .O(spo[6]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h8C23119300000000)) 
    \spo[7]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(a[3]),
        .I5(\spo[0]_INST_0_i_1_n_0 ),
        .O(\spo[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h100001004000E000)) 
    \spo[7]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[2]),
        .I3(\spo[0]_INST_0_i_1_n_0 ),
        .I4(a[3]),
        .I5(a[1]),
        .O(\spo[7]_INST_0_i_2_n_0 ));
  MUXF7 \spo[8]_INST_0 
       (.I0(\spo[8]_INST_0_i_1_n_0 ),
        .I1(\spo[8]_INST_0_i_2_n_0 ),
        .O(spo[7]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h84470000B4300000)) 
    \spo[8]_INST_0_i_1 
       (.I0(a[2]),
        .I1(a[4]),
        .I2(a[0]),
        .I3(a[3]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[1]),
        .O(\spo[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040800480)) 
    \spo[8]_INST_0_i_2 
       (.I0(a[3]),
        .I1(\spo[0]_INST_0_i_1_n_0 ),
        .I2(a[2]),
        .I3(a[1]),
        .I4(a[0]),
        .I5(a[4]),
        .O(\spo[8]_INST_0_i_2_n_0 ));
  MUXF7 \spo[9]_INST_0 
       (.I0(\spo[9]_INST_0_i_1_n_0 ),
        .I1(\spo[9]_INST_0_i_2_n_0 ),
        .O(spo[8]),
        .S(a[5]));
  LUT6 #(
    .INIT(64'h22180000376A0000)) 
    \spo[9]_INST_0_i_1 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h044400001B9C0000)) 
    \spo[9]_INST_0_i_2 
       (.I0(a[4]),
        .I1(a[0]),
        .I2(a[1]),
        .I3(a[2]),
        .I4(\spo[0]_INST_0_i_1_n_0 ),
        .I5(a[3]),
        .O(\spo[9]_INST_0_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module Rom__dist_mem_gen_v8_0_12_synth
   (spo,
    a);
  output [30:0]spo;
  input [10:0]a;

  wire [10:0]a;
  wire [30:0]spo;

  Rom__dist_mem_gen_v8_0_12_rom \gen_rom.rom_inst 
       (.a(a),
        .spo(spo));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
