{
    "code": "module TopModule (\n    input wire clk,\n    input wire ar,\n    input wire d,\n    output reg q\n);\n\nalways @(posedge clk or posedge ar) begin\n    if (ar) begin\n        q <= 1'b0;\n    end else begin\n        q <= d;\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}