--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Daniel\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 518 paths analyzed, 95 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.078ns.
--------------------------------------------------------------------------------
Slack:                  15.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_mode_selector_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.743 - 0.736)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_mode_selector_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y53.SR      net (fanout=19)       3.170   M_reset_cond_out
    SLICE_X16Y53.CLK     Tsrck                 0.450   M_mode_selector_q
                                                       M_mode_selector_q
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.880ns logic, 3.170ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  16.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X9Y36.D3       net (fanout=2)        1.024   seg/ctr/M_ctr_q[7]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.D1      net (fanout=18)       1.276   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (1.038ns logic, 2.300ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_11 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11
    SLICE_X9Y36.D2       net (fanout=2)        0.978   seg/ctr/M_ctr_q[11]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.D1      net (fanout=18)       1.276   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.038ns logic, 2.254ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  16.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X9Y35.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X9Y35.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.751ns logic, 1.494ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack:                  16.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10
    SLICE_X9Y36.D1       net (fanout=2)        0.908   seg/ctr/M_ctr_q[10]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.D1      net (fanout=18)       1.276   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.038ns logic, 2.184ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  16.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X8Y36.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X9Y36.B4       net (fanout=1)        0.581   seg/ctr/Result[17]
    SLICE_X9Y36.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.875ns logic, 1.321ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  16.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X9Y35.B1       net (fanout=1)        0.729   seg/ctr/Result[12]
    SLICE_X9Y35.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.692ns logic, 1.466ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.DMUX     Topbd                 0.695   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X10Y33.A1      net (fanout=1)        0.944   seg/ctr/Result[3]
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.474ns logic, 1.672ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  16.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X9Y34.D2       net (fanout=1)        0.757   seg/ctr/Result[10]
    SLICE_X9Y34.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.658ns logic, 1.491ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  16.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X11Y33.A1      net (fanout=2)        0.756   seg/ctr/M_ctr_q[3]
    SLICE_X11Y33.A       Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X9Y36.B2       net (fanout=18)       1.256   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X9Y36.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (1.108ns logic, 2.012ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y33.B3       net (fanout=2)        0.633   seg/ctr/M_ctr_q[5]
    SLICE_X8Y33.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X9Y35.D2       net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X9Y35.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.704ns logic, 1.396ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  16.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.095ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.DMUX     Tcind                 0.320   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X9Y36.C3       net (fanout=1)        0.566   seg/ctr/Result[15]
    SLICE_X9Y36.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15_rstpot
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.095ns (1.792ns logic, 1.303ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  16.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.323 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X10Y33.D3      net (fanout=1)        0.818   seg/ctr/Result[6]
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.541ns logic, 1.549ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  16.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X9Y36.D3       net (fanout=2)        1.024   seg/ctr/M_ctr_q[7]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.C2      net (fanout=18)       1.019   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (1.038ns logic, 2.043ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  16.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X9Y36.D3       net (fanout=2)        1.024   seg/ctr/M_ctr_q[7]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.C2       net (fanout=18)       0.996   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (1.062ns logic, 2.020ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X9Y36.D3       net (fanout=2)        1.024   seg/ctr/M_ctr_q[7]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.D2       net (fanout=18)       0.994   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2_rstpot
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.062ns logic, 2.018ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  16.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.BMUX     Tcinb                 0.310   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X9Y35.C1       net (fanout=1)        0.544   seg/ctr/Result[13]
    SLICE_X9Y35.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.782ns logic, 1.281ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  16.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X9Y34.B1       net (fanout=1)        0.729   seg/ctr/Result[8]
    SLICE_X9Y34.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.599ns logic, 1.463ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  16.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.320 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y33.B3       net (fanout=2)        0.633   seg/ctr/M_ctr_q[5]
    SLICE_X8Y33.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X8Y36.BMUX     Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X9Y36.B4       net (fanout=1)        0.581   seg/ctr/Result[17]
    SLICE_X9Y36.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (1.828ns logic, 1.223ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  16.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X11Y33.A1      net (fanout=2)        0.756   seg/ctr/M_ctr_q[3]
    SLICE_X11Y33.A       Tilo                  0.259   seg/ctr/Mcount_M_ctr_q_val3
                                                       seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X9Y34.B2       net (fanout=18)       1.171   seg/ctr/Mcount_M_ctr_q_val3
    SLICE_X9Y34.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_8_rstpot
                                                       seg/ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.108ns logic, 1.927ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.035ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.323 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_11 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11
    SLICE_X9Y36.D2       net (fanout=2)        0.978   seg/ctr/M_ctr_q[11]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.C2      net (fanout=18)       1.019   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.038ns logic, 1.997ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.036ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_11 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11
    SLICE_X9Y36.D2       net (fanout=2)        0.978   seg/ctr/M_ctr_q[11]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.C2       net (fanout=18)       0.996   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (1.062ns logic, 1.974ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.196 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_11 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11
    SLICE_X9Y36.D2       net (fanout=2)        0.978   seg/ctr/M_ctr_q[11]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.D2       net (fanout=18)       0.994   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2_rstpot
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (1.062ns logic, 1.972ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_12 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.023ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_12 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.430   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12
    SLICE_X9Y33.B1       net (fanout=2)        0.951   seg/ctr/M_ctr_q[12]
    SLICE_X9Y33.B        Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X9Y36.A1       net (fanout=18)       1.010   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X9Y36.CLK      Tas                   0.373   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.023ns (1.062ns logic, 1.961ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  16.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.013ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.322 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y33.B3       net (fanout=2)        0.633   seg/ctr/M_ctr_q[5]
    SLICE_X8Y33.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X8Y35.AMUX     Tcina                 0.220   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X9Y35.B1       net (fanout=1)        0.729   seg/ctr/Result[12]
    SLICE_X9Y35.CLK      Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (1.645ns logic, 1.368ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  16.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.324 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X8Y33.B3       net (fanout=2)        0.633   seg/ctr/M_ctr_q[5]
    SLICE_X8Y33.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.CMUX     Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X9Y34.D2       net (fanout=1)        0.757   seg/ctr/Result[10]
    SLICE_X9Y34.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (1.611ns logic, 1.393ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X9Y36.D3       net (fanout=2)        1.024   seg/ctr/M_ctr_q[7]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.B3      net (fanout=18)       0.925   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (1.038ns logic, 1.949ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.323 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10
    SLICE_X9Y36.D1       net (fanout=2)        0.908   seg/ctr/M_ctr_q[10]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.C2      net (fanout=18)       1.019   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X10Y33.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (1.038ns logic, 1.927ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  16.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1
    SLICE_X8Y32.B1       net (fanout=2)        0.728   seg/ctr/M_ctr_q[1]
    SLICE_X8Y32.COUT     Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[1]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X8Y33.COUT     Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X8Y34.BMUX     Tcinb                 0.310   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X9Y34.C1       net (fanout=1)        0.544   seg/ctr/Result[9]
    SLICE_X9Y34.CLK      Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_9_rstpot
                                                       seg/ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (1.689ns logic, 1.278ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  16.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.966ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10
    SLICE_X9Y36.D1       net (fanout=2)        0.908   seg/ctr/M_ctr_q[10]
    SLICE_X9Y36.D        Tilo                  0.259   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.C2       net (fanout=18)       0.996   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X9Y33.CLK      Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_1_rstpot
                                                       seg/ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (1.062ns logic, 1.904ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_mode_selector_q/CLK
  Logical resource: M_mode_selector_q/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X9Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X9Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X9Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X9Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X9Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X9Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X9Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X9Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X9Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X9Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X9Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.078|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 518 paths, 0 nets, and 144 connections

Design statistics:
   Minimum period:   4.078ns{1}   (Maximum frequency: 245.218MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 17 11:01:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



