<html lang="en-US">
<head>
<meta content="IE=edge" http-equiv="X-UA-Compatible" />
<meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
<title>Features</title>
<meta content="Features" name="title_original" />
<link href="../../../rhstylemapping.css" rel="stylesheet" type="text/css" />
<link href="../User_Guide.css" rel="stylesheet" type="text/css" />
<link href="../../../editstyle.css" rel="stylesheet" type="text/css" /><script type="text/javascript" language="JavaScript">
//<![CDATA[
function reDo() {
  if (innerWidth != origWidth || innerHeight != origHeight)
     location.reload();
}
if ((parseInt(navigator.appVersion) == 4) && (navigator.appName == "Netscape")) {
	origWidth = innerWidth;
	origHeight = innerHeight;
	onresize = reDo;
}
onerror = null; 
//]]>
</script>
<style type="text/css">
<!--
div.WebHelpPopupMenu { position:absolute;
left:0px;
top:0px;
z-index:4;
visibility:hidden; }
p.WebHelpNavBar { text-align:right; }
-->
</style>
 <meta name="generator" content="Adobe FrameMaker v17.0" />
<script type="text/javascript" src="../../../template/scripts/rh.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/common.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/topic.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/constants.js"></script>
<script type="text/javascript" src="../../../template/scripts/utils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhutils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhlang.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhver.js"></script>
<script type="text/javascript" src="../../../template/scripts/settings.js"></script>
<script type="text/javascript" src="../../../template/scripts/XmlJsReader.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadparentdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadscreen.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadprojdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhtopic.js"></script>
 <link rel="stylesheet" type="text/css" href="../../../template/styles/topic.min.css">
<script type="text/javascript" >
gRootRelPath = "../../..";
gCommonRootRelPath = "../../..";
gTopicId = "3.1.0_1";
</script>
 <meta name="brsprev" value="Ncore_3_Online_Documentation/User_Guide/Introduction_to_Ncore/Introduction_to_Ncore.htm">
 <meta name="brsnext" value="Ncore_3_Online_Documentation/User_Guide/Introduction_to_Ncore/The_Project_File.htm">
 <meta name="topic-breadcrumbs" content="User Guide > Introduction" />
</head>
<body dir="ltr">
<script type="text/javascript" src="../../../ehlpdhtm.js"></script>
<div><p class="Heading1" id="1032533"><a id="1014_Heading1_1032533" name="1014_Heading1_1032533"></a>1.1 Features</p><p class="Body" id="1036130">Ncore supports an extensive feature set and configurability options to optimize SoCs across a wide gamut of performance, power, bandwidth, and application requirements.</p><p class="Body" id="1036132"> The Ncore features include&#x3A; </p><p class="Bullet_1" id="1036134"><span class="BulletSymbol">&#x2022; </span>Up to 64 (CAIU) coherent ports supporting either AMBA CHI&#x2D;E, AMBA CHI&#x2D;B or AMBA ACE protocols</p><p class="Bullet_1" id="1036185"><span class="BulletSymbol">&#x2022; </span>Configurable distributed Snoop Filters (SF)</p><p class="Bullet_1" id="1036190"><span class="BulletSymbol">&#x2022; </span>Up to 64 (NCAIU) configurable as IO coherent ACE&#x2D;Lite ports, or non&#x2D;coherent AXI4 ports (AXI4 with Proxy cache option)</p><p class="Bullet_1" id="1036195"><span class="BulletSymbol">&#x2022; </span>Up to 16 (DMI) memory ports, supporting AXI4,  address interleaving and System Memory Cache &#47; Scratchpad options</p><p class="Bullet_1" id="1036200"><span class="BulletSymbol">&#x2022; </span>Up to 16 (DII) peripheral ports supporting AXI4</p><p class="Bullet_1" id="1036205"><span class="BulletSymbol">&#x2022; </span>Up to 16 (DCE) directory ports for coherency control</p><p class="Bullet_1" id="1036210"><span class="BulletSymbol">&#x2022; </span>Configuration Space Registers (CSR) accessed as an Ncore3 DII, and optionally an AMBA APB interface externally</p><p class="Bullet_1" id="1036215"><span class="BulletSymbol">&#x2022; </span>Configurable memory map options, supporting DMI interleaving and run&#x2D;time options</p><p class="Bullet_1" id="1036220"><span class="BulletSymbol">&#x2022; </span>Boot region configuration and remap</p><p class="Bullet_1" id="1037052"><span class="BulletSymbol">&#x2022; </span>DCEs, DMIs and groups of initiators can interleave with each other,  dramatically reducing the network connectivity</p><p class="Bullet_1" id="1036225"><span class="BulletSymbol">&#x2022; </span>Support for ASIL Functional Safety standards</p><p class="Bullet_1" id="1036230"><span class="BulletSymbol">&#x2022; </span>Error reporting</p><p class="Bullet_1" id="1036235"><span class="BulletSymbol">&#x2022; </span>Performance monitors for latency, bandwidth and debug</p><p class="Bullet_1" id="1036240"><span class="BulletSymbol">&#x2022; </span>Multiple clock domains</p><p class="Bullet_1" id="1036245"><span class="BulletSymbol">&#x2022; </span>Highly configurable proprietary coherent interconnect topology</p><p class="Bullet_1" id="1036250"><span class="BulletSymbol">&#x2022; </span>Configurable number of networks (3 or 4), and data network widths (64, 128 and 256 bit data)</p><p class="Bullet_1" id="1036256"><span class="BulletSymbol">&#x2022; </span>Topology can be selected and optimized per network, interactively in Maestro</p><p class="Bullet_1" id="1036261"><span class="BulletSymbol">&#x2022; </span>High performance, scalable solution</p><p class="Body" id="1036151"><br/></p><p class="Body" id="1036152">Maestro exports include&#x3A;</p><p class="Bullet_1" id="1036154"><span class="BulletSymbol">&#x2022; </span>Verilog RTL and SDC timing constraints</p><p class="Bullet_1" id="1036155"><span class="BulletSymbol">&#x2022; </span>Example Synthesis scripts</p><p class="Bullet_1" id="1036156"><span class="BulletSymbol">&#x2022; </span>Extensible UVM test environment</p><p class="Bullet_1" id="1036157"><span class="BulletSymbol">&#x2022; </span>System C models</p><p class="Bullet_1" id="1036158"><span class="BulletSymbol">&#x2022; </span>IP&#x2D;XACT</p><p class="Bullet_1" id="1036283"><span class="BulletSymbol">&#x2022; </span>CSR space register documentation</p></div>
</body>
</html>