// Seed: 1613160544
module module_0 ();
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  inout tri id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  assign id_2#(
      .id_1(-1),
      .id_1(1)
  ) = -1;
  wire id_4;
endmodule
module module_2 (
    input  wand  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    output wor   id_6
);
endmodule
module module_3 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri id_5,
    input wand id_6,
    input tri id_7,
    input supply0 id_8,
    input supply1 id_9
);
  assign id_2 = 1'b0 ? id_3 : 'b0 - id_1 - 1;
  module_2 modCall_1 (
      id_7,
      id_2,
      id_1,
      id_9,
      id_9,
      id_6,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
