Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jul 18 16:53:11 2020
| Host         : DESKTOP-DT3LPHO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dtw_2F_32bit_256x256_control_sets_placed.rpt
| Design       : dtw_2F_32bit_256x256
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             166 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  Clock Signal  |                                     Enable Signal                                     |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | en_IBUF                                                                               | rst_IBUF                                |                2 |              4 |
|  clk_IBUF_BUFG | memory_controller_inst/memory_address_generator_inst/row_counter[8]_i_1_n_0           | rst_IBUF                                |                6 |              9 |
|  clk_IBUF_BUFG | memory_controller_inst/memory_address_generator_inst/state4_column_counter[8]_i_1_n_0 | rst_IBUF                                |                4 |              9 |
|  clk_IBUF_BUFG | memory_controller_inst/memory_address_generator_inst/even_addrb[7]_i_1_n_0            | rst_IBUF                                |               10 |             16 |
|  clk_IBUF_BUFG |                                                                                       | rst_IBUF                                |               40 |             72 |
|  clk_IBUF_BUFG |                                                                                       |                                         |               28 |             84 |
|  clk_IBUF_BUFG | memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[3]_rep_1[0] | dtw_value_comp_inst/vector3[31]_i_1_n_0 |               51 |            128 |
+----------------+---------------------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+


