{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 20:37:59 2015 " "Info: Processing started: Thu Oct 29 20:37:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CommModem -c CommModem " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CommModem -c CommModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CommModem EP4CE75F23C8 " "Info: Selected device EP4CE75F23C8 for design \"CommModem\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Info: Device EP4CE15F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Info: Device EP4CE40F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Info: Device EP4CE30F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Info: Device EP4CE55F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Info: Device EP4CE115F23C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 249 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 251 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 253 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 255 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/10.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 257 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CommModem.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CommModem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -rise_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sys_clk\}\] -fall_to \[get_clocks \{ClkGen:cg\|clk_512\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -rise_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ClkGen:cg\|clk_512\}\] -fall_to \[get_clocks \{sys_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node sys_clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Desktop/code/CommModem.v" 5 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 242 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkGen:cg\|clk_8k  " "Info: Automatically promoted node ClkGen:cg\|clk_8k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkGen:cg\|clk_8k~0 " "Info: Destination node ClkGen:cg\|clk_8k~0" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Desktop/code/ClkGen.v" 18 -1 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkGen:cg|clk_8k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 185 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Desktop/code/ClkGen.v" 18 -1 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkGen:cg|clk_8k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 142 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkGen:cg\|clk_slow  " "Info: Automatically promoted node ClkGen:cg\|clk_slow " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkGen:cg\|clk_slow~0 " "Info: Destination node ClkGen:cg\|clk_slow~0" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Desktop/code/ClkGen.v" 20 -1 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkGen:cg|clk_slow~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 167 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Desktop/code/ClkGen.v" 20 -1 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkGen:cg|clk_slow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 143 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClkGen:cg\|clk_512  " "Info: Automatically promoted node ClkGen:cg\|clk_512 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClkGen:cg\|clk_512~0 " "Info: Destination node ClkGen:cg\|clk_512~0" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Desktop/code/ClkGen.v" 16 -1 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkGen:cg|clk_512~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 190 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Desktop/code/ClkGen.v" 16 -1 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ClkGen:cg|clk_512 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 140 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Info: Automatically promoted node reset~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Desktop/code/CommModem.v" 6 0 0 } } { "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/thinkpad/Desktop/code/" { { 0 { 0 ""} 0 241 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADRESET " "Warning: Node \"ADRESET\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADRESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BCLK " "Warning: Node \"BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CCLK " "Warning: Node \"CCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CI " "Warning: Node \"CI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLKIN " "Warning: Node \"CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CO " "Warning: Node \"CO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Warning: Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[0\] " "Warning: Node \"DBP1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[1\] " "Warning: Node \"DBP1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[2\] " "Warning: Node \"DBP1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[3\] " "Warning: Node \"DBP1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[4\] " "Warning: Node \"DBP1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[5\] " "Warning: Node \"DBP1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[6\] " "Warning: Node \"DBP1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP1\[7\] " "Warning: Node \"DBP1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[0\] " "Warning: Node \"DBP2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[1\] " "Warning: Node \"DBP2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[2\] " "Warning: Node \"DBP2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[3\] " "Warning: Node \"DBP2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[4\] " "Warning: Node \"DBP2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[5\] " "Warning: Node \"DBP2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[6\] " "Warning: Node \"DBP2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBP2\[7\] " "Warning: Node \"DBP2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBP2\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[0\] " "Warning: Node \"DDS_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[1\] " "Warning: Node \"DDS_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[2\] " "Warning: Node \"DDS_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[3\] " "Warning: Node \"DDS_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[4\] " "Warning: Node \"DDS_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[5\] " "Warning: Node \"DDS_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[6\] " "Warning: Node \"DDS_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDS_D\[7\] " "Warning: Node \"DDS_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDS_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DR " "Warning: Node \"DR\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DX " "Warning: Node \"DX\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DX" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENCA " "Warning: Node \"ENCA\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENCA" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENCB " "Warning: Node \"ENCB\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENCB" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FQ_UD " "Warning: Node \"FQ_UD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FQ_UD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSR " "Warning: Node \"FSR\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSX " "Warning: Node \"FSX\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FSX" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MCLK " "Warning: Node \"MCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PAM_CLK " "Warning: Node \"PAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[0\] " "Warning: Node \"TestD\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[10\] " "Warning: Node \"TestD\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[11\] " "Warning: Node \"TestD\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[12\] " "Warning: Node \"TestD\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[13\] " "Warning: Node \"TestD\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[14\] " "Warning: Node \"TestD\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[15\] " "Warning: Node \"TestD\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[1\] " "Warning: Node \"TestD\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[2\] " "Warning: Node \"TestD\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[3\] " "Warning: Node \"TestD\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[4\] " "Warning: Node \"TestD\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[5\] " "Warning: Node \"TestD\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[6\] " "Warning: Node \"TestD\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[7\] " "Warning: Node \"TestD\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[8\] " "Warning: Node \"TestD\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TestD\[9\] " "Warning: Node \"TestD\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TestD\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WRT1 " "Warning: Node \"WRT1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WRT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WRT2 " "Warning: Node \"WRT2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WRT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "W_CLK " "Warning: Node \"W_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "W_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[0\] " "Warning: Node \"com\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[1\] " "Warning: Node \"com\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[2\] " "Warning: Node \"com\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "com\[3\] " "Warning: Node \"com\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "com\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Warning: Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Warning: Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segClk " "Warning: Node \"segClk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segClk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segData " "Warning: Node \"segData\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/10.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "segData" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thinkpad/Desktop/code/CommModem.fit.smsg " "Info: Generated suppressed messages file C:/Users/thinkpad/Desktop/code/CommModem.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Info: Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 29 20:38:17 2015 " "Info: Processing ended: Thu Oct 29 20:38:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
