#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 10 12:18:16 2023
# Process ID: 3492
# Current directory: C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19440 C:\Users\gagan\OneDrive\Desktop\i2C protocol\i2C_Protocol_1.1\i2C_Protocol_1.1.xpr
# Log file: C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/vivado.log
# Journal file: C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.469 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.sim/sim_1/behav/xsim'
"xelab -wto 1db1a76fb7c04579bcb328827e49e33f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1db1a76fb7c04579bcb328827e49e33f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/gagan/OneDrive/Desktop/i2C -notrace
couldn't read file "C:/Users/gagan/OneDrive/Desktop/i2C": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 10 12:19:25 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {{C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.srcs/sim_1/imports/i2C_modified/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.srcs/sim_1/imports/i2C_modified/tb_behav.wcfg}
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = 1,scl = 1
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 0,scl = 1
sda = 1,scl = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1281.469 ; gain = 0.000
run 1200 ns
sda = 1,scl = 0
sda = 1,scl = 1
sda = 0,scl = 1
sda = 0,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 1,scl = 1
sda = 1,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = x,scl = 1
sda = x,scl = 0
sda = 0,scl = 1
sda = 0,scl = 0
sda = 0,scl = 1
sda = 1,scl = 1
sda = 1,scl = 0
$finish called at time : 2030 ns : File "C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.srcs/sim_1/new/tb.v" Line 69
save_wave_config {C:/Users/gagan/OneDrive/Desktop/i2C protocol/i2C_Protocol_1.1/i2C_Protocol_1.1.srcs/sim_1/imports/i2C_modified/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 12:21:49 2023...
