/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
/*
 * Copyright 2023 NXP
 */
#ifndef S32CC_GPR_NVMEM_H
#define S32CC_GPR_NVMEM_H

#define S32CC_GPR_LOCKSTEP_ENABLED_OFFSET	0x0

#define S32CC_GPR_CELL_SIZE			0x4

#endif
