    addi 1 r0 r1
    addi 3 r0 r2
    lsl r1 r2 r1
    addi 1 r0 r2
    and r1 r2 r1
    not r1 r1
    add 1 r1 r1
    halt