$comment
	File created using the following command:
		vcd file mux.msim.vcd -direction
$end
$date
	Wed May 11 09:55:55 2016
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module multiplexer4_1_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 2 % sel [1:0] $end
$var wire 1 & bitout $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - bitout~output_o $end
$var wire 1 . sel[1]~input_o $end
$var wire 1 / a~input_o $end
$var wire 1 0 sel[0]~input_o $end
$var wire 1 1 b~input_o $end
$var wire 1 2 Mux0~0_combout $end
$var wire 1 3 d~input_o $end
$var wire 1 4 c~input_o $end
$var wire 1 5 Mux0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
b0 %
1&
0'
1(
x)
1*
1+
1,
1-
0.
1/
00
01
12
13
04
15
$end
#10000
0!
1#
0/
14
02
05
0-
0&
#20000
b1 %
1!
0#
10
1/
04
#30000
0!
1#
0/
14
#40000
b11 %
b10 %
1!
0#
00
1.
1/
04
#50000
0!
1#
0/
14
15
1-
1&
#60000
b11 %
1!
0#
10
1/
04
12
05
0-
0&
15
1-
1&
#70000
0!
1#
0/
14
#80000
0$
b1 %
b0 %
0#
03
00
0.
04
02
05
0-
0&
#200000
