<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilasynth: VerilogExport.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilasynth
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">ILASynth: Template-based ILA Synthesis Engine</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_955a4fdfbcf52c69ed97221702f1d4ed.html">ilasynth</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">VerilogExport.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_verilog_export_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#ifndef __VERILOG_EXPORT_HPP_DEFINED__</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#define __VERILOG_EXPORT_HPP_DEFINED__</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="abstraction_8hpp.html">ilasynth/abstraction.hpp</a>&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="ast_8hpp.html">ilasynth/ast.hpp</a>&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="node_8hpp.html">ilasynth/ast/node.hpp</a>&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilasynth.html">ilasynth</a> {</div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structilasynth_1_1_vlg_export_config.html">   14</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structilasynth_1_1_vlg_export_config.html">VlgExportConfig</a> {</div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structilasynth_1_1_vlg_export_config.html#a95f9589d3332374d5151a9c847ba9eb7">   15</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structilasynth_1_1_vlg_export_config.html#a95f9589d3332374d5151a9c847ba9eb7">_extMem</a>;</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structilasynth_1_1_vlg_export_config.html#a8c4e34a0fe87b92d4eb8509381c42cc7">   16</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structilasynth_1_1_vlg_export_config.html#a8c4e34a0fe87b92d4eb8509381c42cc7">_fmodule</a>;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structilasynth_1_1_vlg_export_config.html#abf625b00566cb1a2fb652d0b64b74e6b">   17</a></span>&#160;  <a class="code" href="structilasynth_1_1_vlg_export_config.html#abf625b00566cb1a2fb652d0b64b74e6b">VlgExportConfig</a>(<span class="keywordtype">bool</span> ExternalMem = <span class="keyword">false</span>, <span class="keywordtype">bool</span> FunctionAsModule = <span class="keyword">true</span>)</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;      : <a class="code" href="structilasynth_1_1_vlg_export_config.html#a95f9589d3332374d5151a9c847ba9eb7">_extMem</a>(ExternalMem), <a class="code" href="structilasynth_1_1_vlg_export_config.html#a8c4e34a0fe87b92d4eb8509381c42cc7">_fmodule</a>(FunctionAsModule) {}</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;};</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">   21</a></span>&#160;<span class="keyword">typedef</span> std::string <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">   22</a></span>&#160;<span class="keyword">typedef</span> std::string <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a6ae23054f559cd279ece0ade1d527e13">   23</a></span>&#160;<span class="keyword">typedef</span> std::string <a class="code" href="namespaceilasynth.html#a6ae23054f559cd279ece0ade1d527e13">vlg_addr_t</a>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a16a782b1144e47822ce88870c728c814">   24</a></span>&#160;<span class="keyword">typedef</span> std::string <a class="code" href="namespaceilasynth.html#a16a782b1144e47822ce88870c728c814">vlg_data_t</a>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">   25</a></span>&#160;<span class="keyword">typedef</span> std::vector&lt;vlg_name_t&gt; <a class="code" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a4464465ce4277d5b4e1427e039814c58">   26</a></span>&#160;<span class="keyword">typedef</span> std::pair&lt;vlg_name_t, int&gt; <a class="code" href="namespaceilasynth.html#a4464465ce4277d5b4e1427e039814c58">vlg_sig_t</a>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">   27</a></span>&#160;<span class="keyword">typedef</span> std::vector&lt;vlg_sig_t&gt; <a class="code" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#ad8b79ec97848632bbb2ab55cdeb49dc9">   29</a></span>&#160;<span class="keyword">typedef</span> std::tuple&lt;vlg_stmt_t, vlg_stmt_t, vlg_stmt_t&gt; <a class="code" href="namespaceilasynth.html#ad8b79ec97848632bbb2ab55cdeb49dc9">vlg_ite_stmt_t</a>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#ae05f0d88c50b6239eea434f39e0a43b5">   30</a></span>&#160;<span class="keyword">typedef</span> std::vector&lt;vlg_ite_stmt_t&gt; <a class="code" href="namespaceilasynth.html#ae05f0d88c50b6239eea434f39e0a43b5">vlg_ite_stmts_t</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">typedef</span> std::pair&lt;vlg_name_t, vlg_sigs_t&gt;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#ab4313272b1dcc9bcd2fbfbefd5e40963">   32</a></span>&#160;    <a class="code" href="namespaceilasynth.html#ab4313272b1dcc9bcd2fbfbefd5e40963">vlg_per_mem_access_t</a>; <span class="comment">// intended for embedded memory (not external memory)</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">typedef</span> std::tuple&lt;vlg_name_t, int, int&gt;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a0b661eb12f0bce3268600c70e68500d7">   35</a></span>&#160;    <a class="code" href="namespaceilasynth.html#a0b661eb12f0bce3268600c70e68500d7">vlg_mem_t</a>; <span class="comment">// name addr_width data_width</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a79c3668fe90b93b3252096d0a28848de">   36</a></span>&#160;<span class="keyword">typedef</span> std::vector&lt;vlg_mem_t&gt; <a class="code" href="namespaceilasynth.html#a79c3668fe90b93b3252096d0a28848de">vlg_mems_t</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// This is an individual write.</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structilasynth_1_1mem__write__entry__t.html">   39</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structilasynth_1_1mem__write__entry__t.html">mem_write_entry_t</a> {</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structilasynth_1_1mem__write__entry__t.html#a5f3ca17f6f9c9aa6f772e5e7a9f9a9e4">   40</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> <a class="code" href="structilasynth_1_1mem__write__entry__t.html#a5f3ca17f6f9c9aa6f772e5e7a9f9a9e4">addr</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structilasynth_1_1mem__write__entry__t.html#a87740101773adf220ac32258f1ca46e1">   41</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> <a class="code" href="structilasynth_1_1mem__write__entry__t.html#a87740101773adf220ac32258f1ca46e1">data</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;};</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// This is a list of writes.</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#a6f1498ac5668cf433e1e6e74414a8535">   44</a></span>&#160;<span class="keyword">typedef</span> std::list&lt;mem_write_entry_t&gt; <a class="code" href="namespaceilasynth.html#a6f1498ac5668cf433e1e6e74414a8535">mem_write_entry_list_t</a>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#acf332db564d8a36ffd60e0d3064e1dd5">   45</a></span>&#160;<span class="keyword">typedef</span> std::list&lt;mem_write_entry_list_t&gt; <a class="code" href="namespaceilasynth.html#acf332db564d8a36ffd60e0d3064e1dd5">mem_write_entry_list_stack_t</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// This is the write and its associated condition.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structilasynth_1_1mem__write__t.html">   47</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structilasynth_1_1mem__write__t.html">mem_write_t</a> {</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structilasynth_1_1mem__write__t.html#a3ac7bc1ee86840e99e6a6aa49fc9222d">   48</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> <a class="code" href="structilasynth_1_1mem__write__t.html#a3ac7bc1ee86840e99e6a6aa49fc9222d">cond</a>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structilasynth_1_1mem__write__t.html#acdffd396d0bfdcd3996448a0e17bc295">   49</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a6f1498ac5668cf433e1e6e74414a8535">mem_write_entry_list_t</a> <a class="code" href="structilasynth_1_1mem__write__t.html#acdffd396d0bfdcd3996448a0e17bc295">writes</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;};</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// List of writes and associated conditions.</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">   52</a></span>&#160;<span class="keyword">typedef</span> std::list&lt;mem_write_t&gt; <a class="code" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;std::ostream&amp; <a class="code" href="namespaceilasynth.html#aba7848634b3a7a5d8f12f215fe132a39">operator&lt;&lt;</a>(std::ostream&amp; out, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1mem__write__entry__t.html">mem_write_entry_t</a>&amp; mwe);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;std::ostream&amp; <a class="code" href="namespaceilasynth.html#aba7848634b3a7a5d8f12f215fe132a39">operator&lt;&lt;</a>(std::ostream&amp; out, <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a6f1498ac5668cf433e1e6e74414a8535">mem_write_entry_list_t</a>&amp; mwel);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;std::ostream&amp; <a class="code" href="namespaceilasynth.html#aba7848634b3a7a5d8f12f215fe132a39">operator&lt;&lt;</a>(std::ostream&amp; out,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                         <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#acf332db564d8a36ffd60e0d3064e1dd5">mem_write_entry_list_stack_t</a>&amp; mwel);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;std::ostream&amp; <a class="code" href="namespaceilasynth.html#aba7848634b3a7a5d8f12f215fe132a39">operator&lt;&lt;</a>(std::ostream&amp; out, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1mem__write__t.html">mem_write_t</a>&amp; mw);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;std::ostream&amp; <a class="code" href="namespaceilasynth.html#aba7848634b3a7a5d8f12f215fe132a39">operator&lt;&lt;</a>(std::ostream&amp; out, <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a>&amp; mwl);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html">   61</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilasynth_1_1_verilog_export.html">VerilogExport</a> {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">typedef</span> std::unordered_map&lt;<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>*, <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>, decltype(&amp;<a class="code" href="namespaceilasynth.html#aafb709b8c84817671ef049c402911056">nodeHash</a>),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                             decltype(&amp;<a class="code" href="namespaceilasynth.html#a1f6f4c20c889ba767aa5e4d36821ec0e">nodeEqual</a>)&gt;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">   65</a></span>&#160;      <a class="code" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">vexpr_map_t</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a20ab29f23ebf9351dc47193df054225e">   68</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a20ab29f23ebf9351dc47193df054225e">moduleName</a>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a43b53b94f419ad0307f77ccb91f5efe3">   69</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a43b53b94f419ad0307f77ccb91f5efe3">clkName</a>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a0876e846294794336668528dee2c9036">   70</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a0876e846294794336668528dee2c9036">rstName</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a78bbed06555d3456fa0c3c0443c8e459">   72</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a78bbed06555d3456fa0c3c0443c8e459">inputs</a>; <span class="comment">// cinputs ? why?</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a6df1948f6f54ae640b3f5e08165e7b0e">   73</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a6df1948f6f54ae640b3f5e08165e7b0e">outputs</a>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#ab4176b5905162b39bedbcd6528bb35e9">   74</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#ab4176b5905162b39bedbcd6528bb35e9">mem_i</a>;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a3fe893dc95593320056bf2078e479d27">   75</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a3fe893dc95593320056bf2078e479d27">mem_o</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a59dcd4d8f4edc54e7c1ffaa13d61c479">   77</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a59dcd4d8f4edc54e7c1ffaa13d61c479">wires</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a648a403893d037aea3ebfbe3c829ed40">   78</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">vlg_sigs_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a648a403893d037aea3ebfbe3c829ed40">regs</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#ac2bbb74aa3888c05979d16362f63a5f6">   79</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a79c3668fe90b93b3252096d0a28848de">vlg_mems_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#ac2bbb74aa3888c05979d16362f63a5f6">mems</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a2dc42314a86670276b5415c62edc1d50">   81</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a2dc42314a86670276b5415c62edc1d50">init_stmts</a>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#afc86898dfa1caf240028e5a637e1741f">   82</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#afc86898dfa1caf240028e5a637e1741f">statements</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a4959e764ce1aeead0cfbdead8961064e">   83</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">vlg_stmts_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a4959e764ce1aeead0cfbdead8961064e">always_stmts</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <a class="code" href="namespaceilasynth.html#ae05f0d88c50b6239eea434f39e0a43b5">vlg_ite_stmts_t</a></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a21b1ac5616fe2c559b91c196a58a7431">   85</a></span>&#160;      <a class="code" href="classilasynth_1_1_verilog_export.html#a21b1ac5616fe2c559b91c196a58a7431">ite_stmts</a>;        <span class="comment">// this stmt is only used in sequential always block</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#abbbffbfa47906ba6c56450a69bf7b6c9">   86</a></span>&#160;  <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#abbbffbfa47906ba6c56450a69bf7b6c9">preheader</a>; <span class="comment">// For auxiliary definitions</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a56ccac4dcb60d7a74cbf2fe1289d846e">   88</a></span>&#160;  <a class="code" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">vexpr_map_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a56ccac4dcb60d7a74cbf2fe1289d846e">nmap</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#ab0163edbc3ccdc6e1fb2fc793d04a13e">   89</a></span>&#160;  <a class="code" href="namespaceilasynth.html#a97fd79e69e96e049450259ec72e702cd">rwmap_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#ab0163edbc3ccdc6e1fb2fc793d04a13e">notCache</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a7de45fad1dfdd89b32b54e3849c1163c">   91</a></span>&#160;  <a class="code" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a7de45fad1dfdd89b32b54e3849c1163c">current_writes</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a39b0f54621673afec6caf30348e9beda">   92</a></span>&#160;  <a class="code" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a39b0f54621673afec6caf30348e9beda">past_writes</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a21968eaaa1ac6c0c2fc94d3407aee4b5">get_width</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>* n);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a1ffc8ca488ae2ae9d43e46833474f998">add_input</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a842118a494fa1eb1ccf6d76bb4a41bdd">add_output</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a591bbfea72d1f27c96b426813f4abe3c">add_wire</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a7ce08f2fd4ddc819155459e1d5d23bfd">add_reg</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&amp; n, <span class="keywordtype">int</span> w);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#ade8f704c8b5a613155a6a9012d9865ee">add_mem</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a>&amp; n, <span class="keywordtype">int</span> addr_width, <span class="keywordtype">int</span> data_width);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#ad114dda05817f563f83dcd700de265c4">add_stmt</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>&amp; s);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a9245d1172a97685a76c1a7dd986a2b4b">add_always_stmt</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>&amp; s);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#aa92cae77b8c135a65360c879bd5b626e">add_init_stmt</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>&amp; s);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a263e1aa64d0c0186aba8ca4c7da3f618">add_ite_stmt</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>&amp; cond, <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>&amp; tstmt,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                    <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">vlg_stmt_t</a>&amp; fstmt);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#ad93cf273e59ba3b03ed6de27a491d939">start_iterate</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>* n);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#acc2f9742afaefdb684eba6805c553c44">getName</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>* n);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a486cb1ebd56cb965605bf1ce51583abd">getArg</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>* n, <span class="keywordtype">int</span> i);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a5dba67936b0dab8092b8270c48682fba">translateBoolOp</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_bool_op.html">BoolOp</a>* boolop);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a691479a2c5ac790bba5f9a067388fbc0">translateBitvectorOp</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_bitvector_op.html">BitvectorOp</a>* bvop);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#ab7e4d5ac5dc5f728c7004a38dffc9877">nodeVistorFunc</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>* n);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#ab898fd47950109335cac7494a3349281">exportCondWrites</a>(<span class="keyword">const</span> std::string&amp; n, <span class="keywordtype">int</span> addr_width, <span class="keywordtype">int</span> data_width,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                        <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">mem_write_list_t</a>&amp; writeList);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a83e14f047180b5d49678893199d92f85">checkMemVar</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>* n, <span class="keyword">const</span> <a class="code" href="classilasynth_1_1_mem_var.html">MemVar</a>*&amp; mem, <span class="keywordtype">int</span>&amp; fail);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a984493149ca9d0a00014bf86efeeb474">visitMemNodes</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_node.html">Node</a>* n, <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a>&amp; cond,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                     <a class="code" href="namespaceilasynth.html#acf332db564d8a36ffd60e0d3064e1dd5">mem_write_entry_list_stack_t</a>&amp; writesStack);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">static</span> <a class="code" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#aade8b949042cfe32f59bd6e6e96af557">logicalAnd</a>(<span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a>&amp; c1, <span class="keyword">const</span> <a class="code" href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">nptr_t</a>&amp; c2);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a6d76adf0515cab3fee97af20d7fc01cf">  122</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a6d76adf0515cab3fee97af20d7fc01cf">idCounter</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a849a5ce85216f87460e3278cad2fb1c4">NewId</a>();</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">vlg_name_t</a> <a class="code" href="classilasynth_1_1_verilog_export.html#a849a5ce85216f87460e3278cad2fb1c4">NewId</a>(<span class="keyword">const</span> std::string&amp; refName);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a2826f6c0996899db2d84a962c85e77d9">  126</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a2826f6c0996899db2d84a962c85e77d9">ExternalMem</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#ad3afe6a8b9eed9d37267e87fbb86d8ce">  127</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classilasynth_1_1_verilog_export.html#ad3afe6a8b9eed9d37267e87fbb86d8ce">FunctionAsModule</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="classilasynth_1_1_verilog_export.html#a1ca505cd47c2d0f19d4d9cf3415eb426">VerilogExport</a>(<span class="keyword">const</span> std::string&amp; modName, <span class="keyword">const</span> std::string&amp; clk,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                <span class="keyword">const</span> std::string&amp; rst, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1_vlg_export_config.html">VlgExportConfig</a>&amp; config);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a82b1ab51f900080d0ebcad0632415cd7">exportInp</a>(<span class="keyword">const</span> std::string&amp; name, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1npair__t.html">npair_t</a>&amp; np);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a476657f901b6fc1de9b68b683a320510">exportReg</a>(<span class="keyword">const</span> std::string&amp; name, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1npair__t.html">npair_t</a>&amp; np);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#abdbfb05d1c2cc413ebbbb6adda3b9ce5">exportBit</a>(<span class="keyword">const</span> std::string&amp; name, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1npair__t.html">npair_t</a>&amp; np);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#abb9ec52e2a421948a0f963c7cd61f18b">finalExport</a>(std::ostream&amp;);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#aec16bad288d5165f8f0f77d230a1fc34">exportMem</a>(<span class="keyword">const</span> std::string&amp; name, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1npair__t.html">npair_t</a>&amp; np);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a67001de81dac55043abf3807fd0a3b17">exportFunc</a>(<span class="keyword">const</span> std::string&amp; name, <span class="keyword">const</span> <a class="code" href="structilasynth_1_1npair__t.html">npair_t</a>&amp; np);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a2e1ee1502f60bc5255a6afb9d7d4a442">setModuleName</a>(<span class="keyword">const</span> std::string&amp; modName);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classilasynth_1_1_verilog_export.html#a4e1018d4919a9146c7e79a5410bcbc0e">  142</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classilasynth_1_1_verilog_export.html#a4e1018d4919a9146c7e79a5410bcbc0e">exportUabs</a>(<span class="keyword">const</span> <a class="code" href="classilasynth_1_1_abstraction.html">Abstraction</a>&amp; uabs) {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="util_8hpp.html#aed46d9ef030c8fe90305bb49b77ca3d9">ILA_ASSERT</a>(<span class="keyword">false</span>, <span class="stringliteral">&quot;Not implemented.&quot;</span>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  std::string <a class="code" href="classilasynth_1_1_verilog_export.html#a8108bf4c0da7285a12ffcbfb50f709d9">WidthToRange</a>(<span class="keywordtype">int</span> w);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;};</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;} <span class="comment">// namespace ilasynth</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classilasynth_1_1_verilog_export_html_a83e14f047180b5d49678893199d92f85"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a83e14f047180b5d49678893199d92f85">ilasynth::VerilogExport::checkMemVar</a></div><div class="ttdeci">void checkMemVar(const Node *n, const MemVar *&amp;mem, int &amp;fail)</div></div>
<div class="ttc" id="structilasynth_1_1mem__write__entry__t_html_a87740101773adf220ac32258f1ca46e1"><div class="ttname"><a href="structilasynth_1_1mem__write__entry__t.html#a87740101773adf220ac32258f1ca46e1">ilasynth::mem_write_entry_t::data</a></div><div class="ttdeci">nptr_t data</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:41</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ade8f704c8b5a613155a6a9012d9865ee"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ade8f704c8b5a613155a6a9012d9865ee">ilasynth::VerilogExport::add_mem</a></div><div class="ttdeci">void add_mem(const vlg_name_t &amp;n, int addr_width, int data_width)</div></div>
<div class="ttc" id="classilasynth_1_1_bitvector_op_html"><div class="ttname"><a href="classilasynth_1_1_bitvector_op.html">ilasynth::BitvectorOp</a></div><div class="ttdef"><b>Definition:</b> bitvec.hpp:83</div></div>
<div class="ttc" id="structilasynth_1_1_vlg_export_config_html"><div class="ttname"><a href="structilasynth_1_1_vlg_export_config.html">ilasynth::VlgExportConfig</a></div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:14</div></div>
<div class="ttc" id="namespaceilasynth_html_a16a782b1144e47822ce88870c728c814"><div class="ttname"><a href="namespaceilasynth.html#a16a782b1144e47822ce88870c728c814">ilasynth::vlg_data_t</a></div><div class="ttdeci">std::string vlg_data_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:24</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:61</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ac30989c7c1041bce0e428d81493b0f30"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">ilasynth::VerilogExport::vexpr_map_t</a></div><div class="ttdeci">std::unordered_map&lt; const Node *, vlg_name_t, decltype(&amp;nodeHash), decltype(&amp;nodeEqual)&gt; vexpr_map_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:65</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a56ccac4dcb60d7a74cbf2fe1289d846e"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a56ccac4dcb60d7a74cbf2fe1289d846e">ilasynth::VerilogExport::nmap</a></div><div class="ttdeci">vexpr_map_t nmap</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:88</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a2dc42314a86670276b5415c62edc1d50"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a2dc42314a86670276b5415c62edc1d50">ilasynth::VerilogExport::init_stmts</a></div><div class="ttdeci">vlg_stmts_t init_stmts</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:81</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a4e1018d4919a9146c7e79a5410bcbc0e"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a4e1018d4919a9146c7e79a5410bcbc0e">ilasynth::VerilogExport::exportUabs</a></div><div class="ttdeci">void exportUabs(const Abstraction &amp;uabs)</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:142</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_abb9ec52e2a421948a0f963c7cd61f18b"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#abb9ec52e2a421948a0f963c7cd61f18b">ilasynth::VerilogExport::finalExport</a></div><div class="ttdeci">void finalExport(std::ostream &amp;)</div></div>
<div class="ttc" id="structilasynth_1_1mem__write__t_html_a3ac7bc1ee86840e99e6a6aa49fc9222d"><div class="ttname"><a href="structilasynth_1_1mem__write__t.html#a3ac7bc1ee86840e99e6a6aa49fc9222d">ilasynth::mem_write_t::cond</a></div><div class="ttdeci">nptr_t cond</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:48</div></div>
<div class="ttc" id="namespaceilasynth_html_ab4313272b1dcc9bcd2fbfbefd5e40963"><div class="ttname"><a href="namespaceilasynth.html#ab4313272b1dcc9bcd2fbfbefd5e40963">ilasynth::vlg_per_mem_access_t</a></div><div class="ttdeci">std::pair&lt; vlg_name_t, vlg_sigs_t &gt; vlg_per_mem_access_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:32</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a591bbfea72d1f27c96b426813f4abe3c"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a591bbfea72d1f27c96b426813f4abe3c">ilasynth::VerilogExport::add_wire</a></div><div class="ttdeci">void add_wire(const vlg_name_t &amp;n, int w)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a263e1aa64d0c0186aba8ca4c7da3f618"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a263e1aa64d0c0186aba8ca4c7da3f618">ilasynth::VerilogExport::add_ite_stmt</a></div><div class="ttdeci">void add_ite_stmt(const vlg_stmt_t &amp;cond, const vlg_stmt_t &amp;tstmt, const vlg_stmt_t &amp;fstmt)</div></div>
<div class="ttc" id="namespaceilasynth_html_a6ae23054f559cd279ece0ade1d527e13"><div class="ttname"><a href="namespaceilasynth.html#a6ae23054f559cd279ece0ade1d527e13">ilasynth::vlg_addr_t</a></div><div class="ttdeci">std::string vlg_addr_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:23</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a20ab29f23ebf9351dc47193df054225e"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a20ab29f23ebf9351dc47193df054225e">ilasynth::VerilogExport::moduleName</a></div><div class="ttdeci">vlg_name_t moduleName</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:68</div></div>
<div class="ttc" id="namespaceilasynth_html_a132d4db9a396e49c5c6ea1860587a1bf"><div class="ttname"><a href="namespaceilasynth.html#a132d4db9a396e49c5c6ea1860587a1bf">ilasynth::vlg_stmts_t</a></div><div class="ttdeci">std::vector&lt; vlg_name_t &gt; vlg_stmts_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:25</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a2e1ee1502f60bc5255a6afb9d7d4a442"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a2e1ee1502f60bc5255a6afb9d7d4a442">ilasynth::VerilogExport::setModuleName</a></div><div class="ttdeci">void setModuleName(const std::string &amp;modName)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ad114dda05817f563f83dcd700de265c4"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ad114dda05817f563f83dcd700de265c4">ilasynth::VerilogExport::add_stmt</a></div><div class="ttdeci">void add_stmt(const vlg_stmt_t &amp;s)</div></div>
<div class="ttc" id="namespaceilasynth_html_ad8b79ec97848632bbb2ab55cdeb49dc9"><div class="ttname"><a href="namespaceilasynth.html#ad8b79ec97848632bbb2ab55cdeb49dc9">ilasynth::vlg_ite_stmt_t</a></div><div class="ttdeci">std::tuple&lt; vlg_stmt_t, vlg_stmt_t, vlg_stmt_t &gt; vlg_ite_stmt_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:29</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a1ca505cd47c2d0f19d4d9cf3415eb426"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a1ca505cd47c2d0f19d4d9cf3415eb426">ilasynth::VerilogExport::VerilogExport</a></div><div class="ttdeci">VerilogExport(const std::string &amp;modName, const std::string &amp;clk, const std::string &amp;rst, const VlgExportConfig &amp;config)</div></div>
<div class="ttc" id="namespaceilasynth_html_a79c3668fe90b93b3252096d0a28848de"><div class="ttname"><a href="namespaceilasynth.html#a79c3668fe90b93b3252096d0a28848de">ilasynth::vlg_mems_t</a></div><div class="ttdeci">std::vector&lt; vlg_mem_t &gt; vlg_mems_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:36</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_acc2f9742afaefdb684eba6805c553c44"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#acc2f9742afaefdb684eba6805c553c44">ilasynth::VerilogExport::getName</a></div><div class="ttdeci">vlg_name_t getName(const Node *n)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a5dba67936b0dab8092b8270c48682fba"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a5dba67936b0dab8092b8270c48682fba">ilasynth::VerilogExport::translateBoolOp</a></div><div class="ttdeci">vlg_name_t translateBoolOp(const BoolOp *boolop)</div></div>
<div class="ttc" id="abstraction_8hpp_html"><div class="ttname"><a href="abstraction_8hpp.html">abstraction.hpp</a></div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a43b53b94f419ad0307f77ccb91f5efe3"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a43b53b94f419ad0307f77ccb91f5efe3">ilasynth::VerilogExport::clkName</a></div><div class="ttdeci">vlg_name_t clkName</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:69</div></div>
<div class="ttc" id="namespaceilasynth_html_a4464465ce4277d5b4e1427e039814c58"><div class="ttname"><a href="namespaceilasynth.html#a4464465ce4277d5b4e1427e039814c58">ilasynth::vlg_sig_t</a></div><div class="ttdeci">std::pair&lt; vlg_name_t, int &gt; vlg_sig_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:26</div></div>
<div class="ttc" id="structilasynth_1_1mem__write__entry__t_html"><div class="ttname"><a href="structilasynth_1_1mem__write__entry__t.html">ilasynth::mem_write_entry_t</a></div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:39</div></div>
<div class="ttc" id="classilasynth_1_1_abstraction_html"><div class="ttname"><a href="classilasynth_1_1_abstraction.html">ilasynth::Abstraction</a></div><div class="ttdef"><b>Definition:</b> abstraction.hpp:31</div></div>
<div class="ttc" id="util_8hpp_html_aed46d9ef030c8fe90305bb49b77ca3d9"><div class="ttname"><a href="util_8hpp.html#aed46d9ef030c8fe90305bb49b77ca3d9">ILA_ASSERT</a></div><div class="ttdeci">#define ILA_ASSERT(b, msg)</div><div class="ttdef"><b>Definition:</b> util.hpp:9</div></div>
<div class="ttc" id="structilasynth_1_1_vlg_export_config_html_a8c4e34a0fe87b92d4eb8509381c42cc7"><div class="ttname"><a href="structilasynth_1_1_vlg_export_config.html#a8c4e34a0fe87b92d4eb8509381c42cc7">ilasynth::VlgExportConfig::_fmodule</a></div><div class="ttdeci">bool _fmodule</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:16</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a2826f6c0996899db2d84a962c85e77d9"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a2826f6c0996899db2d84a962c85e77d9">ilasynth::VerilogExport::ExternalMem</a></div><div class="ttdeci">bool ExternalMem</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:126</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a8108bf4c0da7285a12ffcbfb50f709d9"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a8108bf4c0da7285a12ffcbfb50f709d9">ilasynth::VerilogExport::WidthToRange</a></div><div class="ttdeci">std::string WidthToRange(int w)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a1ffc8ca488ae2ae9d43e46833474f998"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a1ffc8ca488ae2ae9d43e46833474f998">ilasynth::VerilogExport::add_input</a></div><div class="ttdeci">void add_input(const vlg_name_t &amp;n, int w)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a486cb1ebd56cb965605bf1ce51583abd"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a486cb1ebd56cb965605bf1ce51583abd">ilasynth::VerilogExport::getArg</a></div><div class="ttdeci">vlg_name_t getArg(const Node *n, int i)</div></div>
<div class="ttc" id="classilasynth_1_1_bool_op_html"><div class="ttname"><a href="classilasynth_1_1_bool_op.html">ilasynth::BoolOp</a></div><div class="ttdef"><b>Definition:</b> bool.hpp:78</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a9245d1172a97685a76c1a7dd986a2b4b"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a9245d1172a97685a76c1a7dd986a2b4b">ilasynth::VerilogExport::add_always_stmt</a></div><div class="ttdeci">void add_always_stmt(const vlg_stmt_t &amp;s)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_abbbffbfa47906ba6c56450a69bf7b6c9"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#abbbffbfa47906ba6c56450a69bf7b6c9">ilasynth::VerilogExport::preheader</a></div><div class="ttdeci">vlg_stmt_t preheader</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:86</div></div>
<div class="ttc" id="structilasynth_1_1mem__write__t_html"><div class="ttname"><a href="structilasynth_1_1mem__write__t.html">ilasynth::mem_write_t</a></div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:47</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a39b0f54621673afec6caf30348e9beda"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a39b0f54621673afec6caf30348e9beda">ilasynth::VerilogExport::past_writes</a></div><div class="ttdeci">mem_write_list_t past_writes</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:92</div></div>
<div class="ttc" id="namespaceilasynth_html_a08014e1ff5942fa319e3f8b04a80d9b7"><div class="ttname"><a href="namespaceilasynth.html#a08014e1ff5942fa319e3f8b04a80d9b7">ilasynth::vlg_sigs_t</a></div><div class="ttdeci">std::vector&lt; vlg_sig_t &gt; vlg_sigs_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:27</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a78bbed06555d3456fa0c3c0443c8e459"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a78bbed06555d3456fa0c3c0443c8e459">ilasynth::VerilogExport::inputs</a></div><div class="ttdeci">vlg_sigs_t inputs</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:72</div></div>
<div class="ttc" id="namespaceilasynth_html_ae05f0d88c50b6239eea434f39e0a43b5"><div class="ttname"><a href="namespaceilasynth.html#ae05f0d88c50b6239eea434f39e0a43b5">ilasynth::vlg_ite_stmts_t</a></div><div class="ttdeci">std::vector&lt; vlg_ite_stmt_t &gt; vlg_ite_stmts_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:30</div></div>
<div class="ttc" id="namespaceilasynth_html_ac79c6a6b43f2f9cf43eb66031644b521"><div class="ttname"><a href="namespaceilasynth.html#ac79c6a6b43f2f9cf43eb66031644b521">ilasynth::mem_write_list_t</a></div><div class="ttdeci">std::list&lt; mem_write_t &gt; mem_write_list_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:52</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a6df1948f6f54ae640b3f5e08165e7b0e"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a6df1948f6f54ae640b3f5e08165e7b0e">ilasynth::VerilogExport::outputs</a></div><div class="ttdeci">vlg_sigs_t outputs</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:73</div></div>
<div class="ttc" id="namespaceilasynth_html_a9586ee2c6221bd462fc183956da1113d"><div class="ttname"><a href="namespaceilasynth.html#a9586ee2c6221bd462fc183956da1113d">ilasynth::nptr_t</a></div><div class="ttdeci">boost::shared_ptr&lt; Node &gt; nptr_t</div><div class="ttdef"><b>Definition:</b> node.hpp:24</div></div>
<div class="ttc" id="namespaceilasynth_html_a1f6f4c20c889ba767aa5e4d36821ec0e"><div class="ttname"><a href="namespaceilasynth.html#a1f6f4c20c889ba767aa5e4d36821ec0e">ilasynth::nodeEqual</a></div><div class="ttdeci">bool nodeEqual(const Node *left, const Node *right)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a0876e846294794336668528dee2c9036"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a0876e846294794336668528dee2c9036">ilasynth::VerilogExport::rstName</a></div><div class="ttdeci">vlg_name_t rstName</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:70</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ac2bbb74aa3888c05979d16362f63a5f6"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ac2bbb74aa3888c05979d16362f63a5f6">ilasynth::VerilogExport::mems</a></div><div class="ttdeci">vlg_mems_t mems</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:79</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_aade8b949042cfe32f59bd6e6e96af557"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#aade8b949042cfe32f59bd6e6e96af557">ilasynth::VerilogExport::logicalAnd</a></div><div class="ttdeci">static nptr_t logicalAnd(const nptr_t &amp;c1, const nptr_t &amp;c2)</div></div>
<div class="ttc" id="namespaceilasynth_html_aafb709b8c84817671ef049c402911056"><div class="ttname"><a href="namespaceilasynth.html#aafb709b8c84817671ef049c402911056">ilasynth::nodeHash</a></div><div class="ttdeci">size_t nodeHash(const Node *n)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a7ce08f2fd4ddc819155459e1d5d23bfd"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a7ce08f2fd4ddc819155459e1d5d23bfd">ilasynth::VerilogExport::add_reg</a></div><div class="ttdeci">void add_reg(const vlg_name_t &amp;n, int w)</div></div>
<div class="ttc" id="namespaceilasynth_html"><div class="ttname"><a href="namespaceilasynth.html">ilasynth</a></div><div class="ttdef"><b>Definition:</b> abstraction.hpp:21</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a82b1ab51f900080d0ebcad0632415cd7"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a82b1ab51f900080d0ebcad0632415cd7">ilasynth::VerilogExport::exportInp</a></div><div class="ttdeci">void exportInp(const std::string &amp;name, const npair_t &amp;np)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_aa92cae77b8c135a65360c879bd5b626e"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#aa92cae77b8c135a65360c879bd5b626e">ilasynth::VerilogExport::add_init_stmt</a></div><div class="ttdeci">void add_init_stmt(const vlg_stmt_t &amp;s)</div></div>
<div class="ttc" id="namespaceilasynth_html_a6f1498ac5668cf433e1e6e74414a8535"><div class="ttname"><a href="namespaceilasynth.html#a6f1498ac5668cf433e1e6e74414a8535">ilasynth::mem_write_entry_list_t</a></div><div class="ttdeci">std::list&lt; mem_write_entry_t &gt; mem_write_entry_list_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:44</div></div>
<div class="ttc" id="classilasynth_1_1_node_html"><div class="ttname"><a href="classilasynth_1_1_node.html">ilasynth::Node</a></div><div class="ttdef"><b>Definition:</b> node.hpp:55</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a984493149ca9d0a00014bf86efeeb474"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a984493149ca9d0a00014bf86efeeb474">ilasynth::VerilogExport::visitMemNodes</a></div><div class="ttdeci">void visitMemNodes(const Node *n, const nptr_t &amp;cond, mem_write_entry_list_stack_t &amp;writesStack)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a4959e764ce1aeead0cfbdead8961064e"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a4959e764ce1aeead0cfbdead8961064e">ilasynth::VerilogExport::always_stmts</a></div><div class="ttdeci">vlg_stmts_t always_stmts</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:83</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a21b1ac5616fe2c559b91c196a58a7431"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a21b1ac5616fe2c559b91c196a58a7431">ilasynth::VerilogExport::ite_stmts</a></div><div class="ttdeci">vlg_ite_stmts_t ite_stmts</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:85</div></div>
<div class="ttc" id="structilasynth_1_1_vlg_export_config_html_abf625b00566cb1a2fb652d0b64b74e6b"><div class="ttname"><a href="structilasynth_1_1_vlg_export_config.html#abf625b00566cb1a2fb652d0b64b74e6b">ilasynth::VlgExportConfig::VlgExportConfig</a></div><div class="ttdeci">VlgExportConfig(bool ExternalMem=false, bool FunctionAsModule=true)</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:17</div></div>
<div class="ttc" id="classilasynth_1_1_mem_var_html"><div class="ttname"><a href="classilasynth_1_1_mem_var.html">ilasynth::MemVar</a></div><div class="ttdef"><b>Definition:</b> mem.hpp:30</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ad3afe6a8b9eed9d37267e87fbb86d8ce"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ad3afe6a8b9eed9d37267e87fbb86d8ce">ilasynth::VerilogExport::FunctionAsModule</a></div><div class="ttdeci">bool FunctionAsModule</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:127</div></div>
<div class="ttc" id="namespaceilasynth_html_a7139a0f3528da3c7400f413b60127ad2"><div class="ttname"><a href="namespaceilasynth.html#a7139a0f3528da3c7400f413b60127ad2">ilasynth::vlg_name_t</a></div><div class="ttdeci">std::string vlg_name_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:21</div></div>
<div class="ttc" id="ast_8hpp_html"><div class="ttname"><a href="ast_8hpp.html">ast.hpp</a></div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a476657f901b6fc1de9b68b683a320510"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a476657f901b6fc1de9b68b683a320510">ilasynth::VerilogExport::exportReg</a></div><div class="ttdeci">void exportReg(const std::string &amp;name, const npair_t &amp;np)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a849a5ce85216f87460e3278cad2fb1c4"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a849a5ce85216f87460e3278cad2fb1c4">ilasynth::VerilogExport::NewId</a></div><div class="ttdeci">vlg_name_t NewId()</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ad93cf273e59ba3b03ed6de27a491d939"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ad93cf273e59ba3b03ed6de27a491d939">ilasynth::VerilogExport::start_iterate</a></div><div class="ttdeci">void start_iterate(const Node *n)</div></div>
<div class="ttc" id="namespaceilasynth_html_ad828a23435b783b1747041c3f6dd5a3d"><div class="ttname"><a href="namespaceilasynth.html#ad828a23435b783b1747041c3f6dd5a3d">ilasynth::vlg_stmt_t</a></div><div class="ttdeci">std::string vlg_stmt_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:22</div></div>
<div class="ttc" id="structilasynth_1_1mem__write__entry__t_html_a5f3ca17f6f9c9aa6f772e5e7a9f9a9e4"><div class="ttname"><a href="structilasynth_1_1mem__write__entry__t.html#a5f3ca17f6f9c9aa6f772e5e7a9f9a9e4">ilasynth::mem_write_entry_t::addr</a></div><div class="ttdeci">nptr_t addr</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:40</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a7de45fad1dfdd89b32b54e3849c1163c"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a7de45fad1dfdd89b32b54e3849c1163c">ilasynth::VerilogExport::current_writes</a></div><div class="ttdeci">mem_write_list_t current_writes</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:91</div></div>
<div class="ttc" id="structilasynth_1_1mem__write__t_html_acdffd396d0bfdcd3996448a0e17bc295"><div class="ttname"><a href="structilasynth_1_1mem__write__t.html#acdffd396d0bfdcd3996448a0e17bc295">ilasynth::mem_write_t::writes</a></div><div class="ttdeci">mem_write_entry_list_t writes</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:49</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ab898fd47950109335cac7494a3349281"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ab898fd47950109335cac7494a3349281">ilasynth::VerilogExport::exportCondWrites</a></div><div class="ttdeci">void exportCondWrites(const std::string &amp;n, int addr_width, int data_width, const mem_write_list_t &amp;writeList)</div></div>
<div class="ttc" id="structilasynth_1_1_vlg_export_config_html_a95f9589d3332374d5151a9c847ba9eb7"><div class="ttname"><a href="structilasynth_1_1_vlg_export_config.html#a95f9589d3332374d5151a9c847ba9eb7">ilasynth::VlgExportConfig::_extMem</a></div><div class="ttdeci">bool _extMem</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:15</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a67001de81dac55043abf3807fd0a3b17"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a67001de81dac55043abf3807fd0a3b17">ilasynth::VerilogExport::exportFunc</a></div><div class="ttdeci">void exportFunc(const std::string &amp;name, const npair_t &amp;np)</div></div>
<div class="ttc" id="node_8hpp_html"><div class="ttname"><a href="node_8hpp.html">node.hpp</a></div></div>
<div class="ttc" id="namespaceilasynth_html_acf332db564d8a36ffd60e0d3064e1dd5"><div class="ttname"><a href="namespaceilasynth.html#acf332db564d8a36ffd60e0d3064e1dd5">ilasynth::mem_write_entry_list_stack_t</a></div><div class="ttdeci">std::list&lt; mem_write_entry_list_t &gt; mem_write_entry_list_stack_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:45</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_abdbfb05d1c2cc413ebbbb6adda3b9ce5"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#abdbfb05d1c2cc413ebbbb6adda3b9ce5">ilasynth::VerilogExport::exportBit</a></div><div class="ttdeci">void exportBit(const std::string &amp;name, const npair_t &amp;np)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a3fe893dc95593320056bf2078e479d27"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a3fe893dc95593320056bf2078e479d27">ilasynth::VerilogExport::mem_o</a></div><div class="ttdeci">vlg_sigs_t mem_o</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:75</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a6d76adf0515cab3fee97af20d7fc01cf"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a6d76adf0515cab3fee97af20d7fc01cf">ilasynth::VerilogExport::idCounter</a></div><div class="ttdeci">unsigned idCounter</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:122</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_aec16bad288d5165f8f0f77d230a1fc34"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#aec16bad288d5165f8f0f77d230a1fc34">ilasynth::VerilogExport::exportMem</a></div><div class="ttdeci">void exportMem(const std::string &amp;name, const npair_t &amp;np)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a648a403893d037aea3ebfbe3c829ed40"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a648a403893d037aea3ebfbe3c829ed40">ilasynth::VerilogExport::regs</a></div><div class="ttdeci">vlg_sigs_t regs</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:78</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ab7e4d5ac5dc5f728c7004a38dffc9877"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ab7e4d5ac5dc5f728c7004a38dffc9877">ilasynth::VerilogExport::nodeVistorFunc</a></div><div class="ttdeci">void nodeVistorFunc(const Node *n)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_afc86898dfa1caf240028e5a637e1741f"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#afc86898dfa1caf240028e5a637e1741f">ilasynth::VerilogExport::statements</a></div><div class="ttdeci">vlg_stmts_t statements</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:82</div></div>
<div class="ttc" id="namespaceilasynth_html_a0b661eb12f0bce3268600c70e68500d7"><div class="ttname"><a href="namespaceilasynth.html#a0b661eb12f0bce3268600c70e68500d7">ilasynth::vlg_mem_t</a></div><div class="ttdeci">std::tuple&lt; vlg_name_t, int, int &gt; vlg_mem_t</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:35</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a59dcd4d8f4edc54e7c1ffaa13d61c479"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a59dcd4d8f4edc54e7c1ffaa13d61c479">ilasynth::VerilogExport::wires</a></div><div class="ttdeci">vlg_sigs_t wires</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:77</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ab0163edbc3ccdc6e1fb2fc793d04a13e"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ab0163edbc3ccdc6e1fb2fc793d04a13e">ilasynth::VerilogExport::notCache</a></div><div class="ttdeci">rwmap_t notCache</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:89</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a21968eaaa1ac6c0c2fc94d3407aee4b5"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a21968eaaa1ac6c0c2fc94d3407aee4b5">ilasynth::VerilogExport::get_width</a></div><div class="ttdeci">int get_width(const Node *n)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_ab4176b5905162b39bedbcd6528bb35e9"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#ab4176b5905162b39bedbcd6528bb35e9">ilasynth::VerilogExport::mem_i</a></div><div class="ttdeci">vlg_sigs_t mem_i</div><div class="ttdef"><b>Definition:</b> VerilogExport.hpp:74</div></div>
<div class="ttc" id="namespaceilasynth_html_aba7848634b3a7a5d8f12f215fe132a39"><div class="ttname"><a href="namespaceilasynth.html#aba7848634b3a7a5d8f12f215fe132a39">ilasynth::operator&lt;&lt;</a></div><div class="ttdeci">std::ostream &amp; operator&lt;&lt;(std::ostream &amp;out, const Node &amp;that)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a842118a494fa1eb1ccf6d76bb4a41bdd"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a842118a494fa1eb1ccf6d76bb4a41bdd">ilasynth::VerilogExport::add_output</a></div><div class="ttdeci">void add_output(const vlg_name_t &amp;n, int w)</div></div>
<div class="ttc" id="classilasynth_1_1_verilog_export_html_a691479a2c5ac790bba5f9a067388fbc0"><div class="ttname"><a href="classilasynth_1_1_verilog_export.html#a691479a2c5ac790bba5f9a067388fbc0">ilasynth::VerilogExport::translateBitvectorOp</a></div><div class="ttdeci">vlg_name_t translateBitvectorOp(const BitvectorOp *bvop)</div></div>
<div class="ttc" id="structilasynth_1_1npair__t_html"><div class="ttname"><a href="structilasynth_1_1npair__t.html">ilasynth::npair_t</a></div><div class="ttdef"><b>Definition:</b> node.hpp:31</div></div>
<div class="ttc" id="namespaceilasynth_html_a97fd79e69e96e049450259ec72e702cd"><div class="ttname"><a href="namespaceilasynth.html#a97fd79e69e96e049450259ec72e702cd">ilasynth::rwmap_t</a></div><div class="ttdeci">std::unordered_map&lt; const Node *, nptr_t, decltype(&amp;nodeHash), decltype(&amp;nodeEqual)&gt; rwmap_t</div><div class="ttdef"><b>Definition:</b> node.hpp:177</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
