#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 07:31:50 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Analyzing module uart_data_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Analyzing module uart_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Analyzing module uart_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/project} E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v successfully.
I: Module "uart_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.167s wall, 0.016s user + 0.016s system = 0.031s CPU (2.7%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 24)] Elaborating module uart_top
I: Module instance {uart_top} parameter value:
    BPS_NUM = 16'b0000000011101010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 62)] Elaborating instance uart_data_gen
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_data_gen.v(line number: 23)] Elaborating module uart_data_gen
I: Module instance {uart_top/uart_data_gen} parameter value:
    time_1s = 26'b01100110111111110011000000
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 75)] Elaborating instance u_uart_tx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_tx.v(line number: 24)] Elaborating module uart_tx
I: Module instance {uart_top/u_uart_tx} parameter value:
    BPS_NUM = 16'b0000000011101010
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_top.v(line number: 87)] Elaborating instance u_uart_rx
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/08_uart_test/design/uart_rx.v(line number: 24)] Elaborating module uart_rx
I: Module instance {uart_top/u_uart_rx} parameter value:
    BPS_NUM = 16'b0000000011101010
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.000s user + 0.016s system = 0.016s CPU (103.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.082s wall, 0.062s user + 0.031s system = 0.094s CPU (114.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM tx_state_fsm[2:0] inferred.
I: FSM rx_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.025s wall, 0.000s user + 0.031s system = 0.031s CPU (124.0%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 07:31:51 2025
Action compile: Peak memory pool usage is 136 MB
