Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 00:59:12 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.006        0.000                      0                 1082        0.097        0.000                      0                 1082        3.750        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.006        0.000                      0                 1078        0.097        0.000                      0                 1078        3.750        0.000                       0                   422  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.568        0.000                      0                    4        1.001        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.931ns  (logic 1.862ns (18.750%)  route 8.069ns (81.250%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.083     6.722    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  sm/D_states_q[5]_i_11/O
                         net (fo=2, routed)           0.973     7.844    sm/D_states_q[5]_i_11_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.326     8.170 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.816     8.986    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.110 r  sm/out_sig0_carry_i_10/O
                         net (fo=94, routed)          1.040    10.151    sm/M_sm_ra1[2]
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.275 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           0.989    11.263    sm/D_states_q[7]_i_67_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.387 r  sm/D_states_q[7]_i_57/O
                         net (fo=7, routed)           0.748    12.136    sm/D_states_q[7]_i_57_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.260 r  sm/D_states_q[2]_i_31/O
                         net (fo=1, routed)           0.493    12.753    sm/D_states_q[2]_i_31_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.877 r  sm/D_states_q[2]_i_13/O
                         net (fo=1, routed)           0.302    13.179    sm/D_states_q[2]_i_13_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.303 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.995    14.298    sm/D_states_q[2]_i_4_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I3_O)        0.124    14.422 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.629    15.052    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.294    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)       -0.028    15.058    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.774ns  (logic 2.125ns (21.741%)  route 7.649ns (78.259%))
  Logic Levels:           9  (LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.083     6.722    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  sm/D_states_q[5]_i_11/O
                         net (fo=2, routed)           0.973     7.844    sm/D_states_q[5]_i_11_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.326     8.170 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.816     8.986    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.110 r  sm/out_sig0_carry_i_10/O
                         net (fo=94, routed)          1.232    10.342    sm/M_sm_ra1[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.466 r  sm/ram_reg_i_77/O
                         net (fo=3, routed)           0.817    11.284    sm/ram_reg_i_77_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.408 f  sm/D_states_q[3]_i_31/O
                         net (fo=3, routed)           0.315    11.722    L_reg/D_states_q[3]_i_13
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.846 r  L_reg/D_states_q[3]_i_29/O
                         net (fo=2, routed)           0.859    12.705    sm/D_states_q[1]_i_4_0
    SLICE_X48Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.829 r  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.000    12.829    sm/D_states_q[1]_i_7_n_0
    SLICE_X48Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    13.041 r  sm/D_states_q_reg[1]_i_2/O
                         net (fo=4, routed)           0.981    14.022    sm/D_states_q_reg[1]_i_2_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I1_O)        0.299    14.321 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.574    14.895    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X44Y72         FDRE (Setup_fdre_C_D)       -0.067    14.984    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -14.895    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 2.520ns (25.915%)  route 7.204ns (74.085%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[5]/Q
                         net (fo=270, routed)         1.530     7.169    sm/D_states_q[5]
    SLICE_X49Y66         LUT3 (Prop_lut3_I1_O)        0.124     7.293 r  sm/D_debug_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.600     7.893    sm/D_debug_dff_q[5]_i_8_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.017 f  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.588     8.605    sm/out_sig0_carry_i_65_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.729 r  sm/out_sig0_carry_i_33/O
                         net (fo=6, routed)           0.990     9.719    sm/M_sm_bsel[2]
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.843 r  sm/out_sig0_carry_i_18/O
                         net (fo=10, routed)          1.160    11.003    sm/out_sig0_carry_i_18_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.127    alum/S[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.009    11.537    alum/out_sig0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.651 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.651    alum/out_sig0_carry__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.584    12.549    sm/ram_reg_i_21_1[9]
    SLICE_X51Y77         LUT5 (Prop_lut5_I3_O)        0.306    12.855 f  sm/ram_reg_i_72/O
                         net (fo=1, routed)           0.292    13.147    sm/ram_reg_i_72_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.748    14.020    sm/D_registers_q_reg[5][11]
    SLICE_X38Y77         LUT4 (Prop_lut4_I3_O)        0.124    14.144 r  sm/D_registers_q[7][11]_i_1/O
                         net (fo=8, routed)           0.701    14.845    L_reg/D[11]
    SLICE_X43Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.423    14.827    L_reg/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)       -0.081    14.969    L_reg/D_registers_q_reg[6][11]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 1.862ns (19.432%)  route 7.720ns (80.568%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.083     6.722    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  sm/D_states_q[5]_i_11/O
                         net (fo=2, routed)           0.973     7.844    sm/D_states_q[5]_i_11_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.326     8.170 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.816     8.986    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.110 r  sm/out_sig0_carry_i_10/O
                         net (fo=94, routed)          1.232    10.342    sm/M_sm_ra1[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.466 r  sm/ram_reg_i_77/O
                         net (fo=3, routed)           0.827    11.293    sm/ram_reg_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.417 f  sm/D_states_q[7]_i_56/O
                         net (fo=3, routed)           0.661    12.078    L_reg/D_states_q[7]_i_26
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    12.202 r  L_reg/D_states_q[7]_i_52/O
                         net (fo=1, routed)           0.574    12.777    sm/D_states_q[7]_i_6_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.124    12.901 r  sm/D_states_q[7]_i_26/O
                         net (fo=1, routed)           0.403    13.304    sm/D_states_q[7]_i_26_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.428 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.263    13.691    sm/D_states_q[7]_i_6_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.815 r  sm/D_states_q[7]_i_1/O
                         net (fo=25, routed)          0.888    14.703    sm/D_states_q[7]_i_1_n_0
    SLICE_X47Y76         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X47Y76         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X47Y76         FDSE (Setup_fdse_C_CE)      -0.205    14.845    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.727ns  (logic 1.862ns (19.142%)  route 7.865ns (80.858%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.083     6.722    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  sm/D_states_q[5]_i_11/O
                         net (fo=2, routed)           0.973     7.844    sm/D_states_q[5]_i_11_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.326     8.170 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.816     8.986    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.110 r  sm/out_sig0_carry_i_10/O
                         net (fo=94, routed)          1.040    10.151    sm/M_sm_ra1[2]
    SLICE_X45Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.275 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           0.989    11.263    sm/D_states_q[7]_i_67_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.387 r  sm/D_states_q[7]_i_57/O
                         net (fo=7, routed)           0.748    12.136    sm/D_states_q[7]_i_57_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.260 r  sm/D_states_q[2]_i_31/O
                         net (fo=1, routed)           0.493    12.753    sm/D_states_q[2]_i_31_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.877 r  sm/D_states_q[2]_i_13/O
                         net (fo=1, routed)           0.302    13.179    sm/D_states_q[2]_i_13_n_0
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.124    13.303 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.998    14.301    sm/D_states_q[2]_i_4_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.425 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.423    14.848    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X46Y73         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.045    15.005    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 1.864ns (19.111%)  route 7.889ns (80.889%))
  Logic Levels:           9  (LUT4=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=92, routed)          1.276     6.919    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X48Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.043 f  sm/ram_reg_i_175/O
                         net (fo=1, routed)           0.804     7.847    sm/ram_reg_i_175_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.971 r  sm/ram_reg_i_169/O
                         net (fo=48, routed)          0.921     8.892    sm/ram_reg_i_169_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.016 f  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.944     9.960    sm/ram_reg_i_143_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  sm/ram_reg_i_83/O
                         net (fo=6, routed)           1.006    11.090    sm/D_registers_q_reg[7][3]
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.214 r  sm/D_states_q[3]_i_33/O
                         net (fo=7, routed)           0.680    11.893    sm/D_states_q[3]_i_33_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.150    12.043 r  sm/D_states_q[5]_i_16/O
                         net (fo=4, routed)           0.463    12.506    sm/D_states_q[5]_i_16_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I3_O)        0.328    12.834 r  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.578    13.412    sm/D_states_q[3]_i_10_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.536 r  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.839    14.375    sm/D_states_q[3]_i_2_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.124    14.499 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    14.878    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X46Y72         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X46Y72         FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.272    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X46Y72         FDSE (Setup_fdse_C_D)       -0.028    15.037    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -14.878    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 1.862ns (19.497%)  route 7.688ns (80.503%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=114, routed)         1.083     6.722    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.150     6.872 r  sm/D_states_q[5]_i_11/O
                         net (fo=2, routed)           0.973     7.844    sm/D_states_q[5]_i_11_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.326     8.170 r  sm/out_sig0_carry_i_31/O
                         net (fo=1, routed)           0.816     8.986    sm/out_sig0_carry_i_31_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.110 r  sm/out_sig0_carry_i_10/O
                         net (fo=94, routed)          1.232    10.342    sm/M_sm_ra1[2]
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.466 r  sm/ram_reg_i_77/O
                         net (fo=3, routed)           0.827    11.293    sm/ram_reg_i_77_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I0_O)        0.124    11.417 f  sm/D_states_q[7]_i_56/O
                         net (fo=3, routed)           0.661    12.078    L_reg/D_states_q[7]_i_26
    SLICE_X49Y73         LUT4 (Prop_lut4_I3_O)        0.124    12.202 r  L_reg/D_states_q[7]_i_52/O
                         net (fo=1, routed)           0.574    12.777    sm/D_states_q[7]_i_6_0
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.124    12.901 r  sm/D_states_q[7]_i_26/O
                         net (fo=1, routed)           0.403    13.304    sm/D_states_q[7]_i_26_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.428 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.263    13.691    sm/D_states_q[7]_i_6_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.815 r  sm/D_states_q[7]_i_1/O
                         net (fo=25, routed)          0.856    14.671    sm/D_states_q[7]_i_1_n_0
    SLICE_X45Y75         FDRE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.421    14.825    sm/clk_IBUF_BUFG
    SLICE_X45Y75         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X45Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.843    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.733ns  (logic 1.864ns (19.151%)  route 7.869ns (80.849%))
  Logic Levels:           9  (LUT4=2 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     5.643 f  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=92, routed)          1.276     6.919    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X48Y73         LUT4 (Prop_lut4_I1_O)        0.124     7.043 f  sm/ram_reg_i_175/O
                         net (fo=1, routed)           0.804     7.847    sm/ram_reg_i_175_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.971 r  sm/ram_reg_i_169/O
                         net (fo=48, routed)          0.921     8.892    sm/ram_reg_i_169_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.016 r  sm/ram_reg_i_143/O
                         net (fo=1, routed)           0.944     9.960    sm/ram_reg_i_143_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124    10.084 f  sm/ram_reg_i_83/O
                         net (fo=6, routed)           1.006    11.090    sm/D_registers_q_reg[7][3]
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.214 f  sm/D_states_q[3]_i_33/O
                         net (fo=7, routed)           0.680    11.893    sm/D_states_q[3]_i_33_n_0
    SLICE_X46Y73         LUT4 (Prop_lut4_I0_O)        0.150    12.043 f  sm/D_states_q[5]_i_16/O
                         net (fo=4, routed)           0.691    12.734    sm/D_states_q[5]_i_16_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.328    13.062 r  sm/D_states_q[5]_i_7/O
                         net (fo=1, routed)           0.433    13.496    sm/D_states_q[5]_i_7_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.124    13.620 f  sm/D_states_q[5]_i_2/O
                         net (fo=1, routed)           0.489    14.108    sm/D_states_q[5]_i_2_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.232 r  sm/D_states_q[5]_i_1/O
                         net (fo=1, routed)           0.626    14.858    sm/D_states_d__0[5]
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.423    14.827    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.272    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y73         FDSE (Setup_fdse_C_D)       -0.028    15.036    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 2.538ns (27.549%)  route 6.675ns (72.451%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[5]/Q
                         net (fo=270, routed)         1.530     7.169    sm/D_states_q[5]
    SLICE_X49Y66         LUT3 (Prop_lut3_I1_O)        0.124     7.293 r  sm/D_debug_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.600     7.893    sm/D_debug_dff_q[5]_i_8_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.017 f  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.588     8.605    sm/out_sig0_carry_i_65_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.729 r  sm/out_sig0_carry_i_33/O
                         net (fo=6, routed)           0.990     9.719    sm/M_sm_bsel[2]
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.843 r  sm/out_sig0_carry_i_18/O
                         net (fo=10, routed)          1.160    11.003    sm/out_sig0_carry_i_18_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.127    alum/S[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.009    11.537    alum/out_sig0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.651 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.651    alum/out_sig0_carry__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.985 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.550    12.535    sm/ram_reg_i_21_1[7]
    SLICE_X49Y79         LUT5 (Prop_lut5_I3_O)        0.303    12.838 f  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.348    13.186    sm/ram_reg_i_76_n_0
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.310 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.184    13.494    display/ram_reg_2
    SLICE_X48Y79         LUT5 (Prop_lut5_I2_O)        0.124    13.618 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.716    14.334    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.334    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 2.520ns (27.356%)  route 6.692ns (72.644%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDSE (Prop_fdse_C_Q)         0.518     5.639 r  sm/D_states_q_reg[5]/Q
                         net (fo=270, routed)         1.530     7.169    sm/D_states_q[5]
    SLICE_X49Y66         LUT3 (Prop_lut3_I1_O)        0.124     7.293 r  sm/D_debug_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.600     7.893    sm/D_debug_dff_q[5]_i_8_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.017 f  sm/out_sig0_carry_i_65/O
                         net (fo=1, routed)           0.588     8.605    sm/out_sig0_carry_i_65_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.729 r  sm/out_sig0_carry_i_33/O
                         net (fo=6, routed)           0.990     9.719    sm/M_sm_bsel[2]
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.843 r  sm/out_sig0_carry_i_18/O
                         net (fo=10, routed)          1.160    11.003    sm/out_sig0_carry_i_18_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.127 r  sm/out_sig0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.127    alum/S[3]
    SLICE_X49Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.009    11.537    alum/out_sig0_carry_n_0
    SLICE_X49Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.651 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.651    alum/out_sig0_carry__0_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.964 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.584    12.549    sm/ram_reg_i_21_1[9]
    SLICE_X51Y77         LUT5 (Prop_lut5_I3_O)        0.306    12.855 f  sm/ram_reg_i_72/O
                         net (fo=1, routed)           0.292    13.147    sm/ram_reg_i_72_n_0
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.325    13.596    display/ram_reg
    SLICE_X51Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.720 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.613    14.333    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.471    14.876    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.532    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.557%)  route 0.279ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.923    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.557%)  route 0.279ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.923    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.557%)  route 0.279ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.923    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.557%)  route 0.279ns (66.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.559     1.503    sr3/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.923    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.824     2.014    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y69         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.516    
    SLICE_X56Y69         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.552%)  route 0.292ns (67.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.937    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.552%)  route 0.292ns (67.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.937    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.552%)  route 0.292ns (67.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.937    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.552%)  route 0.292ns (67.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.292     1.937    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y68         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.565     1.509    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.783    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.943 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.944    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.998    aseg_driver/ctr/D_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X44Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.833     2.022    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/D_waddr_delay_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.560     1.504    sr2/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.068     1.713    sr2/D_waddr_q_reg_n_0_[1]
    SLICE_X57Y67         FDRE                                         r  sr2/D_waddr_delay_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.826     2.016    sr2/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  sr2/D_waddr_delay_q_reg[1]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.071     1.575    sr2/D_waddr_delay_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y75   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y77   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y76   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y68   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y68   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y68   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y68   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.766ns (15.292%)  route 4.243ns (84.708%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDSE (Prop_fdse_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=270, routed)         1.869     7.508    sm/D_states_q[5]
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.632 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.775     9.407    sm/D_stage_q[3]_i_3_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.531 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599    10.130    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.766ns (15.292%)  route 4.243ns (84.708%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDSE (Prop_fdse_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=270, routed)         1.869     7.508    sm/D_states_q[5]
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.632 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.775     9.407    sm/D_stage_q[3]_i_3_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.531 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599    10.130    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.766ns (15.292%)  route 4.243ns (84.708%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDSE (Prop_fdse_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=270, routed)         1.869     7.508    sm/D_states_q[5]
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.632 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.775     9.407    sm/D_stage_q[3]_i_3_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.531 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599    10.130    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.766ns (15.292%)  route 4.243ns (84.708%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.537     5.121    sm/clk_IBUF_BUFG
    SLICE_X46Y73         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDSE (Prop_fdse_C_Q)         0.518     5.639 f  sm/D_states_q_reg[5]/Q
                         net (fo=270, routed)         1.869     7.508    sm/D_states_q[5]
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.124     7.632 f  sm/D_stage_q[3]_i_3/O
                         net (fo=14, routed)          1.775     9.407    sm/D_stage_q[3]_i_3_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.531 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599    10.130    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.432    14.836    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X50Y68         FDPE (Recov_fdpe_C_PRE)     -0.361    14.698    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.537%)  route 0.761ns (78.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X46Y72         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDSE (Prop_fdse_C_Q)         0.164     1.660 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          0.566     2.226    sm/D_states_q_reg[7]_rep__0_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.045     2.271 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.466    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X50Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.537%)  route 0.761ns (78.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X46Y72         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDSE (Prop_fdse_C_Q)         0.164     1.660 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          0.566     2.226    sm/D_states_q_reg[7]_rep__0_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.045     2.271 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.466    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X50Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.537%)  route 0.761ns (78.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X46Y72         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDSE (Prop_fdse_C_Q)         0.164     1.660 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          0.566     2.226    sm/D_states_q_reg[7]_rep__0_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.045     2.271 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.466    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X50Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.209ns (21.537%)  route 0.761ns (78.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.552     1.496    sm/clk_IBUF_BUFG
    SLICE_X46Y72         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDSE (Prop_fdse_C_Q)         0.164     1.660 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=99, routed)          0.566     2.226    sm/D_states_q_reg[7]_rep__0_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.045     2.271 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.466    fifo_reset_cond/AS[0]
    SLICE_X50Y68         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.825     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y68         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X50Y68         FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  1.001    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.771ns  (logic 10.976ns (30.684%)  route 24.795ns (69.316%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT4=6 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.829     7.407    L_reg/D_registers_q_reg[6][11]_0[8]
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.825     8.357    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  L_reg/L_7e5170f7_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.154     9.634    L_reg/L_7e5170f7_remainder0__0_carry_i_11_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.758 f  L_reg/L_7e5170f7_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.671    10.429    L_reg/L_7e5170f7_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  L_reg/L_7e5170f7_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.071    11.625    L_reg/L_7e5170f7_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.777 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.630    12.406    timerseg_driver/decimal_renderer/i__carry__1_i_1__3[0]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.164 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.817    13.981    L_reg/L_7e5170f7_remainder0_3[10]
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.302    14.283 r  L_reg/i__carry__0_i_22/O
                         net (fo=7, routed)           0.832    15.115    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.150    15.265 r  L_reg/i__carry_i_16__3/O
                         net (fo=10, routed)          0.890    16.156    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.326    16.482 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.998    17.480    L_reg/i__carry_i_17__3_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.632 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.926    18.558    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.352    18.910 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.815    19.726    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.332    20.058 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.716    20.773    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    20.897 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.520    21.417    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.967 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.967    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.282 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.525    23.807    L_reg/L_7e5170f7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.335    24.142 r  L_reg/i__carry_i_17__2/O
                         net (fo=5, routed)           0.960    25.101    L_reg/i__carry_i_17__2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.427 f  L_reg/i__carry_i_8__3/O
                         net (fo=5, routed)           0.313    25.740    L_reg/i__carry_i_8__3_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    25.864 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    26.689    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.006    27.819    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.943 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.493 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    28.494    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.608 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    29.646    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.302    29.948 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.477    30.425    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    30.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.692    31.241    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.150    31.391 r  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.800    32.191    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.328    32.519 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.494    34.012    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y64         LUT5 (Prop_lut5_I1_O)        0.124    34.136 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.210    37.346    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.893 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.893    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.396ns  (logic 10.973ns (31.000%)  route 24.423ns (69.000%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT4=6 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.829     7.407    L_reg/D_registers_q_reg[6][11]_0[8]
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.825     8.357    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  L_reg/L_7e5170f7_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.154     9.634    L_reg/L_7e5170f7_remainder0__0_carry_i_11_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.758 f  L_reg/L_7e5170f7_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.671    10.429    L_reg/L_7e5170f7_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  L_reg/L_7e5170f7_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.071    11.625    L_reg/L_7e5170f7_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.777 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.630    12.406    timerseg_driver/decimal_renderer/i__carry__1_i_1__3[0]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.164 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.817    13.981    L_reg/L_7e5170f7_remainder0_3[10]
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.302    14.283 r  L_reg/i__carry__0_i_22/O
                         net (fo=7, routed)           0.832    15.115    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.150    15.265 r  L_reg/i__carry_i_16__3/O
                         net (fo=10, routed)          0.890    16.156    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.326    16.482 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.998    17.480    L_reg/i__carry_i_17__3_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.632 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.926    18.558    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.352    18.910 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.815    19.726    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.332    20.058 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.716    20.773    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    20.897 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.520    21.417    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.967 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.967    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.282 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.525    23.807    L_reg/L_7e5170f7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.335    24.142 r  L_reg/i__carry_i_17__2/O
                         net (fo=5, routed)           0.960    25.101    L_reg/i__carry_i_17__2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.427 f  L_reg/i__carry_i_8__3/O
                         net (fo=5, routed)           0.313    25.740    L_reg/i__carry_i_8__3_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    25.864 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    26.689    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.006    27.819    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.943 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.493 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    28.494    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.608 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    29.646    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.302    29.948 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.477    30.425    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    30.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.692    31.241    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.150    31.391 r  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.800    32.191    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.328    32.519 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.254    33.772    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124    33.896 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.078    36.974    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.518 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.518    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.203ns  (logic 10.725ns (30.466%)  route 24.478ns (69.534%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT4=6 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.829     7.407    L_reg/D_registers_q_reg[6][11]_0[8]
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.825     8.357    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  L_reg/L_7e5170f7_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.154     9.634    L_reg/L_7e5170f7_remainder0__0_carry_i_11_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.758 f  L_reg/L_7e5170f7_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.671    10.429    L_reg/L_7e5170f7_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  L_reg/L_7e5170f7_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.071    11.625    L_reg/L_7e5170f7_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.777 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.630    12.406    timerseg_driver/decimal_renderer/i__carry__1_i_1__3[0]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.164 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.817    13.981    L_reg/L_7e5170f7_remainder0_3[10]
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.302    14.283 r  L_reg/i__carry__0_i_22/O
                         net (fo=7, routed)           0.832    15.115    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.150    15.265 r  L_reg/i__carry_i_16__3/O
                         net (fo=10, routed)          0.890    16.156    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.326    16.482 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.998    17.480    L_reg/i__carry_i_17__3_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.632 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.926    18.558    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.352    18.910 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.815    19.726    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.332    20.058 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.716    20.773    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    20.897 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.520    21.417    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.967 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.967    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.282 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.525    23.807    L_reg/L_7e5170f7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.335    24.142 r  L_reg/i__carry_i_17__2/O
                         net (fo=5, routed)           0.960    25.101    L_reg/i__carry_i_17__2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.427 f  L_reg/i__carry_i_8__3/O
                         net (fo=5, routed)           0.313    25.740    L_reg/i__carry_i_8__3_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    25.864 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    26.689    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.006    27.819    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.943 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.493 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    28.494    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.608 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    29.646    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.302    29.948 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.477    30.425    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    30.549 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.575    31.124    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.124    31.248 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           1.082    32.330    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    32.454 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.170    33.623    L_reg/timerseg[1]
    SLICE_X47Y64         LUT6 (Prop_lut6_I5_O)        0.124    33.747 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.052    36.799    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    40.325 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.325    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.196ns  (logic 11.008ns (31.277%)  route 24.188ns (68.723%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT4=6 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.829     7.407    L_reg/D_registers_q_reg[6][11]_0[8]
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.825     8.357    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  L_reg/L_7e5170f7_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.154     9.634    L_reg/L_7e5170f7_remainder0__0_carry_i_11_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.758 f  L_reg/L_7e5170f7_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.671    10.429    L_reg/L_7e5170f7_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  L_reg/L_7e5170f7_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.071    11.625    L_reg/L_7e5170f7_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.777 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.630    12.406    timerseg_driver/decimal_renderer/i__carry__1_i_1__3[0]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.164 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.817    13.981    L_reg/L_7e5170f7_remainder0_3[10]
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.302    14.283 r  L_reg/i__carry__0_i_22/O
                         net (fo=7, routed)           0.832    15.115    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.150    15.265 r  L_reg/i__carry_i_16__3/O
                         net (fo=10, routed)          0.890    16.156    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.326    16.482 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.998    17.480    L_reg/i__carry_i_17__3_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.632 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.926    18.558    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.352    18.910 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.815    19.726    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.332    20.058 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.716    20.773    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    20.897 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.520    21.417    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.967 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.967    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.282 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.525    23.807    L_reg/L_7e5170f7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.335    24.142 r  L_reg/i__carry_i_17__2/O
                         net (fo=5, routed)           0.960    25.101    L_reg/i__carry_i_17__2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.427 f  L_reg/i__carry_i_8__3/O
                         net (fo=5, routed)           0.313    25.740    L_reg/i__carry_i_8__3_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    25.864 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    26.689    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.006    27.819    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.943 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.493 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    28.494    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.608 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    29.646    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.302    29.948 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.477    30.425    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    30.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.692    31.241    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.150    31.391 r  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.800    32.191    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.328    32.519 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.324    33.842    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I1_O)        0.124    33.966 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.772    36.739    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    40.318 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.318    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.064ns  (logic 11.003ns (31.379%)  route 24.062ns (68.621%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT4=6 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.829     7.407    L_reg/D_registers_q_reg[6][11]_0[8]
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.825     8.357    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  L_reg/L_7e5170f7_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.154     9.634    L_reg/L_7e5170f7_remainder0__0_carry_i_11_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.758 f  L_reg/L_7e5170f7_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.671    10.429    L_reg/L_7e5170f7_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  L_reg/L_7e5170f7_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.071    11.625    L_reg/L_7e5170f7_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.777 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.630    12.406    timerseg_driver/decimal_renderer/i__carry__1_i_1__3[0]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.164 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.817    13.981    L_reg/L_7e5170f7_remainder0_3[10]
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.302    14.283 r  L_reg/i__carry__0_i_22/O
                         net (fo=7, routed)           0.832    15.115    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.150    15.265 r  L_reg/i__carry_i_16__3/O
                         net (fo=10, routed)          0.890    16.156    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.326    16.482 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.998    17.480    L_reg/i__carry_i_17__3_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.632 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.926    18.558    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.352    18.910 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.815    19.726    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.332    20.058 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.716    20.773    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    20.897 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.520    21.417    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.967 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.967    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.282 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.525    23.807    L_reg/L_7e5170f7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.335    24.142 r  L_reg/i__carry_i_17__2/O
                         net (fo=5, routed)           0.960    25.101    L_reg/i__carry_i_17__2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.427 f  L_reg/i__carry_i_8__3/O
                         net (fo=5, routed)           0.313    25.740    L_reg/i__carry_i_8__3_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    25.864 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    26.689    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.006    27.819    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.943 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.493 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    28.494    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.608 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    29.646    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.302    29.948 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.477    30.425    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    30.549 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.692    31.241    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.150    31.391 r  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.800    32.191    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.328    32.519 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.286    33.805    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I5_O)        0.124    33.929 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.684    36.613    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    40.186 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.186    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.992ns  (logic 10.946ns (31.280%)  route 24.047ns (68.720%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT4=6 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.829     7.407    L_reg/D_registers_q_reg[6][11]_0[8]
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.825     8.357    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  L_reg/L_7e5170f7_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.154     9.634    L_reg/L_7e5170f7_remainder0__0_carry_i_11_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.758 f  L_reg/L_7e5170f7_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.671    10.429    L_reg/L_7e5170f7_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  L_reg/L_7e5170f7_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.071    11.625    L_reg/L_7e5170f7_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.777 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.630    12.406    timerseg_driver/decimal_renderer/i__carry__1_i_1__3[0]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.164 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.817    13.981    L_reg/L_7e5170f7_remainder0_3[10]
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.302    14.283 r  L_reg/i__carry__0_i_22/O
                         net (fo=7, routed)           0.832    15.115    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.150    15.265 r  L_reg/i__carry_i_16__3/O
                         net (fo=10, routed)          0.890    16.156    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.326    16.482 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.998    17.480    L_reg/i__carry_i_17__3_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.632 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.926    18.558    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.352    18.910 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.815    19.726    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.332    20.058 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.716    20.773    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    20.897 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.520    21.417    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.967 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.967    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.282 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.525    23.807    L_reg/L_7e5170f7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.335    24.142 r  L_reg/i__carry_i_17__2/O
                         net (fo=5, routed)           0.960    25.101    L_reg/i__carry_i_17__2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.427 f  L_reg/i__carry_i_8__3/O
                         net (fo=5, routed)           0.313    25.740    L_reg/i__carry_i_8__3_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    25.864 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    26.689    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.006    27.819    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.943 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.493 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    28.494    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.608 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    29.646    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.302    29.948 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.477    30.425    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    30.549 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.692    31.241    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X46Y51         LUT4 (Prop_lut4_I2_O)        0.150    31.391 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.800    32.191    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I1_O)        0.328    32.519 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.322    33.840    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I2_O)        0.124    33.964 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.634    36.598    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.114 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.114    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.813ns  (logic 10.722ns (30.798%)  route 24.091ns (69.202%))
  Logic Levels:           29  (CARRY4=6 LUT2=5 LUT4=6 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X44Y77         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.829     7.407    L_reg/D_registers_q_reg[6][11]_0[8]
    SLICE_X45Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.531 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1/O
                         net (fo=5, routed)           0.825     8.357    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  L_reg/L_7e5170f7_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.154     9.634    L_reg/L_7e5170f7_remainder0__0_carry_i_11_n_0
    SLICE_X42Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.758 f  L_reg/L_7e5170f7_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.671    10.429    L_reg/L_7e5170f7_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.553 r  L_reg/L_7e5170f7_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.071    11.625    L_reg/L_7e5170f7_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y57         LUT2 (Prop_lut2_I0_O)        0.152    11.777 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.630    12.406    timerseg_driver/decimal_renderer/i__carry__1_i_1__3[0]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.758    13.164 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.817    13.981    L_reg/L_7e5170f7_remainder0_3[10]
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.302    14.283 r  L_reg/i__carry__0_i_22/O
                         net (fo=7, routed)           0.832    15.115    L_reg/i__carry__0_i_22_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I3_O)        0.150    15.265 r  L_reg/i__carry_i_16__3/O
                         net (fo=10, routed)          0.890    16.156    L_reg/i__carry_i_16__3_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.326    16.482 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.998    17.480    L_reg/i__carry_i_17__3_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.152    17.632 r  L_reg/i__carry_i_20__4/O
                         net (fo=3, routed)           0.926    18.558    L_reg/i__carry_i_20__4_n_0
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.352    18.910 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.815    19.726    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I0_O)        0.332    20.058 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.716    20.773    L_reg/i__carry_i_13__3_n_0
    SLICE_X47Y53         LUT2 (Prop_lut2_I1_O)        0.124    20.897 r  L_reg/i__carry__0_i_4__4/O
                         net (fo=1, routed)           0.520    21.417    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X46Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    21.967 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.967    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.282 f  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.525    23.807    L_reg/L_7e5170f7_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X48Y50         LUT4 (Prop_lut4_I3_O)        0.335    24.142 r  L_reg/i__carry_i_17__2/O
                         net (fo=5, routed)           0.960    25.101    L_reg/i__carry_i_17__2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I0_O)        0.326    25.427 f  L_reg/i__carry_i_8__3/O
                         net (fo=5, routed)           0.313    25.740    L_reg/i__carry_i_8__3_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124    25.864 r  L_reg/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.824    26.689    L_reg/timerseg_OBUF[10]_inst_i_11_n_0
    SLICE_X48Y51         LUT4 (Prop_lut4_I1_O)        0.124    26.813 r  L_reg/i__carry_i_14__2/O
                         net (fo=3, routed)           1.006    27.819    L_reg/i__carry_i_14__2_n_0
    SLICE_X47Y49         LUT4 (Prop_lut4_I0_O)        0.124    27.943 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    27.943    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.493 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.001    28.494    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.608 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 r  timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.800    29.646    timerseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.302    29.948 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.477    30.425    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X46Y51         LUT5 (Prop_lut5_I4_O)        0.124    30.549 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.575    31.124    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.124    31.248 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           1.082    32.330    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124    32.454 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.403    33.856    L_reg/timerseg[1]
    SLICE_X47Y64         LUT6 (Prop_lut6_I0_O)        0.124    33.980 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.432    36.412    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    39.935 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.935    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.022ns  (logic 10.611ns (31.189%)  route 23.410ns (68.811%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          2.257     7.843    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X41Y72         LUT5 (Prop_lut5_I1_O)        0.150     7.993 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           1.008     9.001    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  L_reg/L_7e5170f7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.629     9.957    L_reg/L_7e5170f7_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.081 f  L_reg/L_7e5170f7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.455    10.536    L_reg/L_7e5170f7_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.150    10.686 r  L_reg/L_7e5170f7_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.152    11.838    L_reg/L_7e5170f7_remainder0__0_carry_i_8__0_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.326    12.164 r  L_reg/L_7e5170f7_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.164    bseg_driver/decimal_renderer/i__carry__1_i_13_0[3]
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.565 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.565    bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.679 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.679    bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__0_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.918 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.005    13.924    L_reg/L_7e5170f7_remainder0_1[10]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.302    14.226 r  L_reg/i__carry__1_i_14/O
                         net (fo=6, routed)           1.069    15.294    L_reg/i__carry__1_i_14_n_0
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.124    15.418 f  L_reg/i__carry__1_i_10/O
                         net (fo=2, routed)           0.647    16.066    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.190 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.976    17.166    L_reg/i__carry__1_i_8_n_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.150    17.316 r  L_reg/i__carry_i_19__1/O
                         net (fo=4, routed)           0.833    18.149    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.328    18.477 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.604    19.080    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.204 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.474    19.678    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.185 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.185    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.498 f  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.302    21.800    bseg_driver/decimal_renderer/O[3]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.334    22.134 f  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=11, routed)          0.879    23.013    L_reg/bseg_OBUF[10]_inst_i_11_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I4_O)        0.326    23.339 f  L_reg/i__carry_i_19__2/O
                         net (fo=2, routed)           0.744    24.083    L_reg/i__carry_i_19__2_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I4_O)        0.124    24.207 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.822    25.029    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124    25.153 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.080    26.233    L_reg/i__carry_i_12__2_n_0
    SLICE_X32Y69         LUT2 (Prop_lut2_I1_O)        0.124    26.357 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    26.357    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[0]
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.889 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.889    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.003 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.003    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.117    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.339 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    28.142    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.299    28.441 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.629    29.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.194 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.669    29.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I3_O)        0.124    29.987 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.697    30.684    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.808 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.026    31.834    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I3_O)        0.124    31.958 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.649    35.607    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.152 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.152    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.991ns  (logic 10.837ns (31.882%)  route 23.154ns (68.118%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          2.257     7.843    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X41Y72         LUT5 (Prop_lut5_I1_O)        0.150     7.993 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           1.008     9.001    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  L_reg/L_7e5170f7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.629     9.957    L_reg/L_7e5170f7_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.081 f  L_reg/L_7e5170f7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.455    10.536    L_reg/L_7e5170f7_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.150    10.686 r  L_reg/L_7e5170f7_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.152    11.838    L_reg/L_7e5170f7_remainder0__0_carry_i_8__0_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.326    12.164 r  L_reg/L_7e5170f7_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.164    bseg_driver/decimal_renderer/i__carry__1_i_13_0[3]
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.565 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.565    bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.679 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.679    bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__0_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.918 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.005    13.924    L_reg/L_7e5170f7_remainder0_1[10]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.302    14.226 r  L_reg/i__carry__1_i_14/O
                         net (fo=6, routed)           1.069    15.294    L_reg/i__carry__1_i_14_n_0
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.124    15.418 f  L_reg/i__carry__1_i_10/O
                         net (fo=2, routed)           0.647    16.066    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.190 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.976    17.166    L_reg/i__carry__1_i_8_n_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.150    17.316 r  L_reg/i__carry_i_19__1/O
                         net (fo=4, routed)           0.833    18.149    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.328    18.477 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.604    19.080    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.204 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.474    19.678    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.185 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.185    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.498 f  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.302    21.800    bseg_driver/decimal_renderer/O[3]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.334    22.134 f  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=11, routed)          0.879    23.013    L_reg/bseg_OBUF[10]_inst_i_11_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I4_O)        0.326    23.339 f  L_reg/i__carry_i_19__2/O
                         net (fo=2, routed)           0.744    24.083    L_reg/i__carry_i_19__2_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I4_O)        0.124    24.207 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.822    25.029    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124    25.153 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.080    26.233    L_reg/i__carry_i_12__2_n_0
    SLICE_X32Y69         LUT2 (Prop_lut2_I1_O)        0.124    26.357 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    26.357    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[0]
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.889 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.889    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.003 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.003    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.117    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.339 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    28.142    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.299    28.441 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.629    29.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.194 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.669    29.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I3_O)        0.124    29.987 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.697    30.684    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.808 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.026    31.834    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I0_O)        0.153    31.987 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.393    35.380    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    39.121 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.121    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.820ns  (logic 10.855ns (32.098%)  route 22.965ns (67.902%))
  Logic Levels:           31  (CARRY4=9 LUT2=3 LUT3=1 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=16, routed)          2.257     7.843    L_reg/D_registers_q_reg[3][11]_0[9]
    SLICE_X41Y72         LUT5 (Prop_lut5_I1_O)        0.150     7.993 r  L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           1.008     9.001    L_reg/L_7e5170f7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.326     9.327 f  L_reg/L_7e5170f7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.629     9.957    L_reg/L_7e5170f7_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.081 f  L_reg/L_7e5170f7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.455    10.536    L_reg/L_7e5170f7_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y73         LUT4 (Prop_lut4_I0_O)        0.150    10.686 r  L_reg/L_7e5170f7_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.152    11.838    L_reg/L_7e5170f7_remainder0__0_carry_i_8__0_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.326    12.164 r  L_reg/L_7e5170f7_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.164    bseg_driver/decimal_renderer/i__carry__1_i_13_0[3]
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.565 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.565    bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.679 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.679    bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__0_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.918 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.005    13.924    L_reg/L_7e5170f7_remainder0_1[10]
    SLICE_X36Y73         LUT5 (Prop_lut5_I0_O)        0.302    14.226 r  L_reg/i__carry__1_i_14/O
                         net (fo=6, routed)           1.069    15.294    L_reg/i__carry__1_i_14_n_0
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.124    15.418 f  L_reg/i__carry__1_i_10/O
                         net (fo=2, routed)           0.647    16.066    L_reg/i__carry__1_i_10_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.190 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.976    17.166    L_reg/i__carry__1_i_8_n_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.150    17.316 r  L_reg/i__carry_i_19__1/O
                         net (fo=4, routed)           0.833    18.149    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y71         LUT5 (Prop_lut5_I4_O)        0.328    18.477 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.604    19.080    L_reg/i__carry_i_11__3_n_0
    SLICE_X40Y71         LUT2 (Prop_lut2_I1_O)        0.124    19.204 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.474    19.678    bseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X37Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.185 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.185    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.498 f  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.302    21.800    bseg_driver/decimal_renderer/O[3]
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.334    22.134 f  bseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=11, routed)          0.879    23.013    L_reg/bseg_OBUF[10]_inst_i_11_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I4_O)        0.326    23.339 f  L_reg/i__carry_i_19__2/O
                         net (fo=2, routed)           0.744    24.083    L_reg/i__carry_i_19__2_n_0
    SLICE_X30Y70         LUT6 (Prop_lut6_I4_O)        0.124    24.207 f  L_reg/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.822    25.029    L_reg/bseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124    25.153 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           1.080    26.233    L_reg/i__carry_i_12__2_n_0
    SLICE_X32Y69         LUT2 (Prop_lut2_I1_O)        0.124    26.357 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    26.357    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_6_1[0]
    SLICE_X32Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.889 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.889    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.003 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.003    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.117    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.339 r  bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    28.142    bseg_driver/decimal_renderer/L_7e5170f7_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y71         LUT4 (Prop_lut4_I3_O)        0.299    28.441 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.629    29.070    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.194 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.669    29.863    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I3_O)        0.124    29.987 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.697    30.684    L_reg/bseg_OBUF[1]_inst_i_1_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.808 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.819    31.628    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X38Y69         LUT4 (Prop_lut4_I0_O)        0.152    31.780 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.410    35.190    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    38.950 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.950    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.373ns (71.196%)  route 0.555ns (28.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.555     2.199    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.431 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.431    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.392ns (71.821%)  route 0.546ns (28.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.546     2.215    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.442 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.442    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.396ns (71.015%)  route 0.570ns (28.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.587     1.531    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDPE (Prop_fdpe_C_Q)         0.164     1.695 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.570     2.265    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.497 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.497    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.406ns (70.187%)  route 0.597ns (29.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.597     2.266    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.508 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.508    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_393999181[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.476ns (74.661%)  route 0.501ns (25.339%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.593     1.537    forLoop_idx_0_393999181[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_393999181[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  forLoop_idx_0_393999181[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.798    forLoop_idx_0_393999181[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.099     1.897 r  forLoop_idx_0_393999181[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.388     2.285    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.514 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.514    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.409ns (68.839%)  route 0.638ns (31.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.638     2.306    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.551 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.551    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_537161691[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 1.619ns (37.171%)  route 2.736ns (62.829%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.670     3.164    forLoop_idx_0_537161691[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.288 r  forLoop_idx_0_537161691[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           1.066     4.355    forLoop_idx_0_537161691[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_537161691[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.503     4.907    forLoop_idx_0_537161691[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y65         SRLC32E                                      r  forLoop_idx_0_537161691[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_537161691[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.339ns  (logic 1.617ns (37.276%)  route 2.722ns (62.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.091     3.584    forLoop_idx_0_537161691[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.708 r  forLoop_idx_0_537161691[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.631     4.339    forLoop_idx_0_537161691[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_537161691[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.510     4.914    forLoop_idx_0_537161691[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_537161691[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.622ns (39.972%)  route 2.437ns (60.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.831     3.329    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.124     3.453 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.606     4.059    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y52         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y52         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.615ns (39.895%)  route 2.433ns (60.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.055     3.546    forLoop_idx_0_537161691[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.670 r  forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.378     4.048    forLoop_idx_0_537161691[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.498     4.902    forLoop_idx_0_537161691[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.925ns  (logic 1.625ns (41.393%)  route 2.300ns (58.607%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.807     3.308    forLoop_idx_0_537161691[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.432 r  forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.493     3.925    forLoop_idx_0_537161691[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y75         SRLC32E                                      r  forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.491     4.895    forLoop_idx_0_537161691[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y75         SRLC32E                                      r  forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.628ns (44.641%)  route 2.019ns (55.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.646    reset_cond/M_reset_cond_in
    SLICE_X65Y67         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y67         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.628ns (44.641%)  route 2.019ns (55.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.646    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.628ns (44.641%)  route 2.019ns (55.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.646    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.628ns (44.641%)  route 2.019ns (55.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.646    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.646ns  (logic 1.628ns (44.641%)  route 2.019ns (55.359%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.480     2.984    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.108 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.646    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_393999181[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.300ns (28.335%)  route 0.758ns (71.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.557     0.812    forLoop_idx_0_393999181[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.857 r  forLoop_idx_0_393999181[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.201     1.057    forLoop_idx_0_393999181[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_393999181[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.864     2.054    forLoop_idx_0_393999181[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_393999181[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_393999181[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.307ns (28.643%)  route 0.765ns (71.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.709     0.971    forLoop_idx_0_393999181[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.016 r  forLoop_idx_0_393999181[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.056     1.072    forLoop_idx_0_393999181[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_393999181[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.864     2.054    forLoop_idx_0_393999181[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y52         SRLC32E                                      r  forLoop_idx_0_393999181[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.316ns (28.428%)  route 0.797ns (71.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.113    reset_cond/M_reset_cond_in
    SLICE_X65Y67         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y67         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.316ns (28.428%)  route 0.797ns (71.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.113    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.316ns (28.428%)  route 0.797ns (71.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.113    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.316ns (28.428%)  route 0.797ns (71.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.113    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.316ns (28.428%)  route 0.797ns (71.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.613     0.885    reset_cond/butt_reset_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.930 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.113    reset_cond/M_reset_cond_in
    SLICE_X64Y67         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y67         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.313ns (26.076%)  route 0.888ns (73.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.720     0.989    forLoop_idx_0_537161691[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.034 r  forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.168     1.202    forLoop_idx_0_537161691[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y75         SRLC32E                                      r  forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.845     2.035    forLoop_idx_0_537161691[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y75         SRLC32E                                      r  forLoop_idx_0_537161691[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.311ns (25.700%)  route 0.900ns (74.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.968    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.013 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.198     1.211    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y52         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y52         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.304ns (24.696%)  route 0.926ns (75.304%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.811     1.069    forLoop_idx_0_537161691[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.114 r  forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.115     1.230    forLoop_idx_0_537161691[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=421, routed)         0.852     2.042    forLoop_idx_0_537161691[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_537161691[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





