Flow report for pll_test
Tue Mar 19 19:56:09 2019
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Tue Mar 19 19:56:09 2019       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; pll_test                                    ;
; Top-level Entity Name              ; pll_test                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE15F23C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 62 / 15,408 ( < 1 % )                       ;
;     Total combinational functions  ; 62 / 15,408 ( < 1 % )                       ;
;     Dedicated logic registers      ; 33 / 15,408 ( < 1 % )                       ;
; Total registers                    ; 33                                          ;
; Total pins                         ; 3 / 344 ( < 1 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/19/2019 19:55:22 ;
; Main task         ; Compilation         ;
; Revision Name     ; pll_test            ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                      ;
+--------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 963347792654.155299652207052    ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                              ; --            ; --          ; pll_test_tb    ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; pll_test_tb                     ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                     ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/pll_test.vt ; --            ; --          ; pll_test_tb    ;
; EDA_TEST_BENCH_MODULE_NAME           ; pll_test_tb                     ; --            ; --          ; pll_test_tb    ;
; EDA_TEST_BENCH_NAME                  ; pll_test_tb                     ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                       ; 1 ps                            ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                               ; --            ; --          ; --             ;
; MISC_FILE                            ; ipcore/pll_bb.v                 ; --            ; --          ; --             ;
; MISC_FILE                            ; ipcore/pll.ppf                  ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE          ; 1.2V                            ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; 16764057                        ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE               ; SOURCE                          ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                    ; --            ; --          ; --             ;
+--------------------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:13     ; 1.0                     ; 4978 MB             ; 00:00:22                           ;
; Fitter                    ; 00:00:05     ; 1.0                     ; 5763 MB             ; 00:00:05                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 4874 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 4983 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 4839 MB             ; 00:00:01                           ;
; Total                     ; 00:00:25     ; --                      ; --                  ; 00:00:31                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; EVELOVELY        ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; EVELOVELY        ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; EVELOVELY        ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; EVELOVELY        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; EVELOVELY        ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off pll_test -c pll_test
quartus_fit --read_settings_files=off --write_settings_files=off pll_test -c pll_test
quartus_asm --read_settings_files=off --write_settings_files=off pll_test -c pll_test
quartus_sta pll_test -c pll_test
quartus_eda --read_settings_files=off --write_settings_files=off pll_test -c pll_test



