<stg><name>hdv_engine_Pipeline_VITIS_LOOP_294_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:2 %icmp_ln294 = icmp_eq  i2 %i_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc:3 %add_ln294 = add i2 %i_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln294 = br i1 %icmp_ln294, void %for.inc.split, void %exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln294 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln294"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln294"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.split:2 %switch_ln298 = switch i2 %i_3, void %branch14, i2 0, void %branch12, i2 1, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln298"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0 %store_ln298 = store i32 0, i32 %denom_a_classes_1

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:1 %store_ln299 = store i32 0, i32 %denom_b_classes_1

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:2 %store_ln301 = store i32 0, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
branch13:3 %br_ln0 = br void %arrayidx105.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:0 %store_ln298 = store i32 0, i32 %denom_a_classes_0

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:1 %store_ln299 = store i32 0, i32 %denom_b_classes_0

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:2 %store_ln301 = store i32 0, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
branch12:3 %br_ln0 = br void %arrayidx105.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="!0"/>
<literal name="i_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0 %store_ln298 = store i32 0, i32 %denom_a_classes_2

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="!0"/>
<literal name="i_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:1 %store_ln299 = store i32 0, i32 %denom_b_classes_2

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="!0"/>
<literal name="i_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:2 %store_ln301 = store i32 0, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
<literal name="i_3" val="!0"/>
<literal name="i_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
branch14:3 %br_ln0 = br void %arrayidx105.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx105.exit:0 %store_ln294 = store i2 %add_ln294, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx105.exit:1 %br_ln294 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
exit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="denom_a_classes_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="denom_a_classes_0"/></StgValue>
</port>
<port id="37" name="denom_b_classes_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="denom_b_classes_0"/></StgValue>
</port>
<port id="38" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2"/></StgValue>
</port>
<port id="39" name="denom_a_classes_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="denom_a_classes_1"/></StgValue>
</port>
<port id="40" name="denom_b_classes_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="denom_b_classes_1"/></StgValue>
</port>
<port id="41" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1"/></StgValue>
</port>
<port id="42" name="denom_a_classes_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="denom_a_classes_2"/></StgValue>
</port>
<port id="43" name="denom_b_classes_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="denom_b_classes_2"/></StgValue>
</port>
<port id="44" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="i" fromId="45" toId="4">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="i" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="50" from="i" to="i_3" fromId="4" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="i_3" to="icmp_ln294" fromId="7" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln294" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="i_3" to="add_ln294" fromId="7" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln294" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="icmp_ln294" to="br_ln294" fromId="9" toId="11">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln294" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="speclooptripcount_ln294" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_70" to="speclooptripcount_ln294" fromId="70" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_70" to="speclooptripcount_ln294" fromId="70" toId="12">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln294" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="empty_4" to="specloopname_ln294" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="i_3" to="switch_ln298" fromId="7" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_47" to="switch_ln298" fromId="47" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_65" to="switch_ln298" fromId="65" toId="14">
</dataflow>
<dataflow id="81" from="StgValue_55" to="store_ln298" fromId="55" toId="15">
</dataflow>
<dataflow id="82" from="denom_a_classes_1" to="store_ln298" fromId="39" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_55" to="store_ln299" fromId="55" toId="16">
</dataflow>
<dataflow id="84" from="denom_b_classes_1" to="store_ln299" fromId="40" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_55" to="store_ln301" fromId="55" toId="17">
</dataflow>
<dataflow id="86" from="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_1" to="store_ln301" fromId="41" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_55" to="store_ln298" fromId="55" toId="19">
</dataflow>
<dataflow id="88" from="denom_a_classes_0" to="store_ln298" fromId="36" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_55" to="store_ln299" fromId="55" toId="20">
</dataflow>
<dataflow id="90" from="denom_b_classes_0" to="store_ln299" fromId="37" toId="20">
</dataflow>
<dataflow id="91" from="StgValue_55" to="store_ln301" fromId="55" toId="21">
</dataflow>
<dataflow id="92" from="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_2" to="store_ln301" fromId="38" toId="21">
</dataflow>
<dataflow id="93" from="StgValue_55" to="store_ln298" fromId="55" toId="23">
</dataflow>
<dataflow id="94" from="denom_a_classes_2" to="store_ln298" fromId="42" toId="23">
</dataflow>
<dataflow id="95" from="StgValue_55" to="store_ln299" fromId="55" toId="24">
</dataflow>
<dataflow id="96" from="denom_b_classes_2" to="store_ln299" fromId="43" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_55" to="store_ln301" fromId="55" toId="25">
</dataflow>
<dataflow id="98" from="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl" to="store_ln301" fromId="44" toId="25">
</dataflow>
<dataflow id="99" from="add_ln294" to="store_ln294" fromId="10" toId="27">
</dataflow>
<dataflow id="100" from="i" to="store_ln294" fromId="4" toId="27">
</dataflow>
<dataflow id="101" from="icmp_ln294" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="102" from="i_3" to="StgValue_2" fromId="7" toId="2">
</dataflow>
</dataflows>


</stg>
