<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Consider a 1-Gbit dynamic RAM (DRAM) with a cell size of <img src="images/3657-15-14P-i1.png" />.</p> <p>Calculate the cell area.</p> <p> <img src="images/3657-15-14P-i2.png" /> </p> <p>Substitute 1 G-bit for RAM capacity, and <img src="images/3657-15-14P-i3.png" /> for cell size.</p> <p> <img src="images/3657-15-14P-i4.png" /> </p> <p>Consider that the chip size is, <img src="images/3657-15-14P-i5.png" />.</p> <p>The total chip area in <img src="images/3657-15-14P-i6.png" /> is,</p> <p> <img src="images/3657-15-14P-i7.png" /> </p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>The space occupied by I/O connections, peripheral circuits on the chip is,</p> <p> <img src="images/3657-15-14P-i8.png" /> </p> <p>The percentage of space occupied by the peripherals in total chip area is,</p> <p> <img src="images/3657-15-14P-i9.png" /> </p> <p>Therefore, in total chip area 40% of space occupied by the cell area and remaining 60% space occupied by the I/O connections, peripheral circuits, and interconnect.</p></div>