component generic_counter is
        Port (
            load, rst, clk, enab : in std_logic;
            cnt_in : in std_logic_vector(4 downto 0);
            cnt_out : out std_logic_vector(4 downto 0)
        );
    end component;

    component generic_register is
        Port (
            data_in : in std_logic_vector(7 downto 0);
            data_out : out std_logic_vector(7 downto 0);
            load : in std_logic;
            clk : in std_logic;
            rst : in std_logic
        );
    end component;

    component DATA_DRIVER is
        Port (
            data_in : in std_logic_vector(7 downto 0);
            data_en : in std_logic;
            data_out : out std_logic_vector(7 downto 0)
        );
    end component;

    component Multiplexor is
        Port (
            sel : in std_logic;
            in0, in1 : in std_logic_vector(4 downto 0);
            mux_out : out std_logic_vector(4 downto 0)
        );
    end component;

    component ALU is
        Port (
            in_a, in_b : in std_logic_vector(7 downto 0);
            opcode : in std_logic_vector(2 downto 0);
            alu_out : out std_logic_vector(7 downto 0);
            a_is_zero : out std_logic
        );
