###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 22:07:14 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (11.876 ps) Hold Check with Pin mem/dcache/STATE_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   80.100 (P)    0.000 (I)
            Arrival:=   -3.764        0.000

               Hold:+    0.887
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   97.124
       Launch Clock:=    0.000
          Data Path:+  109.000
              Slack:=   11.876
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |           Cell           | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                          |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+--------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)                |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3891_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R      |      1 |  4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset             |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3428_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L      |      1 | 12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset             |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC2673_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM     |      6 | 33.100 | 28.600 |  92.500 | 
     | FE_PHN2673_reset             |       |       |  R   | (net)                    |      6 |        |        |         | 
     | mem/dcache/FE_DBTC5_reset/Y  |       | A->Y  |  F   | INVx1_ASAP7_75t_SL       |      3 | 16.200 |  5.100 |  97.600 | 
     | mem/dcache/FE_DBTN5_reset    |       |       |  F   | (net)                    |      3 |        |        |         | 
     | mem/dcache/g11190/Y          |       | C->Y  |  R   | A2O1A1Ixp33_ASAP7_75t_SL |      1 |  9.300 |  4.000 | 101.600 | 
     | mem/dcache/n_57              |       |       |  R   | (net)                    |      1 |        |        |         | 
     | mem/dcache/FE_PHC3589_n_57/Y |       | A->Y  |  R   | HB1xp67_ASAP7_75t_SL     |      1 |  5.300 |  7.400 | 109.000 | 
     | mem/dcache/FE_PHN3589_n_57   |       |       |  R   | (net)                    |      1 |        |        |         | 
     | mem/dcache/STATE_reg[2]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL    |      1 |  5.900 |  0.000 | 109.000 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 20.500 | -20.364 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 23.000 | 16.600 |  -3.764 | 
     | GCLK                                               |       |           |      |                        |        |        |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/STATE_reg[2]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |      3 | 12.400 |  0.200 |  -3.764 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (12.523 ps) Hold Check with Pin mem/dcache/STATE_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   80.100 (P)    0.000 (I)
            Arrival:=   -3.764        0.000

               Hold:+    0.841
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   97.077
       Launch Clock:=    0.000
          Data Path:+  109.600
              Slack:=   12.523
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Timing Point              | Flags |  Arc  | Edge |           Cell           | Fanout |  Trans |  Delay | Arrival | 
     |                                        |       |       |      |                          |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------+-------+-------+------+--------------------------+--------+--------+--------+---------| 
     | reset                                  |       | reset |  R   | (arrival)                |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                                  |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3891_reset/Y                     |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R      |      1 |  4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                       |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3428_reset/Y                     |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L      |      1 | 12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                       |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC2673_reset/Y                     |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM     |      6 | 33.100 | 28.600 |  92.500 | 
     | FE_PHN2673_reset                       |       |       |  R   | (net)                    |      6 |        |        |         | 
     | mem/dcache/FE_DBTC5_reset/Y            |       | A->Y  |  F   | INVx1_ASAP7_75t_SL       |      3 | 16.200 |  5.100 |  97.600 | 
     | mem/dcache/FE_DBTN5_reset              |       |       |  F   | (net)                    |      3 |        |        |         | 
     | mem/dcache/FE_PHC4015_FE_DBTN5_reset/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL       |      1 |  9.300 |  7.500 | 105.100 | 
     | mem/dcache/FE_PHN4015_FE_DBTN5_reset   |       |       |  F   | (net)                    |      1 |        |        |         | 
     | mem/dcache/g11166/Y                    |       | C->Y  |  R   | A2O1A1Ixp33_ASAP7_75t_SL |      1 |  4.000 |  4.500 | 109.600 | 
     | mem/dcache/n_81                        |       |       |  R   | (net)                    |      1 |        |        |         | 
     | mem/dcache/STATE_reg[1]/D              |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL    |      1 |  6.500 |  0.100 | 109.600 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 20.500 | -20.364 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 23.000 | 16.600 |  -3.764 | 
     | GCLK                                               |       |           |      |                        |        |        |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/STATE_reg[1]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |      3 | 12.400 |  0.200 |  -3.764 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (19.190 ps) Hold Check with Pin mem/dcache/STATE_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) mem/dcache/STATE_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   80.000 (P)    0.000 (I)
            Arrival:=   -3.864        0.000

               Hold:+    6.774
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  102.910
       Launch Clock:=    0.000
          Data Path:+  122.100
              Slack:=   19.190
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |           Cell           | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                          |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+--------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)                |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3891_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R      |      1 |  4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset             |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3428_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L      |      1 | 12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset             |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC2673_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM     |      6 | 33.100 | 28.700 |  92.600 | 
     | FE_PHN2673_reset             |       |       |  R   | (net)                    |      6 |        |        |         | 
     | mem/dcache/g11141/Y          |       | C->Y  |  F   | O2A1O1Ixp33_ASAP7_75t_SL |      1 | 16.200 |  6.100 |  98.700 | 
     | mem/dcache/n_82              |       |       |  F   | (net)                    |      1 |        |        |         | 
     | mem/dcache/FE_PHC3578_n_82/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL     |      1 |  9.200 | 23.400 | 122.100 | 
     | mem/dcache/FE_PHN3578_n_82   |       |       |  F   | (net)                    |      1 |        |        |         | 
     | mem/dcache/STATE_reg[0]/D    |       | D     |  F   | DFFHQx4_ASAP7_75t_SL     |      1 |  9.900 |  0.000 | 122.100 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 20.500 | -20.364 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 23.000 | 16.500 |  -3.864 | 
     | GCLK                                               |       |           |      |                        |        |        |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/STATE_reg[0]/CLK                        |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL   |      3 | 12.400 |  0.100 |  -3.864 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (36.806 ps) Clock Gating Hold Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   63.500 (P)    0.000 (I)
            Arrival:=  -20.364        0.000

  Clock Gating Hold:+  -13.842
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   65.794
       Launch Clock:=    0.000
          Data Path:+  102.600
              Slack:=   36.806
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |           Cell           | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |       |      |                          |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+--------------------------+--------+--------+--------+---------| 
     | reset                                              |       | reset |  R   | (arrival)                |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                                              |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R      |      1 |  4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                                   |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L      |      1 | 12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                                   |       |       |  R   | (net)                    |      1 |        |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM     |      6 | 33.100 | 28.600 |  92.500 | 
     | FE_PHN2673_reset                                   |       |       |  R   | (net)                    |      6 |        |        |         | 
     | mem/dcache/FE_DBTC5_reset/Y                        |       | A->Y  |  F   | INVx1_ASAP7_75t_SL       |      3 | 16.200 |  5.100 |  97.600 | 
     | mem/dcache/FE_DBTN5_reset                          |       |       |  F   | (net)                    |      3 |        |        |         | 
     | mem/dcache/g13600/Y                                |       | C->Y  |  R   | A2O1A1Ixp33_ASAP7_75t_SL |      1 |  9.300 |  5.000 | 102.600 | 
     | mem/dcache/n_323                                   |       |       |  R   | (net)                    |      1 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | ENA   |  R   | ICGx1_ASAP7_75t_SRAM     |      1 |  6.800 |  0.100 | 102.600 | 
     | ENA                                                |       |       |      |                          |        |        |        |         | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 20.500 | -20.364 | 
     | CTS_2                                              |       |      |  R   | (net)                  |      3 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 23.000 |  2.900 | -20.364 | 
     | CLK                                                |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (37.149 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[30]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.400 (P)    0.000 (I)
            Arrival:=   -0.464        0.000

               Hold:+    8.714
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.251
       Launch Clock:=    0.000
          Data Path:+  145.400
              Slack:=   37.149
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 39.800 | 140.200 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g434__7098/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 107.600 | -2.100 | 138.100 | 
     | cpu/s2_to_s3_alu/n_17               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2849_n_17/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |   4.600 |  7.300 | 145.400 | 
     | cpu/s2_to_s3_alu/FE_PHN2849_n_17    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[30]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   5.200 |  0.000 | 145.400 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.400 |  -0.464 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[30]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.400 |  -0.464 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (41.807 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[31]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.000 (P)    0.000 (I)
            Arrival:=   -0.864        0.000

               Hold:+    8.657
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.793
       Launch Clock:=    0.000
          Data Path:+  149.600
              Slack:=   41.807
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 44.000 | 144.400 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g420__5477/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 110.300 | -2.700 | 141.700 | 
     | cpu/s2_to_s3_alu/n_31               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC3942_n_31/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |   6.000 |  7.900 | 149.600 | 
     | cpu/s2_to_s3_alu/FE_PHN3942_n_31    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[31]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   5.800 |  0.000 | 149.600 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.000 |  -0.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[31]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.000 |  -0.864 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (42.841 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[11]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   95.100 (P)    0.000 (I)
            Arrival:=   11.236        0.000

               Hold:+    8.123
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  119.359
       Launch Clock:=    0.000
          Data Path:+  162.200
              Slack:=   42.841
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                    |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                    |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                    |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 47.200 | 140.000 | 
     | FE_OFN0_reset                       |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/g377__8428/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_L  |      1 | 135.000 | 14.800 | 154.800 | 
     | cpu/stage1/pcreg/n_3                |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2868_n_3/Y   |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |   5.000 |  7.400 | 162.200 | 
     | cpu/stage1/pcreg/FE_PHN2868_n_3     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[11]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   5.400 |  0.000 | 162.200 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 23.200 |  11.236 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[11]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 38.300 |  7.300 |  11.236 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (42.962 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[30]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.700 (P)    0.000 (I)
            Arrival:=    1.836        0.000

               Hold:+    7.302
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.138
       Launch Clock:=    0.000
          Data Path:+  152.100
              Slack:=   42.962
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 42.600 | 141.300 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g191/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.200 |  2.800 | 144.100 | 
     | cpu/stage3/csr/n_4              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2839_n_4/Y |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  8.300 |  8.000 | 152.100 | 
     | cpu/stage3/csr/FE_PHN2839_n_4   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[30]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.300 |  0.000 | 152.100 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 20.400 |   1.836 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[30]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  2.000 |   1.836 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (43.165 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[29]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.400 (P)    0.000 (I)
            Arrival:=   -0.464        0.000

               Hold:+    9.999
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.535
       Launch Clock:=    0.000
          Data Path:+  152.700
              Slack:=   43.165
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 42.500 | 142.900 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g421__2398/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 109.400 | -1.500 | 141.400 | 
     | cpu/s2_to_s3_alu/n_30               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2840_n_30/Y  |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL  |      1 |   5.100 | 11.300 | 152.700 | 
     | cpu/s2_to_s3_alu/FE_PHN2840_n_30    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[29]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L  |      1 |   6.300 |  0.000 | 152.700 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.400 |  -0.464 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[29]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L   |     32 | 46.000 | 10.400 |  -0.464 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (43.362 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[31]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.700 (P)    0.000 (I)
            Arrival:=    1.836        0.000

               Hold:+    7.302
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.138
       Launch Clock:=    0.000
          Data Path:+  152.500
              Slack:=   43.362
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 42.600 | 141.300 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g178/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.200 |  3.000 | 144.300 | 
     | cpu/stage3/csr/n_17              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2848_n_17/Y |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  9.800 |  8.200 | 152.500 | 
     | cpu/stage3/csr/FE_PHN2848_n_17   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[31]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.300 |  0.000 | 152.500 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 20.400 |   1.836 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[31]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  2.000 |   1.836 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (47.613 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[10]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   96.100 (P)    0.000 (I)
            Arrival:=   12.236        0.000

               Hold:+    8.350
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  120.587
       Launch Clock:=    0.000
          Data Path:+  168.200
              Slack:=   47.613
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                    |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                    |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                    |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 50.700 | 143.500 | 
     | FE_OFN0_reset                       |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/g376__4319/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_L  |      1 | 137.100 | 17.400 | 160.900 | 
     | cpu/stage1/pcreg/n_4                |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2862_n_4/Y   |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |      1 |   7.100 |  7.300 | 168.200 | 
     | cpu/stage1/pcreg/FE_PHN2862_n_4     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[10]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   4.000 |  0.000 | 168.200 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 24.200 |  12.236 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[10]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 38.700 |  8.300 |  12.236 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (48.548 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   80.800 (P)    0.000 (I)
            Arrival:=   -3.064        0.000

               Hold:+   12.116
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.052
       Launch Clock:=    0.000
          Data Path:+  157.600
              Slack:=   48.548
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R    |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM   |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y  |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     30 |  15.700 | 58.200 | 158.600 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset    |       |       |  R   | (net)                  |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g422__5107/Y      |       | A->Y  |  F   | NAND2xp33_ASAP7_75t_SL |      1 | 114.600 | -1.000 | 157.600 | 
     | cpu/s2_to_s3_alu/n_29              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[2]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  22.200 |  0.000 | 157.600 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 24.800 |  -3.064 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[2]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 42.700 |  7.800 |  -3.064 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (49.118 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[29]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.800 (P)    0.000 (I)
            Arrival:=    1.936        0.000

               Hold:+    7.246
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.182
       Launch Clock:=    0.000
          Data Path:+  158.300
              Slack:=   49.118
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 42.600 | 141.300 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g164/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.200 |  4.500 | 145.800 | 
     | cpu/stage3/csr/n_31              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2835_n_31/Y |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL  |      1 | 10.200 | 12.500 | 158.300 | 
     | cpu/stage3/csr/FE_PHN2835_n_31   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[29]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  6.500 |  0.000 | 158.300 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 20.500 |   1.936 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[29]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  2.100 |   1.936 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (52.612 ps) Hold Check with Pin mem/icache/STATE_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   76.800 (P)    0.000 (I)
            Arrival:=   -7.064        0.000

               Hold:+    0.451
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   93.388
       Launch Clock:=    0.000
          Data Path:+  146.000
              Slack:=   52.612
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset             |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset             |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset             |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y              |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 22.000 | 114.800 | 
     | FE_OFN0_reset                |       |       |  R   | (net)                 |     48 |         |        |         | 
     | mem/icache/g7254/Y           |       | D->Y  |  R   | OR4x1_ASAP7_75t_SL    |      1 | 109.100 |  4.300 | 119.100 | 
     | mem/icache/FE_PHN2697_n_78   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | mem/icache/FE_PHC2697_n_78/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.300 | 26.900 | 146.000 | 
     | mem/icache/n_78              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | mem/icache/STATE_reg[0]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 |  11.800 |  0.100 | 146.000 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 17.900 | -22.964 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 21.400 | 15.900 |  -7.064 | 
     | GCLK                                               |       |           |      |                        |        |        |        |         | 
     | mem/icache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/STATE_reg[0]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |      3 | 11.800 |  0.100 |  -7.064 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (54.340 ps) Hold Check with Pin mem/icache/STATE_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   76.800 (P)    0.000 (I)
            Arrival:=   -7.064        0.000

               Hold:+    0.524
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   93.460
       Launch Clock:=    0.000
          Data Path:+  147.800
              Slack:=   54.340
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset             |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset             |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset             |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y              |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 22.000 | 114.800 | 
     | FE_OFN0_reset                |       |       |  R   | (net)                 |     48 |         |        |         | 
     | mem/icache/g7279/Y           |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL   |      1 | 109.100 |  6.800 | 121.600 | 
     | mem/icache/n_77              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | mem/icache/FE_PHC3543_n_77/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   5.000 | 26.200 | 147.800 | 
     | mem/icache/FE_PHN3543_n_77   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | mem/icache/STATE_reg[1]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 |  10.800 |  0.000 | 147.800 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 17.900 | -22.964 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 21.400 | 15.900 |  -7.064 | 
     | GCLK                                               |       |           |      |                        |        |        |        |         | 
     | mem/icache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/STATE_reg[1]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |      3 | 11.800 |  0.100 |  -7.064 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (54.576 ps) Hold Check with Pin mem/icache/STATE_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   76.800 (P)    0.000 (I)
            Arrival:=   -7.064        0.000

               Hold:+    0.488
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   93.424
       Launch Clock:=    0.000
          Data Path:+  148.000
              Slack:=   54.576
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset             |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset             |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset             |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y              |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 22.000 | 114.800 | 
     | FE_OFN0_reset                |       |       |  R   | (net)                 |     48 |         |        |         | 
     | mem/icache/g7336/Y           |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL   |      1 | 109.100 |  6.700 | 121.500 | 
     | mem/icache/n_51              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | mem/icache/FE_PHC3544_n_51/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.900 | 26.500 | 148.000 | 
     | mem/icache/FE_PHN3544_n_51   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | mem/icache/STATE_reg[2]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 |  11.300 |  0.000 | 148.000 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 17.900 | -22.964 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 21.400 | 15.900 |  -7.064 | 
     | GCLK                                               |       |           |      |                        |        |        |        |         | 
     | mem/icache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/STATE_reg[2]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |      3 | 11.800 |  0.100 |  -7.064 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (55.209 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[9]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   97.700 (P)    0.000 (I)
            Arrival:=   13.836        0.000

               Hold:+    8.054
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  121.891
       Launch Clock:=    0.000
          Data Path:+  177.100
              Slack:=   55.209
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                   |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 54.100 | 146.900 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/g375__6260/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_L  |      1 | 138.300 | 18.200 | 165.100 | 
     | cpu/stage1/pcreg/n_5               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2860_n_5/Y  |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL  |      1 |   7.500 | 12.000 | 177.100 | 
     | cpu/stage1/pcreg/FE_PHN2860_n_5    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[9]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   6.500 |  0.000 | 177.100 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 25.800 |  13.836 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[9]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 39.100 |  9.900 |  13.836 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (56.282 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[28]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.800 (P)    0.000 (I)
            Arrival:=    1.936        0.000

               Hold:+    7.182
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.118
       Launch Clock:=    0.000
          Data Path:+  165.400
              Slack:=   56.282
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 42.000 | 140.700 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g190/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.100 |  6.000 | 146.700 | 
     | cpu/stage3/csr/n_5              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2779_n_5/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 | 16.200 | 18.700 | 165.400 | 
     | cpu/stage3/csr/FE_PHN2779_n_5   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[28]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.100 |  0.000 | 165.400 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 20.500 |   1.936 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[28]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  2.100 |   1.936 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (60.631 ps) Clock Gating Hold Check with Pin mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   60.900 (P)    0.000 (I)
            Arrival:=  -22.964        0.000

  Clock Gating Hold:+  -13.567
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   63.469
       Launch Clock:=    0.000
          Data Path:+  124.100
              Slack:=   60.631
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                                              |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                                   |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 21.800 | 114.600 | 
     | FE_OFN0_reset                                      |       |       |  R   | (net)                 |     48 |         |        |         | 
     | mem/icache/g6623/Y                                 |       | A->Y  |  F   | INVx1_ASAP7_75t_SL    |      1 | 109.100 |  1.700 | 116.300 | 
     | mem/icache/n_206                                   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | mem/icache/g6621/Y                                 |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_SL |      1 |  25.900 |  7.800 | 124.100 | 
     | mem/icache/n_214                                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | ENA   |  R   | ICGx1_ASAP7_75t_SRAM  |      1 |   7.200 |  0.000 | 124.100 | 
     | ENA                                                |       |       |      |                       |        |         |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 17.900 | -22.964 | 
     | CTS_2                                              |       |      |  R   | (net)                  |      3 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM   |      3 | 21.400 |  0.300 | -22.964 | 
     | CLK                                                |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (60.789 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[27]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.200 (P)    0.000 (I)
            Arrival:=   -0.664        0.000

               Hold:+    8.175
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.511
       Launch Clock:=    0.000
          Data Path:+  168.300
              Slack:=   60.789
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 43.800 | 144.200 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g425__8428/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 110.200 |  0.500 | 144.700 | 
     | cpu/s2_to_s3_alu/n_26               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2780_n_26/Y  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 |  10.900 | 23.600 | 168.300 | 
     | cpu/s2_to_s3_alu/FE_PHN2780_n_26    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[27]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   9.900 |  0.000 | 168.300 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.200 |  -0.664 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[27]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.200 |  -0.664 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (61.871 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[12]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   96.600 (P)    0.000 (I)
            Arrival:=   12.736        0.000

               Hold:+    7.793
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  120.529
       Launch Clock:=    0.000
          Data Path:+  182.400
              Slack:=   61.871
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                    |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                    |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                    |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 51.600 | 144.400 | 
     | FE_OFN0_reset                       |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/g363__4733/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_L  |      1 | 137.500 | 20.500 | 164.900 | 
     | cpu/stage1/pcreg/n_17               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2858_n_17/Y  |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 |   9.600 | 17.500 | 182.400 | 
     | cpu/stage1/pcreg/FE_PHN2858_n_17    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[12]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   8.300 |  0.000 | 182.400 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 24.700 |  12.736 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[12]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 38.900 |  8.800 |  12.736 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (63.639 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[22]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.364        0.000

               Hold:+   11.924
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  111.561
       Launch Clock:=    0.000
          Data Path:+  175.200
              Slack:=   63.639
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 41.800 | 142.200 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g443__2883/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 108.800 |  0.500 | 142.700 | 
     | cpu/s2_to_s3_alu/n_8                |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2758_n_8/Y   |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  11.300 | 32.500 | 175.200 | 
     | cpu/s2_to_s3_alu/FE_PHN2758_n_8     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[22]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L  |      1 |  10.400 |  0.000 | 175.200 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.500 |  -0.364 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[22]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L   |     32 | 46.000 | 10.500 |  -0.364 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (64.237 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[28]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   81.600 (P)    0.000 (I)
            Arrival:=   -2.264        0.000

               Hold:+    8.527
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.263
       Launch Clock:=    0.000
          Data Path:+  170.500
              Slack:=   64.237
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 47.900 | 148.300 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g447__6417/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 112.200 | -1.600 | 146.700 | 
     | cpu/s2_to_s3_alu/n_4                |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2784_n_4/Y   |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL  |      1 |   9.400 | 11.900 | 158.600 | 
     | cpu/s2_to_s3_alu/FE_PHN2784_n_4     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC3581_n_4/Y   |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL  |      1 |   5.900 | 11.900 | 170.500 | 
     | cpu/s2_to_s3_alu/FE_PHN3581_n_4     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[28]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   6.800 |  0.000 | 170.500 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 25.600 |  -2.264 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[28]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 45.800 |  8.600 |  -2.264 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (65.151 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[27]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.600 (P)    0.000 (I)
            Arrival:=    1.736        0.000

               Hold:+    7.113
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.849
       Launch Clock:=    0.000
          Data Path:+  174.000
              Slack:=   65.151
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 42.500 | 141.200 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g168/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.200 |  5.200 | 146.400 | 
     | cpu/stage3/csr/n_27              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2781_n_27/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 14.900 | 27.600 | 174.000 | 
     | cpu/stage3/csr/FE_PHN2781_n_27   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[27]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  9.600 |  0.000 | 174.000 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 20.300 |   1.736 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[27]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  1.900 |   1.736 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (65.589 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[26]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.364        0.000

               Hold:+    8.175
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.811
       Launch Clock:=    0.000
          Data Path:+  173.400
              Slack:=   65.589
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 45.700 | 146.100 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g446__7410/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 111.200 |  0.100 | 146.200 | 
     | cpu/s2_to_s3_alu/n_5                |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2778_n_5/Y   |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.200 | 27.200 | 173.400 | 
     | cpu/s2_to_s3_alu/FE_PHN2778_n_5     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[26]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   9.900 |  0.000 | 173.400 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.500 |  -0.364 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[26]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.500 |  -0.364 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (65.986 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[17]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.400 (P)    0.000 (I)
            Arrival:=   -0.464        0.000

               Hold:+    8.378
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.914
       Launch Clock:=    0.000
          Data Path:+  173.900
              Slack:=   65.986
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 40.500 | 140.900 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g438__7482/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 108.100 |  0.500 | 141.400 | 
     | cpu/s2_to_s3_alu/n_13               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2755_n_13/Y  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  11.000 | 32.500 | 173.900 | 
     | cpu/s2_to_s3_alu/FE_PHN2755_n_13    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[17]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  10.500 |  0.000 | 173.900 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.400 |  -0.464 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[17]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.400 |  -0.464 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (66.194 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[7]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   98.200 (P)    0.000 (I)
            Arrival:=   14.336        0.000

               Hold:+    7.170
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  121.506
       Launch Clock:=    0.000
          Data Path:+  187.700
              Slack:=   66.194
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |           Cell            | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                           |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+---------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)                 |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                     |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R       |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                   |       |       |  R   | (net)                     |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L       |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                   |       |       |  R   | (net)                     |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM      |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                   |       |       |  R   | (net)                     |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL        |     48 |  16.200 | 55.600 | 148.400 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                     |     48 |         |        |         | 
     | cpu/stage1/pcreg/g373__2398/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_L      |      1 | 138.600 | 21.800 | 170.200 | 
     | cpu/stage1/pcreg/n_7               |       |       |  F   | (net)                     |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2857_n_7/Y  |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL      |      1 |  10.800 | 17.500 | 187.700 | 
     | cpu/stage1/pcreg/FE_PHN2857_n_7    |       |       |  F   | (net)                     |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[7]/D |       | D     |  F   | ASYNC_DFFHx1_ASAP7_75t_SL |      1 |   7.900 |  0.000 | 187.700 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |           Cell            | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                           |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+---------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)                 |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                     |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM    |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                     |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM      |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                     |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL        |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                           |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                     |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM     |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                     |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL        |     32 |  4.000 | 26.300 |  14.336 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                     |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[7]/CLK               |       | CLK       |  R   | ASYNC_DFFHx1_ASAP7_75t_SL |     32 | 39.100 | 10.400 |  14.336 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (66.447 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[26]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.500 (P)    0.000 (I)
            Arrival:=    1.636        0.000

               Hold:+    7.117
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.753
       Launch Clock:=    0.000
          Data Path:+  175.200
              Slack:=   66.447
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 42.800 | 141.500 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g189/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.400 |  5.800 | 147.300 | 
     | cpu/stage3/csr/n_6              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2769_n_6/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 16.100 | 27.900 | 175.200 | 
     | cpu/stage3/csr/FE_PHN2769_n_6   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[26]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  9.600 |  0.000 | 175.200 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 20.200 |   1.636 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[26]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  1.800 |   1.636 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (66.686 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[18]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.364        0.000

               Hold:+    8.378
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.014
       Launch Clock:=    0.000
          Data Path:+  174.700
              Slack:=   66.686
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 41.600 | 142.000 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g439__4733/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 108.800 |  0.300 | 142.300 | 
     | cpu/s2_to_s3_alu/n_12               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2761_n_12/Y  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  10.800 | 32.400 | 174.700 | 
     | cpu/s2_to_s3_alu/FE_PHN2761_n_12    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[18]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  10.400 |  0.000 | 174.700 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.500 |  -0.364 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[18]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.500 |  -0.364 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (66.916 ps) Hold Check with Pin cpu/s1_to_s2_rs2/register_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_rs2/register_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   80.800 (P)    0.000 (I)
            Arrival:=   -3.064        0.000

               Hold:+    7.548
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.484
       Launch Clock:=    0.000
          Data Path:+  171.400
              Slack:=   66.916
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                   |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 59.900 | 152.700 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/s1_to_s2_rs2/g449__2346/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 139.200 | 18.700 | 171.400 | 
     | cpu/s1_to_s2_rs2/n_2               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_rs2/register_reg[0]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   9.400 |  0.000 | 171.400 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 21.200 | -52.064 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00112/Y                          |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      4 | 20.900 | 24.500 | -27.564 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 30.500 | 24.500 |  -3.064 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s1_to_s2_rs2/register_reg[0]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 37.500 |  5.700 |  -3.064 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (67.605 ps) Clock Gating Hold Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   65.300 (P)    0.000 (I)
            Arrival:=  -18.564        0.000

  Clock Gating Hold:+   -7.641
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   73.795
       Launch Clock:=    0.000
          Data Path:+  141.400
              Slack:=   67.605
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                                              |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                                              |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC3891_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R    |      1 |  4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                                   |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC3428_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                                   |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC2673_reset/Y                                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM   |      6 | 33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                                   |       |       |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g195/Y                              |       | A->Y  |  R   | OR2x2_ASAP7_75t_SL     |      1 | 16.200 | 10.500 | 103.300 | 
     | cpu/stage3/csr/n_33                                |       |       |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC3551_n_33/Y                   |       | A->Y  |  R   | HB1xp67_ASAP7_75t_SRAM |      1 |  6.100 | 12.000 | 115.300 | 
     | cpu/stage3/csr/FE_PHN3551_n_33                     |       |       |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHC268 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R    |      1 |  8.800 | 26.100 | 141.400 | 
     | 9_n_33/Y                                           |       |       |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHN268 |       |       |  R   | (net)                  |      1 |        |        |         | 
     | 9_n_33                                             |       |       |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | ENA   |  R   | ICGx3_ASAP7_75t_SL     |      1 |  9.600 |  0.000 | 141.400 | 
     | NST/ENA                                            |       |       |      |                        |        |        |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |      |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |      |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |      |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL     |      3 | 23.700 |  4.700 | -18.564 | 
     | NST/CLK                                            |       |      |      |                        |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (67.667 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[20]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.364        0.000

               Hold:+    8.297
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.933
       Launch Clock:=    0.000
          Data Path:+  175.600
              Slack:=   67.667
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 41.700 | 142.100 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g441__9315/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 108.800 |  1.000 | 143.100 | 
     | cpu/s2_to_s3_alu/n_10               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2750_n_10/Y  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  12.000 | 32.500 | 175.600 | 
     | cpu/s2_to_s3_alu/FE_PHN2750_n_10    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[20]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  10.200 |  0.000 | 175.600 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.500 |  -0.364 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[20]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.500 |  -0.364 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (67.786 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[24]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.400 (P)    0.000 (I)
            Arrival:=   -0.464        0.000

               Hold:+    8.378
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.914
       Launch Clock:=    0.000
          Data Path:+  175.700
              Slack:=   67.786
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 41.900 | 142.300 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g445__1666/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 109.000 |  0.800 | 143.100 | 
     | cpu/s2_to_s3_alu/n_6                |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2770_n_6/Y   |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  11.700 | 32.600 | 175.700 | 
     | cpu/s2_to_s3_alu/FE_PHN2770_n_6     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[24]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  10.400 |  0.000 | 175.700 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.400 |  -0.464 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[24]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.400 |  -0.464 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (68.155 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   80.900 (P)    0.000 (I)
            Arrival:=   -2.964        0.000

               Hold:+    9.408
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.445
       Launch Clock:=    0.000
          Data Path:+  174.600
              Slack:=   68.155
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell         | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                      |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+----------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  F   | (arrival)            |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  F   | (net)                |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R  |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                   |       |       |  F   | (net)                |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L  |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                   |       |       |  F   | (net)                |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM |      6 |  29.300 | 28.500 | 100.600 | 
     | FE_PHN2673_reset                   |       |       |  F   | (net)                |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL   |     48 |  15.700 | 56.500 | 157.100 | 
     | FE_OFN0_reset                      |       |       |  F   | (net)                |     48 |         |        |         | 
     | cpu/s2_to_s3_alu/g448__5477/Y      |       | A->Y  |  F   | OR2x2_ASAP7_75t_SL   |      1 | 129.700 | 17.500 | 174.600 | 
     | cpu/s2_to_s3_alu/n_3               |       |       |  F   | (net)                |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[1]/D |       | D     |  F   | DFFHQx4_ASAP7_75t_SL |      1 |   4.800 |  0.000 | 174.600 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 24.900 |  -2.964 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[1]/CLK               |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL   |     32 | 42.700 |  7.900 |  -2.964 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (68.271 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[6]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (R) cpu/stage1/pcreg/register_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   97.900 (P)    0.000 (I)
            Arrival:=   14.036        0.000

               Hold:+    3.893
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.929
       Launch Clock:=    0.000
          Data Path:+  186.200
              Slack:=   68.271
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |           Cell            | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                           |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+---------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  F   | (arrival)                 |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  F   | (net)                     |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R       |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                   |       |       |  F   | (net)                     |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L       |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                   |       |       |  F   | (net)                     |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM      |      6 |  29.300 | 28.500 | 100.600 | 
     | FE_PHN2673_reset                   |       |       |  F   | (net)                     |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL        |     48 |  15.700 | 52.700 | 153.300 | 
     | FE_OFN0_reset                      |       |       |  F   | (net)                     |     48 |         |        |         | 
     | cpu/stage1/pcreg/g372__5477/Y      |       | A->Y  |  R   | NOR2xp33_ASAP7_75t_SL     |      1 | 129.400 | 11.800 | 165.100 | 
     | cpu/stage1/pcreg/n_8               |       |       |  R   | (net)                     |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2855_n_8/Y  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_SL      |      1 |  12.700 | 21.100 | 186.200 | 
     | cpu/stage1/pcreg/FE_PHN2855_n_8    |       |       |  R   | (net)                     |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[6]/D |       | D     |  R   | ASYNC_DFFHx1_ASAP7_75t_SL |      1 |   9.500 |  0.000 | 186.200 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |           Cell            | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                           |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+---------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)                 |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                     |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM    |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                     |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM      |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                     |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL        |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                           |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                     |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM     |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                     |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL        |     32 |  4.000 | 26.000 |  14.036 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                     |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[6]/CLK               |       | CLK       |  R   | ASYNC_DFFHx1_ASAP7_75t_SL |     32 | 39.100 | 10.100 |  14.036 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (68.862 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[8]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   97.200 (P)    0.000 (I)
            Arrival:=   13.336        0.000

               Hold:+    7.601
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  120.938
       Launch Clock:=    0.000
          Data Path:+  189.800
              Slack:=   68.862
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                   |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 53.300 | 146.100 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/g374__5107/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 138.100 | 20.200 | 166.300 | 
     | cpu/stage1/pcreg/n_6               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2856_n_6/Y  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 |  11.000 | 23.500 | 189.800 | 
     | cpu/stage1/pcreg/FE_PHN2856_n_6    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[8]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   9.700 |  0.000 | 189.800 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 25.300 |  13.336 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[8]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 39.100 |  9.400 |  13.336 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (69.491 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[23]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.200 (P)    0.000 (I)
            Arrival:=    1.336        0.000

               Hold:+    7.973
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.309
       Launch Clock:=    0.000
          Data Path:+  178.800
              Slack:=   69.491
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 44.300 | 143.000 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g176/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.400 |  0.800 | 143.800 | 
     | cpu/stage3/csr/n_19              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2764_n_19/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 | 11.100 | 35.000 | 178.800 | 
     | cpu/stage3/csr/FE_PHN2764_n_19   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[23]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 13.300 |  0.200 | 178.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 19.900 |   1.336 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[23]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  1.500 |   1.336 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (69.513 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[13]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   94.600 (P)    0.000 (I)
            Arrival:=   10.736        0.000

               Hold:+    7.950
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  118.687
       Launch Clock:=    0.000
          Data Path:+  188.200
              Slack:=   69.513
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.500 | 100.600 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  15.700 | 50.200 | 150.800 | 
     | FE_OFN0_reset                       |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/FE_DBTC78_reset/Y  |       | A->Y  |  R   | INVx2_ASAP7_75t_SL    |     22 | 128.500 | 35.800 | 186.600 | 
     | cpu/stage1/pcreg/FE_DBTN78_reset    |       |       |  R   | (net)                 |     22 |         |        |         | 
     | cpu/stage1/pcreg/g354__2802/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 |  79.300 |  1.600 | 188.200 | 
     | cpu/stage1/pcreg/n_26               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[13]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   6.600 |  0.000 | 188.200 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 22.700 |  10.736 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[13]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 38.100 |  6.800 |  10.736 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (70.019 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[21]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   84.600 (P)    0.000 (I)
            Arrival:=    0.736        0.000

               Hold:+    7.744
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.481
       Launch Clock:=    0.000
          Data Path:+  178.500
              Slack:=   70.019
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 44.900 | 143.600 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g175/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.500 |  0.700 | 144.300 | 
     | cpu/stage3/csr/n_20              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2760_n_20/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 | 11.600 | 34.200 | 178.500 | 
     | cpu/stage3/csr/FE_PHN2760_n_20   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[21]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 12.300 |  0.100 | 178.500 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 19.300 |   0.736 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[21]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.200 |  0.900 |   0.736 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (70.078 ps) Hold Check with Pin cpu/s1_to_s2_rs2/register_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_rs2/register_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   79.300 (P)    0.000 (I)
            Arrival:=   -4.564        0.000

               Hold:+    8.786
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.222
       Launch Clock:=    0.000
          Data Path:+  174.300
              Slack:=   70.078
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                   |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 59.300 | 152.100 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/s1_to_s2_rs2/g435__2802/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 139.100 | 22.200 | 174.300 | 
     | cpu/s1_to_s2_rs2/n_16              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_rs2/register_reg[4]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  13.100 |  0.100 | 174.300 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 21.200 | -52.064 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00112/Y                          |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      4 | 20.900 | 24.500 | -27.564 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 30.500 | 23.000 |  -4.564 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s1_to_s2_rs2/register_reg[4]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 37.200 |  4.200 |  -4.564 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (70.678 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[7]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   87.000 (P)    0.000 (I)
            Arrival:=    3.136        0.000

               Hold:+    8.286
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  111.422
       Launch Clock:=    0.000
          Data Path:+  182.100
              Slack:=   70.678
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 45.900 | 144.600 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g172/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.500 |  1.100 | 145.700 | 
     | cpu/stage3/csr/n_23              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2746_n_23/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 | 14.000 | 36.400 | 182.100 | 
     | cpu/stage3/csr/FE_PHN2746_n_23   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[7]/D      |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 14.300 |  0.300 | 182.100 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 21.700 |   3.136 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[7]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.800 |  3.300 |   3.136 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET (70.907 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[15]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   86.600 (P)    0.000 (I)
            Arrival:=    2.736        0.000

               Hold:+    8.357
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  111.093
       Launch Clock:=    0.000
          Data Path:+  182.000
              Slack:=   70.907
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 45.800 | 144.500 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g180/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.500 |  0.700 | 145.200 | 
     | cpu/stage3/csr/FE_PHN2799_n_15   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2799_n_15/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 | 15.100 | 36.800 | 182.000 | 
     | cpu/stage3/csr/n_15              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[15]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 14.600 |  0.300 | 182.000 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 21.300 |   2.736 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[15]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.700 |  2.900 |   2.736 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET (71.082 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[24]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   85.200 (P)    0.000 (I)
            Arrival:=    1.336        0.000

               Hold:+    8.982
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  110.318
       Launch Clock:=    0.000
          Data Path:+  181.400
              Slack:=   71.082
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 44.200 | 142.900 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g186/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.700 |  0.700 | 143.600 | 
     | cpu/stage3/csr/n_9              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2768_n_9/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 | 10.800 | 37.800 | 181.400 | 
     | cpu/stage3/csr/FE_PHN2768_n_9   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[24]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 17.000 |  0.600 | 181.400 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 19.900 |   1.336 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[24]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.300 |  1.500 |   1.336 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET (71.686 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[14]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   93.300 (P)    0.000 (I)
            Arrival:=    9.436        0.000

               Hold:+    7.878
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.314
       Launch Clock:=    0.000
          Data Path:+  189.000
              Slack:=   71.686
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.500 | 100.600 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL    |     48 |  15.700 | 50.200 | 150.800 | 
     | FE_OFN0_reset                       |       |       |  F   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/FE_DBTC78_reset/Y  |       | A->Y  |  R   | INVx2_ASAP7_75t_SL    |     22 | 128.500 | 36.800 | 187.600 | 
     | cpu/stage1/pcreg/FE_DBTN78_reset    |       |       |  R   | (net)                 |     22 |         |        |         | 
     | cpu/stage1/pcreg/g357__8246/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 |  80.200 |  1.400 | 189.000 | 
     | cpu/stage1/pcreg/n_23               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[14]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   6.500 |  0.000 | 189.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 21.400 |   9.436 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[14]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 37.300 |  5.500 |   9.436 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET (71.851 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[6]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   86.600 (P)    0.000 (I)
            Arrival:=    2.736        0.000

               Hold:+    8.413
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  111.149
       Launch Clock:=    0.000
          Data Path:+  183.000
              Slack:=   71.851
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 45.700 | 144.400 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g171/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.500 |  1.300 | 145.700 | 
     | cpu/stage3/csr/n_24              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2747_n_24/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 | 16.200 | 37.300 | 183.000 | 
     | cpu/stage3/csr/FE_PHN2747_n_24   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[6]/D      |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 14.700 |  0.400 | 183.000 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 21.300 |   2.736 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[6]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.700 |  2.900 |   2.736 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET (71.958 ps) Hold Check with Pin cpu/s1_to_s2_rs2/register_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_rs2/register_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   80.500 (P)    0.000 (I)
            Arrival:=   -3.364        0.000

               Hold:+    8.006
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.642
       Launch Clock:=    0.000
          Data Path:+  176.600
              Slack:=   71.958
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                   |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 59.500 | 152.300 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/s1_to_s2_rs2/g448__2883/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 139.200 | 16.300 | 168.600 | 
     | cpu/s1_to_s2_rs2/n_3               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_rs2/FE_PHC3582_n_3/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |   7.100 |  8.000 | 176.600 | 
     | cpu/s1_to_s2_rs2/FE_PHN3582_n_3    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s1_to_s2_rs2/register_reg[1]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |   5.600 |  0.000 | 176.600 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 21.200 | -52.064 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00112/Y                          |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      4 | 20.900 | 24.500 | -27.564 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                  |      4 |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 30.500 | 24.200 |  -3.364 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s1_to_s2_rs2/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s1_to_s2_rs2/register_reg[1]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 37.400 |  5.400 |  -3.364 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET (72.317 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[22]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   84.800 (P)    0.000 (I)
            Arrival:=    0.936        0.000

               Hold:+    8.746
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.683
       Launch Clock:=    0.000
          Data Path:+  182.000
              Slack:=   72.317
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3891_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC3428_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 | 11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC2673_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 | 29.300 | 26.600 |  98.700 | 
     | FE_PHN2673_reset                 |       |       |  F   | (net)                 |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 15.100 | 45.200 | 143.900 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g185/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.800 |  0.800 | 144.700 | 
     | cpu/stage3/csr/n_10              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC2767_n_10/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 | 10.800 | 37.300 | 182.000 | 
     | cpu/stage3/csr/FE_PHN2767_n_10   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[22]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 16.300 |  0.500 | 182.000 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 16.400 | -56.864 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | CTS_ccl_a_buf_00117/Y                              |       | A->Y      |  R   | BUFx10_ASAP7_75t_SRAM  |      6 |  8.000 | 16.000 | -40.864 | 
     | CTS_1                                              |       |           |  R   | (net)                  |      6 |        |        |         | 
     | CTS_ccl_a_buf_00106/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM   |      3 | 10.200 | 22.300 | -18.564 | 
     | CTS_2                                              |       |           |  R   | (net)                  |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 23.700 | 19.500 |   0.936 | 
     | NST/GCLK                                           |       |           |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[22]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 30.200 |  1.100 |   0.936 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET (72.330 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   98.400 (P)    0.000 (I)
            Arrival:=   14.536        0.000

               Hold:+   11.834
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  126.370
       Launch Clock:=    0.000
          Data Path:+  198.700
              Slack:=   72.330
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 26.900 |  27.000 | 
     | FE_PHN3891_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  12.000 | 36.900 |  63.900 | 
     | FE_PHN3428_reset                   |       |       |  R   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |      6 |  33.100 | 28.900 |  92.800 | 
     | FE_PHN2673_reset                   |       |       |  R   | (net)                 |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     48 |  16.200 | 55.600 | 148.400 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                 |     48 |         |        |         | 
     | cpu/stage1/pcreg/g370__7410/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 138.600 | 18.500 | 166.900 | 
     | cpu/stage1/pcreg/n_10              |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC2853_n_10/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   9.200 | 31.800 | 198.700 | 
     | cpu/stage1/pcreg/FE_PHN2853_n_10   |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[4]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L  |      1 |  10.100 |  0.000 | 198.700 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 25.200 | -29.364 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SL     |      1 | 24.000 |  7.500 | -21.864 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_ccl_a_buf_00096/Y             |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM  |      1 |  7.000 |  9.900 | -11.964 | 
     | cpu/stage1/pcreg/FE_USKN4097_CTS_2                 |       |           |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_USKC4097_CTS_2/Y               |       | A->Y      |  R   | BUFx4_ASAP7_75t_SL     |     32 |  4.000 | 26.500 |  14.536 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[4]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L   |     32 | 39.100 | 10.600 |  14.536 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET (72.386 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[21]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.364        0.000

               Hold:+    8.378
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.014
       Launch Clock:=    0.000
          Data Path:+  180.400
              Slack:=   72.386
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 46.800 | 147.200 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g442__9945/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 111.700 |  0.500 | 147.700 | 
     | cpu/s2_to_s3_alu/n_9                |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2754_n_9/Y   |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |  12.400 | 32.700 | 180.400 | 
     | cpu/s2_to_s3_alu/FE_PHN2754_n_9     |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[21]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  10.400 |  0.000 | 180.400 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 27.500 |  -0.364 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[21]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL  |     32 | 46.000 | 10.500 |  -0.364 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET (72.528 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[25]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.864        0.000
        Net Latency:+   82.500 (P)    0.000 (I)
            Arrival:=   -1.364        0.000

               Hold:+   12.036
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  110.672
       Launch Clock:=    0.000
          Data Path:+  183.200
              Slack:=   72.528
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)             |      1 |   4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3891_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_R   |      1 |   4.000 | 32.200 |  32.300 | 
     | FE_PHN3891_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC3428_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  11.600 | 39.800 |  72.100 | 
     | FE_PHN3428_reset                    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | FE_PHC2673_reset/Y                  |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |      6 |  29.300 | 28.300 | 100.400 | 
     | FE_PHN2673_reset                    |       |       |  F   | (net)                 |      6 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_DBTC8_reset/Y   |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     30 |  15.700 | 44.500 | 144.900 | 
     | cpu/s2_to_s3_alu/FE_DBTN8_reset     |       |       |  R   | (net)                 |     30 |         |        |         | 
     | cpu/s2_to_s3_alu/g430__2802/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 110.600 |  2.600 | 147.500 | 
     | cpu/s2_to_s3_alu/n_21               |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC3580_n_21/Y  |       | A->Y  |  F   | BUFx6f_ASAP7_75t_L    |      1 |  14.000 |  9.300 | 156.800 | 
     | cpu/s2_to_s3_alu/FE_PHN3580_n_21    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC2777_n_21/Y  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |   4.000 | 26.400 | 183.200 | 
     | cpu/s2_to_s3_alu/FE_PHN2777_n_21    |       |       |  F   | (net)                 |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[25]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L  |      1 |  10.000 |  0.000 | 183.200 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+------------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)              |      2 |  4.100 | 10.600 | -73.264 | 
     | clk                                                |       |           |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_a_buf_00122/Y                              |       | A->Y      |  R   | BUFx12f_ASAP7_75t_SRAM |      5 | 25.000 | 18.700 | -54.564 | 
     | CTS_3                                              |       |           |  R   | (net)                  |      5 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00110/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM   |      6 | 18.700 | 26.700 | -27.864 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                  |      6 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL     |     32 | 24.800 | 26.500 |  -1.364 | 
     | INST/GCLK                                          |       |           |      |                        |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                  |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[25]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L   |     32 | 46.000 |  9.500 |  -1.364 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 

