{
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 53.4,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.6,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 40.6,
        "elaboration_time(ms)": 39,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 54,
        "elaboration_time(ms)": 37.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "verilog": "bm_add_lpm.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 35.9,
        "elaboration_time(ms)": 35.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 59.4,
        "elaboration_time(ms)": 43.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 48.3,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 62.3,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.7,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "verilog": "bm_and_log.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 50.3,
        "elaboration_time(ms)": 49.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 32,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 32,
        "Total Node": 32
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 149.5,
        "elaboration_time(ms)": 127.5,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 129.3,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 88,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 88,
        "Total Node": 421
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 177.3,
        "elaboration_time(ms)": 131.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 37.5,
        "synthesis_time(ms)": 169.1,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 152.4,
        "elaboration_time(ms)": 132.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 134.5,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 352,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 4,
        "Estimated LUTs": 352,
        "Total Node": 501
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "verilog": "bm_arithmetic_unused_bits.v",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 186,
        "elaboration_time(ms)": 136.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 42.3,
        "synthesis_time(ms)": 179,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3736,
        "latch": 144,
        "Longest Path": 65,
        "Average Path": 4,
        "Estimated LUTs": 3736,
        "Total Node": 3881
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 112.4,
        "elaboration_time(ms)": 93.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 93.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 89.9,
        "elaboration_time(ms)": 85.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 87.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 108.1,
        "elaboration_time(ms)": 91.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 91.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 24,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 84
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "verilog": "bm_base_multiply.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 96.7,
        "elaboration_time(ms)": 92.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 95.3,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 709,
        "latch": 55,
        "Longest Path": 25,
        "Average Path": 4,
        "Estimated LUTs": 709,
        "Total Node": 765
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 60.9,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 55.2,
        "elaboration_time(ms)": 41.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 95.4,
        "elaboration_time(ms)": 79.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 79.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 80.5,
        "elaboration_time(ms)": 78.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 78.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 96.8,
        "elaboration_time(ms)": 79.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 80,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "verilog": "bm_dag1_log_mod.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 81.1,
        "elaboration_time(ms)": 80.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 80.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 8,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 30
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "verilog": "bm_dag1_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 41.5,
        "elaboration_time(ms)": 41.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 49.4,
        "elaboration_time(ms)": 35.1,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 41.1,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.5,
        "elaboration_time(ms)": 37.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "verilog": "bm_dag1_lpm.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38,
        "Pi": 4,
        "Po": 2,
        "logic element": 19,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 98,
        "elaboration_time(ms)": 82.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 82.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 81.2,
        "elaboration_time(ms)": 79.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 79.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 80.7,
        "elaboration_time(ms)": 63.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 63.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "verilog": "bm_dag1_mod.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 89.4,
        "elaboration_time(ms)": 88.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 88.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 46.4,
        "elaboration_time(ms)": 31.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 31.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 42.3,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 58,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 75.4,
        "elaboration_time(ms)": 57.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 57.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 55.8,
        "elaboration_time(ms)": 54,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 67.2,
        "elaboration_time(ms)": 50.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "verilog": "bm_dag2_log_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 57.8,
        "elaboration_time(ms)": 57.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 57.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "verilog": "bm_dag2_log.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 41.9,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 56.1,
        "elaboration_time(ms)": 37.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 35,
        "elaboration_time(ms)": 33.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "verilog": "bm_dag2_lpm.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 34.5,
        "elaboration_time(ms)": 34.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 67.3,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 53.8,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 78.1,
        "elaboration_time(ms)": 61.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 61.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "verilog": "bm_dag2_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 68.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 68.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 61.8,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 44,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 62.5,
        "elaboration_time(ms)": 45.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 97.2,
        "elaboration_time(ms)": 82.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 82.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 92.8,
        "elaboration_time(ms)": 90.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 91,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 113.2,
        "elaboration_time(ms)": 96.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 96.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "verilog": "bm_dag3_log_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 109.1,
        "elaboration_time(ms)": 108.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 108.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 38,
        "latch": 12,
        "Longest Path": 18,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 51
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "verilog": "bm_dag3_log.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 42.3,
        "elaboration_time(ms)": 40.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 59.3,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 57,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 16,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 38.9,
        "elaboration_time(ms)": 37,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 42.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 115.5,
        "elaboration_time(ms)": 95.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 95.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 37,
        "latch": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 37,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 101,
        "elaboration_time(ms)": 99.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 99.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 116.7,
        "elaboration_time(ms)": 99.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "verilog": "bm_dag3_lpm_log_mod.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 96.2,
        "elaboration_time(ms)": 95.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 95.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 53
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "verilog": "bm_dag3_lpm_log.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 44.2,
        "elaboration_time(ms)": 43.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 22,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 112.7,
        "elaboration_time(ms)": 94.1,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 94.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 11,
        "latch": 14,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 71
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 93,
        "elaboration_time(ms)": 91,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 91.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 128.5,
        "elaboration_time(ms)": 111.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 111.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "verilog": "bm_dag3_lpm_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 111.1,
        "elaboration_time(ms)": 110.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 110.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 14,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "verilog": "bm_dag3_lpm.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 41.7,
        "elaboration_time(ms)": 41.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 120.5,
        "elaboration_time(ms)": 105.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 105.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 114.3,
        "elaboration_time(ms)": 112.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 112.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 132.9,
        "elaboration_time(ms)": 118.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 119,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "verilog": "bm_dag3_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 125.1,
        "elaboration_time(ms)": 124.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 124.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 26,
        "latch": 14,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 26,
        "Total Node": 41
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 100,
        "elaboration_time(ms)": 82.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 82.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 77.2,
        "elaboration_time(ms)": 75.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 75.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 90.5,
        "elaboration_time(ms)": 74.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 74.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "verilog": "bm_dag4_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 81.3,
        "elaboration_time(ms)": 80.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 80.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 77.5,
        "elaboration_time(ms)": 59.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.5,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 76
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 67.1,
        "elaboration_time(ms)": 65.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 65.3,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 76
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 82.4,
        "elaboration_time(ms)": 65.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 65.3,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 76
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "verilog": "bm_DL_16_1_mux.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 55.4,
        "elaboration_time(ms)": 55,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.1,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 66,
        "latch": 5,
        "Longest Path": 21,
        "Average Path": 8,
        "Estimated LUTs": 66,
        "Total Node": 76
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 36.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.4,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 38.4,
        "elaboration_time(ms)": 36.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.7,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 53.3,
        "elaboration_time(ms)": 36.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "verilog": "bm_DL_2_1_mux.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 36.6,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.3,
        "Pi": 3,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 65.1,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.9,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 44.9,
        "elaboration_time(ms)": 43.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.3,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 75.2,
        "elaboration_time(ms)": 56.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 57,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "verilog": "bm_DL_2_4_encoder.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 53.4,
        "elaboration_time(ms)": 53,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 53.1,
        "Pi": 3,
        "Po": 4,
        "logic element": 25,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 37.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 44.9,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 49.2,
        "elaboration_time(ms)": 32.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "verilog": "bm_DL_2_cascaded_flip_flops.v",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 31,
        "elaboration_time(ms)": 30.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 30.7,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 100.6,
        "elaboration_time(ms)": 82.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 83,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 72.5,
        "elaboration_time(ms)": 70.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 70.5,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 103.4,
        "elaboration_time(ms)": 88.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 88.5,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "verilog": "bm_DL_4_16_encoder.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 78.6,
        "elaboration_time(ms)": 77.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 78.1,
        "Pi": 5,
        "Po": 16,
        "logic element": 125,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 125,
        "Total Node": 125
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 52.6,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.3,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 40.9,
        "elaboration_time(ms)": 39.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.4,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 55.3,
        "elaboration_time(ms)": 39.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.9,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "verilog": "bm_DL_4_1_mux.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 37.1,
        "elaboration_time(ms)": 36.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.8,
        "Pi": 6,
        "Po": 1,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 63.2,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.1,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 38.8,
        "elaboration_time(ms)": 37,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 64,
        "elaboration_time(ms)": 46,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.1,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "verilog": "bm_DL_4_bit_comparator.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 52.4,
        "elaboration_time(ms)": 52,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.1,
        "Pi": 8,
        "Po": 3,
        "logic element": 27,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 81,
        "elaboration_time(ms)": 58,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 58.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 69,
        "elaboration_time(ms)": 67,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 67,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 88,
        "elaboration_time(ms)": 67.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 67.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "verilog": "bm_DL_4_bit_shift_register.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 54,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 9
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 99.6,
        "elaboration_time(ms)": 77.5,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 77.9,
        "Pi": 11,
        "Po": 4,
        "logic element": 87,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 87,
        "Total Node": 102
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 97.8,
        "elaboration_time(ms)": 95.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 95.6,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 99.1,
        "elaboration_time(ms)": 80.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 80.9,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "verilog": "bm_DL_74381_ALU.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 78.4,
        "elaboration_time(ms)": 77.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 77.8,
        "Pi": 11,
        "Po": 4,
        "logic element": 108,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 108,
        "Total Node": 108
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 108.1,
        "elaboration_time(ms)": 83,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 83.3,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 84.4,
        "elaboration_time(ms)": 81.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 82.2,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 98.5,
        "elaboration_time(ms)": 72.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 72.8,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "verilog": "bm_DL_BCD_7_segment_without_x.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 73.1,
        "elaboration_time(ms)": 72.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 72.6,
        "Pi": 4,
        "Po": 7,
        "logic element": 71,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 71,
        "Total Node": 71
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 90.3,
        "elaboration_time(ms)": 67,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 67.3,
        "Pi": 9,
        "Po": 10,
        "logic element": 15,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 32
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 75.2,
        "elaboration_time(ms)": 72.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 73,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 83.1,
        "elaboration_time(ms)": 63.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 64.2,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "verilog": "bm_DL_BCD_adder.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 68.3,
        "elaboration_time(ms)": 67.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 67.8,
        "Pi": 9,
        "Po": 10,
        "logic element": 40,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 40,
        "Total Node": 40
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 70.3,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.3,
        "Pi": 3,
        "Po": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 46.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 46.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "verilog": "bm_DL_behavioural_full_adder.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 54.6,
        "elaboration_time(ms)": 54.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 75.4,
        "elaboration_time(ms)": 50.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 50.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 59.9,
        "elaboration_time(ms)": 57.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 57.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 79.2,
        "elaboration_time(ms)": 56.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "verilog": "bm_DL_Dff_w_synch_reset.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 48.7,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 45.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 73.6,
        "elaboration_time(ms)": 53.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "verilog": "bm_DL_D_flipflop.v",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 45.9,
        "elaboration_time(ms)": 45.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 86.1,
        "elaboration_time(ms)": 64.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 64.8,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 65,
        "elaboration_time(ms)": 63,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 63.2,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 70.6,
        "elaboration_time(ms)": 53.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 53.3,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "verilog": "bm_DL_four_bit_adder_continuous_assign.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 65.6,
        "elaboration_time(ms)": 65,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 65.2,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 67.3,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 55.5,
        "elaboration_time(ms)": 53.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 69.5,
        "elaboration_time(ms)": 52.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "verilog": "bm_DL_logic_w_Dff2.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 41,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 65.8,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 48.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 64.2,
        "elaboration_time(ms)": 44,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "verilog": "bm_DL_logic_w_Dff.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 54.2,
        "elaboration_time(ms)": 53.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 84.7,
        "elaboration_time(ms)": 63.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 63.6,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 40.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.8,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 66.4,
        "elaboration_time(ms)": 48,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "verilog": "bm_DL_structural_logic2.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 39.9,
        "elaboration_time(ms)": 39.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.5,
        "Pi": 4,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 67.7,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 48.2,
        "elaboration_time(ms)": 46.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.1,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 61.6,
        "elaboration_time(ms)": 40.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "verilog": "bm_DL_structural_logic.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 43.1,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.7,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 14,
        "exec_time(ms)": 368.8,
        "elaboration_time(ms)": 335.5,
        "optimization_time(ms)": 0.7,
        "techmap_time(ms)": 8.1,
        "synthesis_time(ms)": 344.3,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1393,
        "latch": 427,
        "Adder": 131,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1553,
        "Total Node": 1952
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 13.5,
        "exec_time(ms)": 315.4,
        "elaboration_time(ms)": 300.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.5,
        "synthesis_time(ms)": 308.3,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 375.5,
        "elaboration_time(ms)": 345.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.8,
        "synthesis_time(ms)": 352.4,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1739,
        "Total Node": 2071
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "verilog": "bm_expr_all_mod.v",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 319.5,
        "elaboration_time(ms)": 306.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 7.2,
        "synthesis_time(ms)": 313.5,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1643,
        "latch": 427,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 1643,
        "Total Node": 2071
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 191.5,
        "elaboration_time(ms)": 168.9,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 172.3,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 412,
        "latch": 25,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 3,
        "Estimated LUTs": 446,
        "Total Node": 487
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 201.9,
        "elaboration_time(ms)": 194,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.9,
        "synthesis_time(ms)": 197.9,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 885,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 916,
        "Total Node": 911
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 216.6,
        "elaboration_time(ms)": 193,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.9,
        "synthesis_time(ms)": 195,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 519,
        "latch": 25,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 550,
        "Total Node": 547
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "verilog": "bm_functional_test.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 192,
        "elaboration_time(ms)": 186,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.6,
        "synthesis_time(ms)": 189.6,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 885,
        "latch": 25,
        "Longest Path": 43,
        "Average Path": 3,
        "Estimated LUTs": 885,
        "Total Node": 911
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 100.7,
        "elaboration_time(ms)": 78.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 78.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 85.2,
        "elaboration_time(ms)": 83.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 83.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 94.7,
        "elaboration_time(ms)": 80.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 80.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "verilog": "bm_if_collapse.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 79.2,
        "elaboration_time(ms)": 78.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 78.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 27,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 37
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 91.3,
        "elaboration_time(ms)": 69.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 69.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 69,
        "elaboration_time(ms)": 67.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 67.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 97,
        "elaboration_time(ms)": 76.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 76.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "verilog": "bm_if_common.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 79.8,
        "elaboration_time(ms)": 79.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 79.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 24,
        "latch": 9,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 34
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 100,
        "elaboration_time(ms)": 74,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 74,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 81.2,
        "elaboration_time(ms)": 79.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 79.3,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 95.9,
        "elaboration_time(ms)": 75.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 75.9,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "verilog": "bm_if_reset.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 74.4,
        "elaboration_time(ms)": 73.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 74,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 6,
        "latch": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 139.4,
        "elaboration_time(ms)": 113,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 115.4,
        "Pi": 64,
        "Po": 256,
        "logic element": 737,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 807,
        "Total Node": 836
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 121.7,
        "elaboration_time(ms)": 114.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.3,
        "synthesis_time(ms)": 118,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 134.2,
        "elaboration_time(ms)": 108.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.8,
        "synthesis_time(ms)": 112.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "generic logic size": 6,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 968,
        "Total Node": 926
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "verilog": "bm_lpm_all.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 122.8,
        "elaboration_time(ms)": 117.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.1,
        "synthesis_time(ms)": 120.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 926,
        "Longest Path": 38,
        "Average Path": 4,
        "Estimated LUTs": 926,
        "Total Node": 926
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 65.6,
        "elaboration_time(ms)": 47.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.2,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 63.3,
        "elaboration_time(ms)": 60.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 61,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 91.1,
        "elaboration_time(ms)": 71.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 71.3,
        "Pi": 48,
        "Po": 228,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "verilog": "bm_lpm_concat.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 44.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 44.6,
        "Pi": 48,
        "Po": 228,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 97.3,
        "elaboration_time(ms)": 75.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 75.6,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 97.4,
        "elaboration_time(ms)": 82.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.6,
        "synthesis_time(ms)": 91.7,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 113.5,
        "elaboration_time(ms)": 92.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 93,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Total Node": 76
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "verilog": "bm_match1_str_arch.v",
        "max_rss(MiB)": 12.9,
        "exec_time(ms)": 86.5,
        "elaboration_time(ms)": 74,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.7,
        "synthesis_time(ms)": 82.8,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 1866,
        "latch": 72,
        "Longest Path": 73,
        "Average Path": 5,
        "Estimated LUTs": 1866,
        "Total Node": 1939
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 119.1,
        "elaboration_time(ms)": 97.4,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 98,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 4,
        "Total Node": 137
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 101.7,
        "elaboration_time(ms)": 94,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.9,
        "synthesis_time(ms)": 97.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1144
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 111.8,
        "elaboration_time(ms)": 91,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 91.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 157,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 24,
        "Average Path": 4,
        "Estimated LUTs": 157,
        "Total Node": 216
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "verilog": "bm_match2_str_arch.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 88.8,
        "elaboration_time(ms)": 83.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.8,
        "synthesis_time(ms)": 86.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1089,
        "latch": 54,
        "Longest Path": 31,
        "Average Path": 6,
        "Estimated LUTs": 1089,
        "Total Node": 1144
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 94.1,
        "elaboration_time(ms)": 71.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 71.5,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Total Node": 106
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 73.6,
        "elaboration_time(ms)": 70,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 71.1,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 92.9,
        "elaboration_time(ms)": 71.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 71.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 104,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 104,
        "Total Node": 160
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "verilog": "bm_match3_str_arch.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 72.3,
        "elaboration_time(ms)": 69.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 71.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 337,
        "latch": 54,
        "Longest Path": 57,
        "Average Path": 4,
        "Estimated LUTs": 337,
        "Total Node": 392
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 119.4,
        "elaboration_time(ms)": 94.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 94.8,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 3,
        "Total Node": 186
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 102.3,
        "elaboration_time(ms)": 95.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 98.8,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 929
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 91.9,
        "elaboration_time(ms)": 69.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 70.3,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 142,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 142,
        "Total Node": 254
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "verilog": "bm_match4_str_arch.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 92.4,
        "elaboration_time(ms)": 87.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 90.6,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 820,
        "latch": 108,
        "Longest Path": 48,
        "Average Path": 4,
        "Estimated LUTs": 820,
        "Total Node": 929
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 114,
        "elaboration_time(ms)": 92,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 92.6,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Total Node": 167
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 94.7,
        "elaboration_time(ms)": 83.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.8,
        "synthesis_time(ms)": 89.5,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1663
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 104.9,
        "elaboration_time(ms)": 84.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 84.9,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 210,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 271
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "verilog": "bm_match5_str_arch.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 99.4,
        "elaboration_time(ms)": 90.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6,
        "synthesis_time(ms)": 96.2,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1608,
        "latch": 54,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 1608,
        "Total Node": 1663
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 87.3,
        "elaboration_time(ms)": 64.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 64.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 4,
        "Total Node": 88
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 80.6,
        "elaboration_time(ms)": 74,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 75.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 571,
        "latch": 36,
        "generic logic size": 6,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 571,
        "Total Node": 608
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 94.4,
        "elaboration_time(ms)": 73.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 73.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 105,
        "latch": 36,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 4,
        "Estimated LUTs": 105,
        "Total Node": 144
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "verilog": "bm_match6_str_arch.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 75,
        "elaboration_time(ms)": 71.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.9,
        "synthesis_time(ms)": 73.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 571,
        "latch": 36,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 571,
        "Total Node": 608
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 81.3,
        "elaboration_time(ms)": 59.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.4,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 59.2,
        "elaboration_time(ms)": 56.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 57,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 80.7,
        "elaboration_time(ms)": 59.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.8,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "verilog": "bm_mod.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 59.9,
        "elaboration_time(ms)": 59.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.4,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 33,
        "latch": 33,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 33,
        "Total Node": 67
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 92.4,
        "elaboration_time(ms)": 70.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 70.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 43,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 63.5,
        "elaboration_time(ms)": 45.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "verilog": "bm_my_D_latch1.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 47,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 35.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.9,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 46.2,
        "elaboration_time(ms)": 44.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 41.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.9,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "verilog": "bm_my_D_latch2.v",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 46.1,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 131.7,
        "elaboration_time(ms)": 109.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 109.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 116,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 102.8,
        "elaboration_time(ms)": 100.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 100.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 115.6,
        "elaboration_time(ms)": 95.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 95.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "verilog": "bm_stmt_all_mod.v",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 106.4,
        "elaboration_time(ms)": 105.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 105.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 114,
        "latch": 9,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 114,
        "Total Node": 124
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 111.8,
        "elaboration_time(ms)": 94.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 94.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 97.3,
        "elaboration_time(ms)": 94.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 94.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 110.9,
        "elaboration_time(ms)": 91.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 91.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "verilog": "bm_stmt_compare_padding.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 68.9,
        "elaboration_time(ms)": 68.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 68.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 55,
        "latch": 7,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 63
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 87.1,
        "elaboration_time(ms)": 64.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 65.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 110,
        "Total Node": 113
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 72.9,
        "elaboration_time(ms)": 70.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 70.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 103.5,
        "elaboration_time(ms)": 84.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 85.2,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "verilog": "bm_tester.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 85,
        "elaboration_time(ms)": 84.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 84.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 108,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 108,
        "Total Node": 113
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 98.4,
        "elaboration_time(ms)": 75.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 75.3,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 81.6,
        "elaboration_time(ms)": 79.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 79.6,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 103.2,
        "elaboration_time(ms)": 82.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 82.9,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "verilog": "case_generate.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 84.8,
        "elaboration_time(ms)": 84.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 84.4,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 64.2,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 45.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ff.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 73.6,
        "elaboration_time(ms)": 53.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 53.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "verilog": "ff.v",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 48.1,
        "elaboration_time(ms)": 47.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 75.4,
        "elaboration_time(ms)": 55.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 34,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 68
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 54,
        "elaboration_time(ms)": 51.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 51.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 71.5,
        "elaboration_time(ms)": 51.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 51.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "verilog": "generate.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 53.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 53.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 65,
        "latch": 16,
        "Longest Path": 66,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 82
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 87.4,
        "elaboration_time(ms)": 65.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 65.3,
        "Po": 16,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 79.5,
        "elaboration_time(ms)": 77.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 77.5,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 102.6,
        "elaboration_time(ms)": 83.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 83.4,
        "Po": 16,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "verilog": "if_generate.v",
        "max_rss(MiB)": 6.4,
        "exec_time(ms)": 79.3,
        "elaboration_time(ms)": 78.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 78.9,
        "Po": 16,
        "Longest Path": 2,
        "Average Path": 2
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 108,
        "elaboration_time(ms)": 85.7,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 85.9,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 85.5,
        "elaboration_time(ms)": 82.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 83.3,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 101.9,
        "elaboration_time(ms)": 84.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 85.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "verilog": "parameter_2.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 92.4,
        "elaboration_time(ms)": 91.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 92.1,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 84.3,
        "elaboration_time(ms)": 66.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 66.7,
        "Pi": 4,
        "Po": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 2,
        "Total Node": 5
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 92.6,
        "elaboration_time(ms)": 89.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 90.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 106.6,
        "elaboration_time(ms)": 89,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 89.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "verilog": "parameter.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 87.1,
        "elaboration_time(ms)": 86.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 86.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 2,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 111.4,
        "elaboration_time(ms)": 90,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 90.2,
        "Pi": 4,
        "Po": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Total Node": 11
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 81.9,
        "elaboration_time(ms)": 79.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 79.8,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "param_override.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 78.8,
        "elaboration_time(ms)": 57.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 57.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 14,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 15
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "verilog": "param_override.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 52.6,
        "elaboration_time(ms)": 51.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 52.3,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 10,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adder_hard_block.v",
        "Pi": 5,
        "Po": 3,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Total Node": 8
    },
    "micro/adder_hard_block/k6_N10_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "adder_hard_block.v",
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/adder_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/adder_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "adder_hard_block.v",
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/adder_hard_block/no_arch": {
        "test_name": "micro/adder_hard_block/no_arch",
        "verilog": "adder_hard_block.v",
        "Pi": 5,
        "Po": 3,
        "logic element": 10,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "Pi": 8,
        "Po": 5,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 4,
        "Total Node": 21
    },
    "micro/hard_adder_cin_propagation/k6_N10_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "Pi": 8,
        "Po": 5,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm": {
        "test_name": "micro/hard_adder_cin_propagation/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "hard_adder_cin_propagation.v",
        "Pi": 8,
        "Po": 5,
        "logic element": 27,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/hard_adder_cin_propagation/no_arch": {
        "test_name": "micro/hard_adder_cin_propagation/no_arch",
        "verilog": "hard_adder_cin_propagation.v",
        "Pi": 8,
        "Po": 5,
        "logic element": 27,
        "Longest Path": 14,
        "Average Path": 4,
        "Estimated LUTs": 27,
        "Total Node": 27
    },
    "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/multiply_hard_block/k6_N10_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "micro/multiply_hard_block/k6_N10_mem32K_40nm": {
        "test_name": "micro/multiply_hard_block/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiply_hard_block.v",
        "Pi": 8,
        "Po": 8,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "micro/multiply_hard_block/no_arch": {
        "test_name": "micro/multiply_hard_block/no_arch",
        "verilog": "multiply_hard_block.v",
        "Pi": 8,
        "Po": 8,
        "logic element": 18,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
