# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../full_adder_old_vivado.srcs/sources_1/new/1_bit_half.v" \
"../../../../full_adder_old_vivado.srcs/sources_1/new/four_bit_adder.v" \
"../../../../full_adder_old_vivado.srcs/sources_1/new/one_bit_full.v" \
"../../../../full_adder_old_vivado.srcs/sim_1/new/four_bit_adder_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
