// Seed: 1775688505
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33#(
        .id_34(1),
        .id_35(1)
    ),
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60
);
  input wire id_58;
  input wire id_57;
  output wire id_56;
  output wire id_55;
  inout wire id_54;
  output wire id_53;
  input wire id_52;
  input wire id_51;
  inout wire id_50;
  inout wire id_49;
  inout wire id_48;
  inout wire id_47;
  inout wire id_46;
  input wire id_45;
  inout wire id_44;
  inout wire id_43;
  output wire id_42;
  output wire id_41;
  input wire id_40;
  input wire id_39;
  input wire id_38;
  inout wire id_37;
  input wire id_36;
  inout wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_20 = id_8;
  always begin
    @(posedge 1);
    id_56 = id_48;
  end
endmodule
module module_1 #(
    parameter id_8 = 32'd78,
    parameter id_9 = 32'd29
) (
    input  wor  id_0,
    output tri0 id_1,
    input  tri  id_2,
    output wire id_3
    , id_6,
    input  tri  id_4
);
  id_7(
      (1)
  ); defparam id_8 = 1'b0, id_9 = 1;
  or (id_1, id_8, id_2);
  module_0(
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
