vunit i_sequencer(sequencer(synthesis))
{

   -- set all declarations to run on clk
   default clock is rising_edge(clk_i);


   --------------------------------------------
   -- INTERNAL ASSERTIONS
   --------------------------------------------


   ---------------------------------------
   -- PROPERTIES OF THE OUTPUT INTERFACE
   ---------------------------------------

   f_stable : assert always {prep_valid_o and not prep_ready_i and not rst_i} |=> {stable(prep_valid_o) and stable(prep_stage_o)};
--   f_ready : assert always {s_ready_o and not s_valid_i} |=> {stable(s_ready_o)};


   -----------------------------
   -- ASSUMPTIONS ABOUT INPUTS
   -----------------------------

   assume always {dec_valid_i and not dec_ready_o} |=> {stable(dec_valid_i) and stable(dec_stage_i)};


   --------------------------------------------
   -- COVER STATEMENTS TO VERIFY REACHABILITY
   --------------------------------------------


   ----------------------------------------------
   -- ADDITIONAL ASSERTS NEEDED FOR K-INDUCTION
   ----------------------------------------------


   ----------------------------------------------
   -- ADDITIONAL ASSUMES HELPFUL WHEN DEBUGGING
   ----------------------------------------------


} -- vunit i_sequencer(sequencer(synthesis))

