<stg><name>process_word</name>


<trans_list>

<trans id="319" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="5" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="14" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="19" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %wrd_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %wrd_V)

]]></Node>
<StgValue><ssdm name="wrd_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %words_per_image_V_re = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %words_per_image_V)

]]></Node>
<StgValue><ssdm name="words_per_image_V_re"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %log_width_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %log_width_V)

]]></Node>
<StgValue><ssdm name="log_width_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %word_buffer_m_V_offs = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %word_buffer_m_V_offset)

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_offs"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:4  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %word_buffer_m_V_offs, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="5">
<![CDATA[
:5  %zext_ln94 = zext i5 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="5">
<![CDATA[
:6  %zext_ln94_1 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="3">
<![CDATA[
:7  %zext_ln106 = zext i3 %log_width_V_read to i4

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %add_ln106 = add i4 -3, %zext_ln106

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="4">
<![CDATA[
:9  %sext_ln106 = sext i4 %add_ln106 to i5

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %slices_per_line_V = shl i5 1, %sext_ln106

]]></Node>
<StgValue><ssdm name="slices_per_line_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %first_wrd = icmp eq i8 %wrd_V_read, 0

]]></Node>
<StgValue><ssdm name="first_wrd"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="5">
<![CDATA[
:12  %zext_ln879 = zext i5 %words_per_image_V_re to i8

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %last_wrd = icmp eq i8 %zext_ln879, %wrd_V_read

]]></Node>
<StgValue><ssdm name="last_wrd"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="5">
<![CDATA[
:14  %rhs_V = zext i5 %slices_per_line_V to i6

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="5">
<![CDATA[
:15  %trunc_ln68 = trunc i5 %slices_per_line_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_095_0 = phi i4 [ 0, %0 ], [ %bank_V, %4 ]

]]></Node>
<StgValue><ssdm name="p_095_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln113 = icmp eq i4 %p_095_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %bank_V = add i4 %p_095_0, 1

]]></Node>
<StgValue><ssdm name="bank_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln113, label %5, label %2

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %xor_ln68 = xor i4 %p_095_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="4">
<![CDATA[
:1  %sext_ln68 = sext i4 %xor_ln68 to i6

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %s_idx_V = add i6 %rhs_V, %sext_ln68

]]></Node>
<StgValue><ssdm name="s_idx_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %s_idx_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln544 = zext i4 %p_095_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="4">
<![CDATA[
:5  %zext_ln180 = zext i4 %p_095_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %add_ln180 = add i6 %zext_ln94_1, %zext_ln180

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="6">
<![CDATA[
:7  %trunc_ln180 = trunc i6 %add_ln180 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:9  %tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="7">
<![CDATA[
:10  %zext_ln180_11 = zext i7 %tmp_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_11"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %sub_ln180 = sub i10 %p_shl_cast, %zext_ln180_11

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %add_ln180_6 = add i10 20, %sub_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
:13  %zext_ln180_12 = zext i10 %add_ln180_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_12"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %line_buffer_m_V_addr_2 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_12

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %add_ln180_7 = add i10 29, %sub_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
:16  %zext_ln180_13 = zext i10 %add_ln180_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_13"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %line_buffer_m_V_addr_4 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_13

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_10, label %.preheader930.preheader, label %.preheader929.preheader

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader:0  %add_ln125 = add i6 %s_idx_V, %zext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader:1  %p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln125, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader:2  %tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln125, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader:3  %zext_ln125 = zext i7 %tmp_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader:4  %add_ln125_1 = add i9 %p_shl5_cast, %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader:5  %zext_ln125_1 = zext i9 %add_ln125_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader:6  %word_buffer_m_V_addr_2 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader:7  %add_ln128 = add i9 %add_ln125_1, 9

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader:8  %zext_ln128 = zext i9 %add_ln128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader:9  %word_buffer_m_V_addr_5 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader929.preheader:10  br label %.preheader929

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader:0  %add_ln1353 = add i4 %trunc_ln68, %xor_ln68

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader:1  %ret_V = xor i4 %add_ln1353, -8

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="4">
<![CDATA[
.preheader930.preheader:2  %zext_ln180_14 = zext i4 %ret_V to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_14"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader930.preheader:3  %add_ln180_8 = add i6 %zext_ln180_14, %zext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln180_8"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader930.preheader:4  %p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_8, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader930.preheader:5  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="7">
<![CDATA[
.preheader930.preheader:6  %zext_ln180_15 = zext i7 %tmp_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_15"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader930.preheader:7  %add_ln180_9 = add i9 %p_shl3_cast, %zext_ln180_15

]]></Node>
<StgValue><ssdm name="add_ln180_9"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
.preheader930.preheader:8  %zext_ln180_16 = zext i9 %add_ln180_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_16"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader:9  %old_word_buffer_m_V_s = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader930.preheader:10  %add_ln121 = add i9 %add_ln180_9, 9

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="9">
<![CDATA[
.preheader930.preheader:11  %zext_ln121 = zext i9 %add_ln121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader:12  %old_word_buffer_m_V_1 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader:13  br label %.preheader930

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="2">
<![CDATA[
:0  %trunc_ln138 = trunc i2 %word_buffer_m_V_offs to i1

]]></Node>
<StgValue><ssdm name="trunc_ln138"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="5">
<![CDATA[
:1  call fastcc void @conv_word([480 x i2]* %line_buffer_m_V, i1 %trunc_ln138, [18 x i1]* %conv_params_m_V, [128 x i5]* %conv_out_buffer_m_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader929:0  %p_0249_0 = phi i4 [ %cc_V_1, %_ifconv ], [ 1, %.preheader929.preheader ]

]]></Node>
<StgValue><ssdm name="p_0249_0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader929:1  %icmp_ln124 = icmp eq i4 %p_0249_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader929:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929:3  br i1 %icmp_ln124, label %_ifconv2, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="4">
<![CDATA[
_ifconv:1  %zext_ln125_3 = zext i4 %p_0249_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:2  %add_ln125_2 = add i9 %add_ln125_1, %zext_ln125_3

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:3  %zext_ln125_4 = zext i9 %add_ln125_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %word_buffer_m_V_addr = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln125_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:8  %word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:0  %lb_addr_1 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="lb_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:1  %lb_load_1 = load i1* %lb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:2  %word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:6  %rb_addr_2 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="rb_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:7  %rb_load_2 = load i1* %rb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rb_load_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:8  %word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="4">
<![CDATA[
_ifconv:0  %zext_ln125_2 = zext i4 %p_0249_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:5  %add_ln180_19 = add i10 %add_ln180_6, %zext_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln180_19"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:6  %zext_ln180_30 = zext i10 %add_ln180_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_30"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %line_buffer_m_V_addr_3 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_30

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:8  %word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:9  %select_ln879 = select i1 %last_wrd, i2 0, i2 %word_buffer_m_V_load

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv:10  store i2 %select_ln879, i2* %line_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %cc_V_1 = add i4 %p_0249_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:12  br label %.preheader929

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:1  %lb_load_1 = load i1* %lb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:2  %word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:3  %or_ln127 = or i1 %lb_load_1, %last_wrd

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv2:4  %select_ln127 = select i1 %or_ln127, i2 0, i2 %word_buffer_m_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv2:5  store i2 %select_ln127, i2* %line_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:7  %rb_load_2 = load i1* %rb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rb_load_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:8  %word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_5"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:9  %or_ln128 = or i1 %rb_load_2, %last_wrd

]]></Node>
<StgValue><ssdm name="or_ln128"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv2:10  %select_ln128 = select i1 %or_ln128, i2 0, i2 %word_buffer_m_V_load_5

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:11  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader930:0  %p_027_0 = phi i4 [ %cc_V, %3 ], [ 1, %.preheader930.preheader ]

]]></Node>
<StgValue><ssdm name="p_027_0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930:1  %icmp_ln117 = icmp eq i4 %p_027_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader930:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader930:3  br i1 %icmp_ln117, label %_ifconv1, label %3

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="4">
<![CDATA[
:1  %zext_ln180_27 = zext i4 %p_027_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_27"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln180_17 = add i9 %add_ln180_9, %zext_ln180_27

]]></Node>
<StgValue><ssdm name="add_ln180_17"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln180_28 = zext i9 %add_ln180_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_28"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %old_word_buffer_m_V_2 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_28

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="8">
<![CDATA[
:8  %old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:0  %lb_addr = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="lb_addr"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:1  %lb_load = load i1* %lb_addr, align 1

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:2  %old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_4"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:5  %rb_addr = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="rb_addr"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:6  %rb_load = load i1* %rb_addr, align 1

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:7  %old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_26 = zext i4 %p_027_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_26"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln180_18 = add i10 %add_ln180_6, %zext_ln180_26

]]></Node>
<StgValue><ssdm name="add_ln180_18"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
:6  %zext_ln180_29 = zext i10 %add_ln180_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_29"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_29

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="8">
<![CDATA[
:8  %old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_3"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:9  store i2 %old_word_buffer_m_V_3, i2* %line_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %cc_V = add i4 %p_027_0, 1

]]></Node>
<StgValue><ssdm name="cc_V"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader930

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="145" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:1  %lb_load = load i1* %lb_addr, align 1

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:2  %old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_4"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:3  %select_ln120 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_V_4

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv1:4  store i2 %select_ln120, i2* %line_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:6  %rb_load = load i1* %rb_addr, align 1

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:7  %old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:8  %select_ln121 = select i1 %rb_load, i2 0, i2 %old_word_buffer_m_V_5

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:9  br label %4

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i2 [ %select_ln128, %_ifconv2 ], [ %select_ln121, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:1  store i2 %storemerge, i2* %line_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="5">
<![CDATA[
:1  call fastcc void @conv_word([480 x i2]* %line_buffer_m_V, i1 %trunc_ln138, [18 x i1]* %conv_params_m_V, [128 x i5]* %conv_out_buffer_m_V)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_0198_0 = phi i4 [ 0, %5 ], [ %bank_V_1, %_ifconv16 ]

]]></Node>
<StgValue><ssdm name="p_0198_0"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln142 = icmp eq i4 %p_0198_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %bank_V_1 = add i4 %p_0198_0, 1

]]></Node>
<StgValue><ssdm name="bank_V_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln142, label %12, label %7

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="4">
<![CDATA[
:0  %lhs_V = zext i4 %p_0198_0 to i6

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %ret_V_7 = sub i6 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V_7, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln544_7 = zext i4 %p_0198_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln180_10 = add i6 %zext_ln94_1, %lhs_V

]]></Node>
<StgValue><ssdm name="add_ln180_10"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:5  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_10, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:6  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="7">
<![CDATA[
:7  %zext_ln180_17 = zext i7 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_17"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="7">
<![CDATA[
:8  %zext_ln180_18 = zext i7 %tmp_15 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_18"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %add_ln180_11 = add i9 %zext_ln180_17, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="add_ln180_11"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="9">
<![CDATA[
:10  %zext_ln180_19 = zext i9 %add_ln180_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_19"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %word_buffer_m_V_addr_7 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_7"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %add_ln169 = add i9 9, %add_ln180_11

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="9">
<![CDATA[
:13  %zext_ln169 = zext i9 %add_ln169 to i64

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %word_buffer_m_V_addr_8 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln169

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_8"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="6">
<![CDATA[
:15  %trunc_ln180_1 = trunc i6 %add_ln180_10 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:16  %p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %sub_ln180_1 = sub i10 %p_shl7_cast, %zext_ln180_18

]]></Node>
<StgValue><ssdm name="sub_ln180_1"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
:18  %zext_ln180_20 = zext i10 %sub_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_20"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %line_buffer_m_V_addr_5 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_20

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  %add_ln180_12 = add i10 9, %sub_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_12"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
:21  %zext_ln180_21 = zext i10 %add_ln180_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_21"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %line_buffer_m_V_addr_7 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_21

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_7"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %add_ln180_13 = add i10 10, %sub_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_13"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
:24  %zext_ln180_22 = zext i10 %add_ln180_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_22"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %line_buffer_m_V_addr_8 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_22

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_8"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %add_ln180_14 = add i10 19, %sub_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_14"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="10">
<![CDATA[
:27  %zext_ln180_23 = zext i10 %add_ln180_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_23"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %line_buffer_m_V_addr_9 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_23

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_9"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_14, label %.preheader.preheader, label %.preheader928.preheader

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader928.preheader:0  %add_ln180_15 = add i6 %ret_V_7, %zext_ln94_1

]]></Node>
<StgValue><ssdm name="add_ln180_15"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader928.preheader:1  %p_shl10_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_15, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader928.preheader:2  %tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_15, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="7">
<![CDATA[
.preheader928.preheader:3  %zext_ln180_24 = zext i7 %tmp_17 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_24"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader:4  %add_ln180_16 = add i9 %p_shl10_cast, %zext_ln180_24

]]></Node>
<StgValue><ssdm name="add_ln180_16"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader:5  %zext_ln180_25 = zext i9 %add_ln180_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_25"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader:6  %word_buffer_m_V_addr_3 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_25

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_3"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader:7  %add_ln152 = add i9 %add_ln180_16, 9

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader:8  %zext_ln152 = zext i9 %add_ln152 to i64

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader:9  %word_buffer_m_V_addr_4 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader:10  br label %.preheader928

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:0  %ret_V_6 = add i6 8, %ret_V_7

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %sext_ln156 = sext i6 %ret_V_6 to i7

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:2  %add_ln156 = add i7 %zext_ln94, %sext_ln156

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %trunc_ln156 = trunc i7 %add_ln156 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader.preheader:4  %p_shl12_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln156, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_16 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln156, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:6  %sext_ln156_1 = sext i8 %tmp_16 to i9

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:7  %add_ln156_1 = add i9 %sext_ln156_1, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:8  %zext_ln156 = zext i9 %add_ln156_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %old_word_buffer_m_V_6 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_6"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:10  %add_ln159 = add i9 9, %add_ln156_1

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:11  %zext_ln159 = zext i9 %add_ln159 to i64

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %old_word_buffer_m_V_7 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_7"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:13  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln176"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader928:0  %p_0324_0 = phi i4 [ %cc_V_5, %8 ], [ 1, %.preheader928.preheader ]

]]></Node>
<StgValue><ssdm name="p_0324_0"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader928:1  %icmp_ln148 = icmp eq i4 %p_0324_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader928:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader928:3  br i1 %icmp_ln148, label %_ifconv8, label %8

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="4">
<![CDATA[
:1  %zext_ln180_33 = zext i4 %p_0324_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_33"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln180_20 = add i9 %add_ln180_16, %zext_ln180_33

]]></Node>
<StgValue><ssdm name="add_ln180_20"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln180_34 = zext i9 %add_ln180_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_34"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %word_buffer_m_V_addr_1 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_34

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_1"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:0  %lb_addr_2 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="lb_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:1  %lb_load_2 = load i1* %lb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lb_load_2"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:2  %word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_3"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:5  %rb_addr_1 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="rb_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:6  %rb_load_1 = load i1* %rb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:7  %word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_32 = zext i4 %p_0324_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_32"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln180_21 = add i10 %sub_ln180_1, %zext_ln180_32

]]></Node>
<StgValue><ssdm name="add_ln180_21"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
:6  %zext_ln180_35 = zext i10 %add_ln180_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_35"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_m_V_addr_1 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_35

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_1"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:9  store i2 %word_buffer_m_V_load_1, i2* %line_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %cc_V_5 = add i4 %p_0324_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_5"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader928

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="242" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:1  %lb_load_2 = load i1* %lb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lb_load_2"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:2  %word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_3"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv8:3  %select_ln151 = select i1 %lb_load_2, i2 0, i2 %word_buffer_m_V_load_3

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv8:4  store i2 %select_ln151, i2* %line_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:6  %rb_load_1 = load i1* %rb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:7  %word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_4"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv8:8  %select_ln152 = select i1 %rb_load_1, i2 0, i2 %word_buffer_m_V_load_4

]]></Node>
<StgValue><ssdm name="select_ln152"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
_ifconv8:9  br label %9

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:1  %lb_load_3 = load i1* %lb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lb_load_3"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:2  %old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_10"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv11:3  %or_ln158 = or i1 %lb_load_3, %first_wrd

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv11:4  %select_ln158 = select i1 %or_ln158, i2 0, i2 %old_word_buffer_m_V_10

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv11:5  store i2 %select_ln158, i2* %line_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:7  %rb_load_3 = load i1* %rb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rb_load_3"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:8  %old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_11"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv11:9  %or_ln159 = or i1 %rb_load_3, %first_wrd

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv11:10  %select_ln159 = select i1 %or_ln159, i2 0, i2 %old_word_buffer_m_V_11

]]></Node>
<StgValue><ssdm name="select_ln159"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
_ifconv11:11  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge1 = phi i2 [ %select_ln159, %_ifconv11 ], [ %select_ln152, %_ifconv8 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:1  store i2 %storemerge1, i2* %line_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %p_0284_0 = phi i4 [ %cc_V_3, %_ifconv6 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_0284_0"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln155 = icmp eq i4 %p_0284_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln155, label %_ifconv11, label %_ifconv6

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="4">
<![CDATA[
_ifconv6:1  %zext_ln156_2 = zext i4 %p_0284_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln156_2"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv6:2  %add_ln156_2 = add i9 %add_ln156_1, %zext_ln156_2

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="9">
<![CDATA[
_ifconv6:3  %zext_ln156_3 = zext i9 %add_ln156_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln156_3"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:4  %old_word_buffer_m_V_8 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln156_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_8"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:8  %old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_9"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv11:0  %lb_addr_3 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="lb_addr_3"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:1  %lb_load_3 = load i1* %lb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lb_load_3"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:2  %old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_10"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv11:6  %rb_addr_3 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="rb_addr_3"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:7  %rb_load_3 = load i1* %rb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rb_load_3"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:8  %old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="4">
<![CDATA[
_ifconv6:0  %zext_ln156_1 = zext i4 %p_0284_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv6:5  %add_ln180_22 = add i10 %sub_ln180_1, %zext_ln156_1

]]></Node>
<StgValue><ssdm name="add_ln180_22"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
_ifconv6:6  %zext_ln180_31 = zext i10 %add_ln180_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_31"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:7  %line_buffer_m_V_addr_6 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_31

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:8  %old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_9"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv6:9  %select_ln879_3 = select i1 %first_wrd, i2 0, i2 %old_word_buffer_m_V_9

]]></Node>
<StgValue><ssdm name="select_ln879_3"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv6:10  store i2 %select_ln879_3, i2* %line_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv6:11  %cc_V_3 = add i4 %p_0284_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_3"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
_ifconv6:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_0501_0 = phi i4 [ 1, %9 ], [ %cc_V_6, %11 ]

]]></Node>
<StgValue><ssdm name="p_0501_0"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln164 = icmp eq i4 %p_0501_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln164, label %_ifconv16, label %11

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_36 = zext i4 %p_0501_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_36"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="4">
<![CDATA[
:1  %zext_ln180_37 = zext i4 %p_0501_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_37"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln180_23 = add i9 %add_ln180_11, %zext_ln180_37

]]></Node>
<StgValue><ssdm name="add_ln180_23"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln180_38 = zext i9 %add_ln180_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_38"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %word_buffer_m_V_addr_6 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_38

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_6"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln180_24 = add i10 %add_ln180_13, %zext_ln180_36

]]></Node>
<StgValue><ssdm name="add_ln180_24"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %cc_V_6 = add i4 %p_0501_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_6"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:0  %lb_addr_4 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="lb_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:1  %lb_load_4 = load i1* %lb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lb_load_4"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:2  %word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_7"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:5  %rb_addr_4 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="rb_addr_4"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:6  %rb_load_4 = load i1* %rb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rb_load_4"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:7  %word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="10">
<![CDATA[
:6  %zext_ln180_39 = zext i10 %add_ln180_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_39"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_m_V_addr_10 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_39

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_10"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:9  store i2 %word_buffer_m_V_load_6, i2* %line_buffer_m_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %10

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="310" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:1  %lb_load_4 = load i1* %lb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lb_load_4"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:2  %word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_7"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv16:3  %select_ln168 = select i1 %lb_load_4, i2 0, i2 %word_buffer_m_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv16:4  store i2 %select_ln168, i2* %line_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:6  %rb_load_4 = load i1* %rb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rb_load_4"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:7  %word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_8"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv16:8  %select_ln169 = select i1 %rb_load_4, i2 0, i2 %word_buffer_m_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln169"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv16:9  store i2 %select_ln169, i2* %line_buffer_m_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
_ifconv16:10  br label %6

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
