
Lab7_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000087c  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a10  08000a10  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a10  08000a10  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08000a10  08000a10  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a10  08000a10  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a10  08000a10  00010a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000a14  08000a14  00010a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08000a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000014  08000a2c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  08000a2c  00020034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003c28  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007f8  00000000  00000000  00023c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005a0  00000000  00000000  00024468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000548  00000000  00000000  00024a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000cf87  00000000  00000000  00024f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000026ac  00000000  00000000  00031ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004084b  00000000  00000000  00034583  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  00074dce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000191c  00000000  00000000  00074e9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000014 	.word	0x20000014
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080009f8 	.word	0x080009f8

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000018 	.word	0x20000018
 80001d0:	080009f8 	.word	0x080009f8

080001d4 <TimPwm_Init>:
#include"stm32f401re_tim.h"
#include"stm32f401re_rcc.h"

#define TIM_PERIOD			8399

void TimPwm_Init(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b08a      	sub	sp, #40	; 0x28
 80001d8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
	TIM_OCInitTypeDef TIM_OCInitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80001da:	2101      	movs	r1, #1
 80001dc:	2001      	movs	r0, #1
 80001de:	f000 fa7f 	bl	80006e0 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80001e2:	2302      	movs	r3, #2
 80001e4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80001e8:	2300      	movs	r3, #0
 80001ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_Speed =  GPIO_Speed_100MHz;
 80001ee:	2303      	movs	r3, #3
 80001f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80001f4:	2300      	movs	r3, #0
 80001f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_TIM1);
 80001fa:	2201      	movs	r2, #1
 80001fc:	210b      	movs	r1, #11
 80001fe:	481d      	ldr	r0, [pc, #116]	; (8000274 <TimPwm_Init+0xa0>)
 8000200:	f000 fa24 	bl	800064c <GPIO_PinAFConfig>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8000204:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000208:	623b      	str	r3, [r7, #32]

	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800020a:	f107 0320 	add.w	r3, r7, #32
 800020e:	4619      	mov	r1, r3
 8000210:	4818      	ldr	r0, [pc, #96]	; (8000274 <TimPwm_Init+0xa0>)
 8000212:	f000 f98d 	bl	8000530 <GPIO_Init>


	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000216:	2101      	movs	r1, #1
 8000218:	2001      	movs	r0, #1
 800021a:	f000 fa81 	bl	8000720 <RCC_APB2PeriphClockCmd>

	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800021e:	2300      	movs	r3, #0
 8000220:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8000222:	2300      	movs	r3, #0
 8000224:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_Period = 8399;
 8000226:	f242 03cf 	movw	r3, #8399	; 0x20cf
 800022a:	61bb      	str	r3, [r7, #24]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800022c:	2300      	movs	r3, #0
 800022e:	83bb      	strh	r3, [r7, #28]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 8000230:	2300      	movs	r3, #0
 8000232:	77bb      	strb	r3, [r7, #30]

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000234:	f107 0314 	add.w	r3, r7, #20
 8000238:	4619      	mov	r1, r3
 800023a:	480f      	ldr	r0, [pc, #60]	; (8000278 <TimPwm_Init+0xa4>)
 800023c:	f000 fa90 	bl	8000760 <TIM_TimeBaseInit>
	//TIM_Cmd(TIM2, ENABLE);

	TIM_OCInitStructure.TIM_OCMode  = TIM_OCMode_PWM2;
 8000240:	2370      	movs	r3, #112	; 0x70
 8000242:	803b      	strh	r3, [r7, #0]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000244:	2301      	movs	r3, #1
 8000246:	807b      	strh	r3, [r7, #2]
	TIM_OCInitStructure.TIM_Pulse = 0;
 8000248:	2300      	movs	r3, #0
 800024a:	60bb      	str	r3, [r7, #8]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 800024c:	2302      	movs	r3, #2
 800024e:	81bb      	strh	r3, [r7, #12]

	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 8000250:	463b      	mov	r3, r7
 8000252:	4619      	mov	r1, r3
 8000254:	4808      	ldr	r0, [pc, #32]	; (8000278 <TimPwm_Init+0xa4>)
 8000256:	f000 fb0f 	bl	8000878 <TIM_OC4Init>

	TIM_Cmd(TIM1, ENABLE);
 800025a:	2101      	movs	r1, #1
 800025c:	4806      	ldr	r0, [pc, #24]	; (8000278 <TimPwm_Init+0xa4>)
 800025e:	f000 faeb 	bl	8000838 <TIM_Cmd>

	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 8000262:	2101      	movs	r1, #1
 8000264:	4804      	ldr	r0, [pc, #16]	; (8000278 <TimPwm_Init+0xa4>)
 8000266:	f000 fb7d 	bl	8000964 <TIM_CtrlPWMOutputs>
}
 800026a:	bf00      	nop
 800026c:	3728      	adds	r7, #40	; 0x28
 800026e:	46bd      	mov	sp, r7
 8000270:	bd80      	pop	{r7, pc}
 8000272:	bf00      	nop
 8000274:	40020000 	.word	0x40020000
 8000278:	40010000 	.word	0x40010000

0800027c <LedControl_PWM>:

static
void LedControl_PWM(uint16_t  Duty_cycle){
 800027c:	b580      	push	{r7, lr}
 800027e:	b082      	sub	sp, #8
 8000280:	af00      	add	r7, sp, #0
 8000282:	4603      	mov	r3, r0
 8000284:	80fb      	strh	r3, [r7, #6]
	static uint16_t pulse_length = 0;
	pulse_length = ((TIM_PERIOD * Duty_cycle)/100);
 8000286:	88fb      	ldrh	r3, [r7, #6]
 8000288:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800028c:	fb02 f303 	mul.w	r3, r2, r3
 8000290:	4a09      	ldr	r2, [pc, #36]	; (80002b8 <LedControl_PWM+0x3c>)
 8000292:	fb82 1203 	smull	r1, r2, r2, r3
 8000296:	1152      	asrs	r2, r2, #5
 8000298:	17db      	asrs	r3, r3, #31
 800029a:	1ad3      	subs	r3, r2, r3
 800029c:	b29a      	uxth	r2, r3
 800029e:	4b07      	ldr	r3, [pc, #28]	; (80002bc <LedControl_PWM+0x40>)
 80002a0:	801a      	strh	r2, [r3, #0]
	TIM_SetCompare4(TIM1, pulse_length);
 80002a2:	4b06      	ldr	r3, [pc, #24]	; (80002bc <LedControl_PWM+0x40>)
 80002a4:	881b      	ldrh	r3, [r3, #0]
 80002a6:	4619      	mov	r1, r3
 80002a8:	4805      	ldr	r0, [pc, #20]	; (80002c0 <LedControl_PWM+0x44>)
 80002aa:	f000 fb4d 	bl	8000948 <TIM_SetCompare4>
}
 80002ae:	bf00      	nop
 80002b0:	3708      	adds	r7, #8
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	51eb851f 	.word	0x51eb851f
 80002bc:	20000030 	.word	0x20000030
 80002c0:	40010000 	.word	0x40010000

080002c4 <main>:
int main(void){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 80002c8:	f000 f866 	bl	8000398 <SystemCoreClockUpdate>
	TimPwm_Init();
 80002cc:	f7ff ff82 	bl	80001d4 <TimPwm_Init>
	while(1){
		LedControl_PWM(100);
 80002d0:	2064      	movs	r0, #100	; 0x64
 80002d2:	f7ff ffd3 	bl	800027c <LedControl_PWM>
 80002d6:	e7fb      	b.n	80002d0 <main+0xc>

080002d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002d8:	480d      	ldr	r0, [pc, #52]	; (8000310 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002da:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002dc:	f000 f826 	bl	800032c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002e0:	480c      	ldr	r0, [pc, #48]	; (8000314 <LoopForever+0x6>)
  ldr r1, =_edata
 80002e2:	490d      	ldr	r1, [pc, #52]	; (8000318 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002e4:	4a0d      	ldr	r2, [pc, #52]	; (800031c <LoopForever+0xe>)
  movs r3, #0
 80002e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002e8:	e002      	b.n	80002f0 <LoopCopyDataInit>

080002ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ee:	3304      	adds	r3, #4

080002f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002f4:	d3f9      	bcc.n	80002ea <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002f6:	4a0a      	ldr	r2, [pc, #40]	; (8000320 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002f8:	4c0a      	ldr	r4, [pc, #40]	; (8000324 <LoopForever+0x16>)
  movs r3, #0
 80002fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002fc:	e001      	b.n	8000302 <LoopFillZerobss>

080002fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000300:	3204      	adds	r2, #4

08000302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000304:	d3fb      	bcc.n	80002fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000306:	f000 fb53 	bl	80009b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800030a:	f7ff ffdb 	bl	80002c4 <main>

0800030e <LoopForever>:

LoopForever:
    b LoopForever
 800030e:	e7fe      	b.n	800030e <LoopForever>
  ldr   r0, =_estack
 8000310:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000314:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000318:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800031c:	08000a18 	.word	0x08000a18
  ldr r2, =_sbss
 8000320:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000324:	20000034 	.word	0x20000034

08000328 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000328:	e7fe      	b.n	8000328 <ADC_IRQHandler>
	...

0800032c <SystemInit>:
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
 8000330:	4b16      	ldr	r3, [pc, #88]	; (800038c <SystemInit+0x60>)
 8000332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000336:	4a15      	ldr	r2, [pc, #84]	; (800038c <SystemInit+0x60>)
 8000338:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800033c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8000340:	4b13      	ldr	r3, [pc, #76]	; (8000390 <SystemInit+0x64>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a12      	ldr	r2, [pc, #72]	; (8000390 <SystemInit+0x64>)
 8000346:	f043 0301 	orr.w	r3, r3, #1
 800034a:	6013      	str	r3, [r2, #0]
 800034c:	4b10      	ldr	r3, [pc, #64]	; (8000390 <SystemInit+0x64>)
 800034e:	2200      	movs	r2, #0
 8000350:	609a      	str	r2, [r3, #8]
 8000352:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <SystemInit+0x64>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a0e      	ldr	r2, [pc, #56]	; (8000390 <SystemInit+0x64>)
 8000358:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800035c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000360:	6013      	str	r3, [r2, #0]
 8000362:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <SystemInit+0x64>)
 8000364:	4a0b      	ldr	r2, [pc, #44]	; (8000394 <SystemInit+0x68>)
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	4b09      	ldr	r3, [pc, #36]	; (8000390 <SystemInit+0x64>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a08      	ldr	r2, [pc, #32]	; (8000390 <SystemInit+0x64>)
 800036e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000372:	6013      	str	r3, [r2, #0]
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <SystemInit+0x64>)
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]
 800037a:	f000 f889 	bl	8000490 <SetSysClock>
 800037e:	4b03      	ldr	r3, [pc, #12]	; (800038c <SystemInit+0x60>)
 8000380:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	bf00      	nop
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	e000ed00 	.word	0xe000ed00
 8000390:	40023800 	.word	0x40023800
 8000394:	24003010 	.word	0x24003010

08000398 <SystemCoreClockUpdate>:
 8000398:	b480      	push	{r7}
 800039a:	b087      	sub	sp, #28
 800039c:	af00      	add	r7, sp, #0
 800039e:	2300      	movs	r3, #0
 80003a0:	613b      	str	r3, [r7, #16]
 80003a2:	2300      	movs	r3, #0
 80003a4:	617b      	str	r3, [r7, #20]
 80003a6:	2302      	movs	r3, #2
 80003a8:	60fb      	str	r3, [r7, #12]
 80003aa:	2300      	movs	r3, #0
 80003ac:	60bb      	str	r3, [r7, #8]
 80003ae:	2302      	movs	r3, #2
 80003b0:	607b      	str	r3, [r7, #4]
 80003b2:	4b32      	ldr	r3, [pc, #200]	; (800047c <SystemCoreClockUpdate+0xe4>)
 80003b4:	689b      	ldr	r3, [r3, #8]
 80003b6:	f003 030c 	and.w	r3, r3, #12
 80003ba:	613b      	str	r3, [r7, #16]
 80003bc:	693b      	ldr	r3, [r7, #16]
 80003be:	2b04      	cmp	r3, #4
 80003c0:	d007      	beq.n	80003d2 <SystemCoreClockUpdate+0x3a>
 80003c2:	2b08      	cmp	r3, #8
 80003c4:	d009      	beq.n	80003da <SystemCoreClockUpdate+0x42>
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d13d      	bne.n	8000446 <SystemCoreClockUpdate+0xae>
 80003ca:	4b2d      	ldr	r3, [pc, #180]	; (8000480 <SystemCoreClockUpdate+0xe8>)
 80003cc:	4a2d      	ldr	r2, [pc, #180]	; (8000484 <SystemCoreClockUpdate+0xec>)
 80003ce:	601a      	str	r2, [r3, #0]
 80003d0:	e03d      	b.n	800044e <SystemCoreClockUpdate+0xb6>
 80003d2:	4b2b      	ldr	r3, [pc, #172]	; (8000480 <SystemCoreClockUpdate+0xe8>)
 80003d4:	4a2c      	ldr	r2, [pc, #176]	; (8000488 <SystemCoreClockUpdate+0xf0>)
 80003d6:	601a      	str	r2, [r3, #0]
 80003d8:	e039      	b.n	800044e <SystemCoreClockUpdate+0xb6>
 80003da:	4b28      	ldr	r3, [pc, #160]	; (800047c <SystemCoreClockUpdate+0xe4>)
 80003dc:	685b      	ldr	r3, [r3, #4]
 80003de:	0d9b      	lsrs	r3, r3, #22
 80003e0:	f003 0301 	and.w	r3, r3, #1
 80003e4:	60bb      	str	r3, [r7, #8]
 80003e6:	4b25      	ldr	r3, [pc, #148]	; (800047c <SystemCoreClockUpdate+0xe4>)
 80003e8:	685b      	ldr	r3, [r3, #4]
 80003ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	68bb      	ldr	r3, [r7, #8]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d00c      	beq.n	8000410 <SystemCoreClockUpdate+0x78>
 80003f6:	4a24      	ldr	r2, [pc, #144]	; (8000488 <SystemCoreClockUpdate+0xf0>)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80003fe:	4a1f      	ldr	r2, [pc, #124]	; (800047c <SystemCoreClockUpdate+0xe4>)
 8000400:	6852      	ldr	r2, [r2, #4]
 8000402:	0992      	lsrs	r2, r2, #6
 8000404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000408:	fb02 f303 	mul.w	r3, r2, r3
 800040c:	617b      	str	r3, [r7, #20]
 800040e:	e00b      	b.n	8000428 <SystemCoreClockUpdate+0x90>
 8000410:	4a1c      	ldr	r2, [pc, #112]	; (8000484 <SystemCoreClockUpdate+0xec>)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	fbb2 f3f3 	udiv	r3, r2, r3
 8000418:	4a18      	ldr	r2, [pc, #96]	; (800047c <SystemCoreClockUpdate+0xe4>)
 800041a:	6852      	ldr	r2, [r2, #4]
 800041c:	0992      	lsrs	r2, r2, #6
 800041e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000422:	fb02 f303 	mul.w	r3, r2, r3
 8000426:	617b      	str	r3, [r7, #20]
 8000428:	4b14      	ldr	r3, [pc, #80]	; (800047c <SystemCoreClockUpdate+0xe4>)
 800042a:	685b      	ldr	r3, [r3, #4]
 800042c:	0c1b      	lsrs	r3, r3, #16
 800042e:	f003 0303 	and.w	r3, r3, #3
 8000432:	3301      	adds	r3, #1
 8000434:	005b      	lsls	r3, r3, #1
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	697a      	ldr	r2, [r7, #20]
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000440:	4a0f      	ldr	r2, [pc, #60]	; (8000480 <SystemCoreClockUpdate+0xe8>)
 8000442:	6013      	str	r3, [r2, #0]
 8000444:	e003      	b.n	800044e <SystemCoreClockUpdate+0xb6>
 8000446:	4b0e      	ldr	r3, [pc, #56]	; (8000480 <SystemCoreClockUpdate+0xe8>)
 8000448:	4a0e      	ldr	r2, [pc, #56]	; (8000484 <SystemCoreClockUpdate+0xec>)
 800044a:	601a      	str	r2, [r3, #0]
 800044c:	bf00      	nop
 800044e:	4b0b      	ldr	r3, [pc, #44]	; (800047c <SystemCoreClockUpdate+0xe4>)
 8000450:	689b      	ldr	r3, [r3, #8]
 8000452:	091b      	lsrs	r3, r3, #4
 8000454:	f003 030f 	and.w	r3, r3, #15
 8000458:	4a0c      	ldr	r2, [pc, #48]	; (800048c <SystemCoreClockUpdate+0xf4>)
 800045a:	5cd3      	ldrb	r3, [r2, r3]
 800045c:	b2db      	uxtb	r3, r3
 800045e:	613b      	str	r3, [r7, #16]
 8000460:	4b07      	ldr	r3, [pc, #28]	; (8000480 <SystemCoreClockUpdate+0xe8>)
 8000462:	681a      	ldr	r2, [r3, #0]
 8000464:	693b      	ldr	r3, [r7, #16]
 8000466:	fa22 f303 	lsr.w	r3, r2, r3
 800046a:	4a05      	ldr	r2, [pc, #20]	; (8000480 <SystemCoreClockUpdate+0xe8>)
 800046c:	6013      	str	r3, [r2, #0]
 800046e:	bf00      	nop
 8000470:	371c      	adds	r7, #28
 8000472:	46bd      	mov	sp, r7
 8000474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop
 800047c:	40023800 	.word	0x40023800
 8000480:	20000000 	.word	0x20000000
 8000484:	00f42400 	.word	0x00f42400
 8000488:	017d7840 	.word	0x017d7840
 800048c:	20000004 	.word	0x20000004

08000490 <SetSysClock>:
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
 8000494:	4b22      	ldr	r3, [pc, #136]	; (8000520 <SetSysClock+0x90>)
 8000496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000498:	4a21      	ldr	r2, [pc, #132]	; (8000520 <SetSysClock+0x90>)
 800049a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800049e:	6413      	str	r3, [r2, #64]	; 0x40
 80004a0:	4b20      	ldr	r3, [pc, #128]	; (8000524 <SetSysClock+0x94>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a1f      	ldr	r2, [pc, #124]	; (8000524 <SetSysClock+0x94>)
 80004a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004aa:	6013      	str	r3, [r2, #0]
 80004ac:	4b1c      	ldr	r3, [pc, #112]	; (8000520 <SetSysClock+0x90>)
 80004ae:	4a1c      	ldr	r2, [pc, #112]	; (8000520 <SetSysClock+0x90>)
 80004b0:	689b      	ldr	r3, [r3, #8]
 80004b2:	6093      	str	r3, [r2, #8]
 80004b4:	4b1a      	ldr	r3, [pc, #104]	; (8000520 <SetSysClock+0x90>)
 80004b6:	4a1a      	ldr	r2, [pc, #104]	; (8000520 <SetSysClock+0x90>)
 80004b8:	689b      	ldr	r3, [r3, #8]
 80004ba:	6093      	str	r3, [r2, #8]
 80004bc:	4b18      	ldr	r3, [pc, #96]	; (8000520 <SetSysClock+0x90>)
 80004be:	689b      	ldr	r3, [r3, #8]
 80004c0:	4a17      	ldr	r2, [pc, #92]	; (8000520 <SetSysClock+0x90>)
 80004c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004c6:	6093      	str	r3, [r2, #8]
 80004c8:	4b15      	ldr	r3, [pc, #84]	; (8000520 <SetSysClock+0x90>)
 80004ca:	4a17      	ldr	r2, [pc, #92]	; (8000528 <SetSysClock+0x98>)
 80004cc:	605a      	str	r2, [r3, #4]
 80004ce:	4b14      	ldr	r3, [pc, #80]	; (8000520 <SetSysClock+0x90>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a13      	ldr	r2, [pc, #76]	; (8000520 <SetSysClock+0x90>)
 80004d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80004d8:	6013      	str	r3, [r2, #0]
 80004da:	bf00      	nop
 80004dc:	4b10      	ldr	r3, [pc, #64]	; (8000520 <SetSysClock+0x90>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d0f9      	beq.n	80004dc <SetSysClock+0x4c>
 80004e8:	4b10      	ldr	r3, [pc, #64]	; (800052c <SetSysClock+0x9c>)
 80004ea:	f240 6202 	movw	r2, #1538	; 0x602
 80004ee:	601a      	str	r2, [r3, #0]
 80004f0:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <SetSysClock+0x90>)
 80004f2:	689b      	ldr	r3, [r3, #8]
 80004f4:	4a0a      	ldr	r2, [pc, #40]	; (8000520 <SetSysClock+0x90>)
 80004f6:	f023 0303 	bic.w	r3, r3, #3
 80004fa:	6093      	str	r3, [r2, #8]
 80004fc:	4b08      	ldr	r3, [pc, #32]	; (8000520 <SetSysClock+0x90>)
 80004fe:	689b      	ldr	r3, [r3, #8]
 8000500:	4a07      	ldr	r2, [pc, #28]	; (8000520 <SetSysClock+0x90>)
 8000502:	f043 0302 	orr.w	r3, r3, #2
 8000506:	6093      	str	r3, [r2, #8]
 8000508:	bf00      	nop
 800050a:	4b05      	ldr	r3, [pc, #20]	; (8000520 <SetSysClock+0x90>)
 800050c:	689b      	ldr	r3, [r3, #8]
 800050e:	f003 030c 	and.w	r3, r3, #12
 8000512:	2b08      	cmp	r3, #8
 8000514:	d1f9      	bne.n	800050a <SetSysClock+0x7a>
 8000516:	bf00      	nop
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	40023800 	.word	0x40023800
 8000524:	40007000 	.word	0x40007000
 8000528:	08015410 	.word	0x08015410
 800052c:	40023c00 	.word	0x40023c00

08000530 <GPIO_Init>:
 8000530:	b480      	push	{r7}
 8000532:	b087      	sub	sp, #28
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	6039      	str	r1, [r7, #0]
 800053a:	2300      	movs	r3, #0
 800053c:	617b      	str	r3, [r7, #20]
 800053e:	2300      	movs	r3, #0
 8000540:	613b      	str	r3, [r7, #16]
 8000542:	2300      	movs	r3, #0
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	2300      	movs	r3, #0
 8000548:	617b      	str	r3, [r7, #20]
 800054a:	e076      	b.n	800063a <GPIO_Init+0x10a>
 800054c:	2201      	movs	r2, #1
 800054e:	697b      	ldr	r3, [r7, #20]
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	613b      	str	r3, [r7, #16]
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	693a      	ldr	r2, [r7, #16]
 800055c:	4013      	ands	r3, r2
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fa      	ldr	r2, [r7, #12]
 8000562:	693b      	ldr	r3, [r7, #16]
 8000564:	429a      	cmp	r2, r3
 8000566:	d165      	bne.n	8000634 <GPIO_Init+0x104>
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	681a      	ldr	r2, [r3, #0]
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	2103      	movs	r1, #3
 8000572:	fa01 f303 	lsl.w	r3, r1, r3
 8000576:	43db      	mvns	r3, r3
 8000578:	401a      	ands	r2, r3
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	791b      	ldrb	r3, [r3, #4]
 8000586:	4619      	mov	r1, r3
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	fa01 f303 	lsl.w	r3, r1, r3
 8000590:	431a      	orrs	r2, r3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	791b      	ldrb	r3, [r3, #4]
 800059a:	2b01      	cmp	r3, #1
 800059c:	d003      	beq.n	80005a6 <GPIO_Init+0x76>
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	791b      	ldrb	r3, [r3, #4]
 80005a2:	2b02      	cmp	r3, #2
 80005a4:	d12e      	bne.n	8000604 <GPIO_Init+0xd4>
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	689a      	ldr	r2, [r3, #8]
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	005b      	lsls	r3, r3, #1
 80005ae:	2103      	movs	r1, #3
 80005b0:	fa01 f303 	lsl.w	r3, r1, r3
 80005b4:	43db      	mvns	r3, r3
 80005b6:	401a      	ands	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	689a      	ldr	r2, [r3, #8]
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	795b      	ldrb	r3, [r3, #5]
 80005c4:	4619      	mov	r1, r3
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	005b      	lsls	r3, r3, #1
 80005ca:	fa01 f303 	lsl.w	r3, r1, r3
 80005ce:	431a      	orrs	r2, r3
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	685a      	ldr	r2, [r3, #4]
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	b29b      	uxth	r3, r3
 80005dc:	4619      	mov	r1, r3
 80005de:	2301      	movs	r3, #1
 80005e0:	408b      	lsls	r3, r1
 80005e2:	43db      	mvns	r3, r3
 80005e4:	401a      	ands	r2, r3
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	685b      	ldr	r3, [r3, #4]
 80005ee:	683a      	ldr	r2, [r7, #0]
 80005f0:	7992      	ldrb	r2, [r2, #6]
 80005f2:	4611      	mov	r1, r2
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	b292      	uxth	r2, r2
 80005f8:	fa01 f202 	lsl.w	r2, r1, r2
 80005fc:	b292      	uxth	r2, r2
 80005fe:	431a      	orrs	r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	605a      	str	r2, [r3, #4]
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	68da      	ldr	r2, [r3, #12]
 8000608:	697b      	ldr	r3, [r7, #20]
 800060a:	b29b      	uxth	r3, r3
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	2103      	movs	r1, #3
 8000610:	fa01 f303 	lsl.w	r3, r1, r3
 8000614:	43db      	mvns	r3, r3
 8000616:	401a      	ands	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	60da      	str	r2, [r3, #12]
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	68da      	ldr	r2, [r3, #12]
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	79db      	ldrb	r3, [r3, #7]
 8000624:	4619      	mov	r1, r3
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	fa01 f303 	lsl.w	r3, r1, r3
 800062e:	431a      	orrs	r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	60da      	str	r2, [r3, #12]
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	3301      	adds	r3, #1
 8000638:	617b      	str	r3, [r7, #20]
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	2b0f      	cmp	r3, #15
 800063e:	d985      	bls.n	800054c <GPIO_Init+0x1c>
 8000640:	bf00      	nop
 8000642:	371c      	adds	r7, #28
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <GPIO_PinAFConfig>:
 800064c:	b480      	push	{r7}
 800064e:	b085      	sub	sp, #20
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	807b      	strh	r3, [r7, #2]
 8000658:	4613      	mov	r3, r2
 800065a:	707b      	strb	r3, [r7, #1]
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	2300      	movs	r3, #0
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	787a      	ldrb	r2, [r7, #1]
 8000666:	887b      	ldrh	r3, [r7, #2]
 8000668:	f003 0307 	and.w	r3, r3, #7
 800066c:	009b      	lsls	r3, r3, #2
 800066e:	fa02 f303 	lsl.w	r3, r2, r3
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	887b      	ldrh	r3, [r7, #2]
 8000676:	08db      	lsrs	r3, r3, #3
 8000678:	b29b      	uxth	r3, r3
 800067a:	461a      	mov	r2, r3
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	3208      	adds	r2, #8
 8000680:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000684:	887b      	ldrh	r3, [r7, #2]
 8000686:	f003 0307 	and.w	r3, r3, #7
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	210f      	movs	r1, #15
 800068e:	fa01 f303 	lsl.w	r3, r1, r3
 8000692:	43db      	mvns	r3, r3
 8000694:	8879      	ldrh	r1, [r7, #2]
 8000696:	08c9      	lsrs	r1, r1, #3
 8000698:	b289      	uxth	r1, r1
 800069a:	4608      	mov	r0, r1
 800069c:	ea02 0103 	and.w	r1, r2, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f100 0208 	add.w	r2, r0, #8
 80006a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80006aa:	887b      	ldrh	r3, [r7, #2]
 80006ac:	08db      	lsrs	r3, r3, #3
 80006ae:	b29b      	uxth	r3, r3
 80006b0:	461a      	mov	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	3208      	adds	r2, #8
 80006b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006ba:	68fa      	ldr	r2, [r7, #12]
 80006bc:	4313      	orrs	r3, r2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	887b      	ldrh	r3, [r7, #2]
 80006c2:	08db      	lsrs	r3, r3, #3
 80006c4:	b29b      	uxth	r3, r3
 80006c6:	461a      	mov	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	3208      	adds	r2, #8
 80006cc:	68b9      	ldr	r1, [r7, #8]
 80006ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80006d2:	bf00      	nop
 80006d4:	3714      	adds	r7, #20
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
	...

080006e0 <RCC_AHB1PeriphClockCmd>:
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	460b      	mov	r3, r1
 80006ea:	70fb      	strb	r3, [r7, #3]
 80006ec:	78fb      	ldrb	r3, [r7, #3]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d006      	beq.n	8000700 <RCC_AHB1PeriphClockCmd+0x20>
 80006f2:	4b0a      	ldr	r3, [pc, #40]	; (800071c <RCC_AHB1PeriphClockCmd+0x3c>)
 80006f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006f6:	4909      	ldr	r1, [pc, #36]	; (800071c <RCC_AHB1PeriphClockCmd+0x3c>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4313      	orrs	r3, r2
 80006fc:	630b      	str	r3, [r1, #48]	; 0x30
 80006fe:	e006      	b.n	800070e <RCC_AHB1PeriphClockCmd+0x2e>
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <RCC_AHB1PeriphClockCmd+0x3c>)
 8000702:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	43db      	mvns	r3, r3
 8000708:	4904      	ldr	r1, [pc, #16]	; (800071c <RCC_AHB1PeriphClockCmd+0x3c>)
 800070a:	4013      	ands	r3, r2
 800070c:	630b      	str	r3, [r1, #48]	; 0x30
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800

08000720 <RCC_APB2PeriphClockCmd>:
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	460b      	mov	r3, r1
 800072a:	70fb      	strb	r3, [r7, #3]
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d006      	beq.n	8000740 <RCC_APB2PeriphClockCmd+0x20>
 8000732:	4b0a      	ldr	r3, [pc, #40]	; (800075c <RCC_APB2PeriphClockCmd+0x3c>)
 8000734:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000736:	4909      	ldr	r1, [pc, #36]	; (800075c <RCC_APB2PeriphClockCmd+0x3c>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	4313      	orrs	r3, r2
 800073c:	644b      	str	r3, [r1, #68]	; 0x44
 800073e:	e006      	b.n	800074e <RCC_APB2PeriphClockCmd+0x2e>
 8000740:	4b06      	ldr	r3, [pc, #24]	; (800075c <RCC_APB2PeriphClockCmd+0x3c>)
 8000742:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	43db      	mvns	r3, r3
 8000748:	4904      	ldr	r1, [pc, #16]	; (800075c <RCC_APB2PeriphClockCmd+0x3c>)
 800074a:	4013      	ands	r3, r2
 800074c:	644b      	str	r3, [r1, #68]	; 0x44
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	40023800 	.word	0x40023800

08000760 <TIM_TimeBaseInit>:
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
 8000768:	6039      	str	r1, [r7, #0]
 800076a:	2300      	movs	r3, #0
 800076c:	81fb      	strh	r3, [r7, #14]
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	881b      	ldrh	r3, [r3, #0]
 8000772:	81fb      	strh	r3, [r7, #14]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	4a29      	ldr	r2, [pc, #164]	; (800081c <TIM_TimeBaseInit+0xbc>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d013      	beq.n	80007a4 <TIM_TimeBaseInit+0x44>
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a28      	ldr	r2, [pc, #160]	; (8000820 <TIM_TimeBaseInit+0xc0>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d00f      	beq.n	80007a4 <TIM_TimeBaseInit+0x44>
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800078a:	d00b      	beq.n	80007a4 <TIM_TimeBaseInit+0x44>
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4a25      	ldr	r2, [pc, #148]	; (8000824 <TIM_TimeBaseInit+0xc4>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d007      	beq.n	80007a4 <TIM_TimeBaseInit+0x44>
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	4a24      	ldr	r2, [pc, #144]	; (8000828 <TIM_TimeBaseInit+0xc8>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d003      	beq.n	80007a4 <TIM_TimeBaseInit+0x44>
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	4a23      	ldr	r2, [pc, #140]	; (800082c <TIM_TimeBaseInit+0xcc>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	d108      	bne.n	80007b6 <TIM_TimeBaseInit+0x56>
 80007a4:	89fb      	ldrh	r3, [r7, #14]
 80007a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80007aa:	81fb      	strh	r3, [r7, #14]
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	885a      	ldrh	r2, [r3, #2]
 80007b0:	89fb      	ldrh	r3, [r7, #14]
 80007b2:	4313      	orrs	r3, r2
 80007b4:	81fb      	strh	r3, [r7, #14]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4a1d      	ldr	r2, [pc, #116]	; (8000830 <TIM_TimeBaseInit+0xd0>)
 80007ba:	4293      	cmp	r3, r2
 80007bc:	d00c      	beq.n	80007d8 <TIM_TimeBaseInit+0x78>
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4a1c      	ldr	r2, [pc, #112]	; (8000834 <TIM_TimeBaseInit+0xd4>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d008      	beq.n	80007d8 <TIM_TimeBaseInit+0x78>
 80007c6:	89fb      	ldrh	r3, [r7, #14]
 80007c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80007cc:	81fb      	strh	r3, [r7, #14]
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	891a      	ldrh	r2, [r3, #8]
 80007d2:	89fb      	ldrh	r3, [r7, #14]
 80007d4:	4313      	orrs	r3, r2
 80007d6:	81fb      	strh	r3, [r7, #14]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	89fa      	ldrh	r2, [r7, #14]
 80007dc:	801a      	strh	r2, [r3, #0]
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	685a      	ldr	r2, [r3, #4]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	881a      	ldrh	r2, [r3, #0]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	851a      	strh	r2, [r3, #40]	; 0x28
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4a0a      	ldr	r2, [pc, #40]	; (800081c <TIM_TimeBaseInit+0xbc>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d003      	beq.n	80007fe <TIM_TimeBaseInit+0x9e>
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4a09      	ldr	r2, [pc, #36]	; (8000820 <TIM_TimeBaseInit+0xc0>)
 80007fa:	4293      	cmp	r3, r2
 80007fc:	d104      	bne.n	8000808 <TIM_TimeBaseInit+0xa8>
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	7a9b      	ldrb	r3, [r3, #10]
 8000802:	b29a      	uxth	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	861a      	strh	r2, [r3, #48]	; 0x30
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	2201      	movs	r2, #1
 800080c:	829a      	strh	r2, [r3, #20]
 800080e:	bf00      	nop
 8000810:	3714      	adds	r7, #20
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40010000 	.word	0x40010000
 8000820:	40010400 	.word	0x40010400
 8000824:	40000400 	.word	0x40000400
 8000828:	40000800 	.word	0x40000800
 800082c:	40000c00 	.word	0x40000c00
 8000830:	40001000 	.word	0x40001000
 8000834:	40001400 	.word	0x40001400

08000838 <TIM_Cmd>:
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	460b      	mov	r3, r1
 8000842:	70fb      	strb	r3, [r7, #3]
 8000844:	78fb      	ldrb	r3, [r7, #3]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d008      	beq.n	800085c <TIM_Cmd+0x24>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	881b      	ldrh	r3, [r3, #0]
 800084e:	b29b      	uxth	r3, r3
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	b29a      	uxth	r2, r3
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	801a      	strh	r2, [r3, #0]
 800085a:	e007      	b.n	800086c <TIM_Cmd+0x34>
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	b29b      	uxth	r3, r3
 8000862:	f023 0301 	bic.w	r3, r3, #1
 8000866:	b29a      	uxth	r2, r3
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	801a      	strh	r2, [r3, #0]
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <TIM_OC4Init>:
 8000878:	b480      	push	{r7}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	6039      	str	r1, [r7, #0]
 8000882:	2300      	movs	r3, #0
 8000884:	81bb      	strh	r3, [r7, #12]
 8000886:	2300      	movs	r3, #0
 8000888:	817b      	strh	r3, [r7, #10]
 800088a:	2300      	movs	r3, #0
 800088c:	81fb      	strh	r3, [r7, #14]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	8c1b      	ldrh	r3, [r3, #32]
 8000892:	b29b      	uxth	r3, r3
 8000894:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000898:	b29a      	uxth	r2, r3
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	841a      	strh	r2, [r3, #32]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	8c1b      	ldrh	r3, [r3, #32]
 80008a2:	817b      	strh	r3, [r7, #10]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	889b      	ldrh	r3, [r3, #4]
 80008a8:	81fb      	strh	r3, [r7, #14]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	8b9b      	ldrh	r3, [r3, #28]
 80008ae:	81bb      	strh	r3, [r7, #12]
 80008b0:	89bb      	ldrh	r3, [r7, #12]
 80008b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80008b6:	81bb      	strh	r3, [r7, #12]
 80008b8:	89bb      	ldrh	r3, [r7, #12]
 80008ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008be:	81bb      	strh	r3, [r7, #12]
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	881b      	ldrh	r3, [r3, #0]
 80008c4:	021b      	lsls	r3, r3, #8
 80008c6:	b29a      	uxth	r2, r3
 80008c8:	89bb      	ldrh	r3, [r7, #12]
 80008ca:	4313      	orrs	r3, r2
 80008cc:	81bb      	strh	r3, [r7, #12]
 80008ce:	897b      	ldrh	r3, [r7, #10]
 80008d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80008d4:	817b      	strh	r3, [r7, #10]
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	899b      	ldrh	r3, [r3, #12]
 80008da:	031b      	lsls	r3, r3, #12
 80008dc:	b29a      	uxth	r2, r3
 80008de:	897b      	ldrh	r3, [r7, #10]
 80008e0:	4313      	orrs	r3, r2
 80008e2:	817b      	strh	r3, [r7, #10]
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	885b      	ldrh	r3, [r3, #2]
 80008e8:	031b      	lsls	r3, r3, #12
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	897b      	ldrh	r3, [r7, #10]
 80008ee:	4313      	orrs	r3, r2
 80008f0:	817b      	strh	r3, [r7, #10]
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a12      	ldr	r2, [pc, #72]	; (8000940 <TIM_OC4Init+0xc8>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d003      	beq.n	8000902 <TIM_OC4Init+0x8a>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4a11      	ldr	r2, [pc, #68]	; (8000944 <TIM_OC4Init+0xcc>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d10a      	bne.n	8000918 <TIM_OC4Init+0xa0>
 8000902:	89fb      	ldrh	r3, [r7, #14]
 8000904:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000908:	81fb      	strh	r3, [r7, #14]
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	8a1b      	ldrh	r3, [r3, #16]
 800090e:	019b      	lsls	r3, r3, #6
 8000910:	b29a      	uxth	r2, r3
 8000912:	89fb      	ldrh	r3, [r7, #14]
 8000914:	4313      	orrs	r3, r2
 8000916:	81fb      	strh	r3, [r7, #14]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	89fa      	ldrh	r2, [r7, #14]
 800091c:	809a      	strh	r2, [r3, #4]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	89ba      	ldrh	r2, [r7, #12]
 8000922:	839a      	strh	r2, [r3, #28]
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	641a      	str	r2, [r3, #64]	; 0x40
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	897a      	ldrh	r2, [r7, #10]
 8000930:	841a      	strh	r2, [r3, #32]
 8000932:	bf00      	nop
 8000934:	3714      	adds	r7, #20
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	40010000 	.word	0x40010000
 8000944:	40010400 	.word	0x40010400

08000948 <TIM_SetCompare4>:
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	683a      	ldr	r2, [r7, #0]
 8000956:	641a      	str	r2, [r3, #64]	; 0x40
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <TIM_CtrlPWMOutputs>:
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	460b      	mov	r3, r1
 800096e:	70fb      	strb	r3, [r7, #3]
 8000970:	78fb      	ldrb	r3, [r7, #3]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d00c      	beq.n	8000990 <TIM_CtrlPWMOutputs+0x2c>
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800097c:	b29b      	uxth	r3, r3
 800097e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000982:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000986:	b29a      	uxth	r2, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 800098e:	e009      	b.n	80009a4 <TIM_CtrlPWMOutputs+0x40>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000996:	b29b      	uxth	r3, r3
 8000998:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800099c:	b29a      	uxth	r2, r3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <__libc_init_array>:
 80009b0:	b570      	push	{r4, r5, r6, lr}
 80009b2:	4d0d      	ldr	r5, [pc, #52]	; (80009e8 <__libc_init_array+0x38>)
 80009b4:	4c0d      	ldr	r4, [pc, #52]	; (80009ec <__libc_init_array+0x3c>)
 80009b6:	1b64      	subs	r4, r4, r5
 80009b8:	10a4      	asrs	r4, r4, #2
 80009ba:	2600      	movs	r6, #0
 80009bc:	42a6      	cmp	r6, r4
 80009be:	d109      	bne.n	80009d4 <__libc_init_array+0x24>
 80009c0:	4d0b      	ldr	r5, [pc, #44]	; (80009f0 <__libc_init_array+0x40>)
 80009c2:	4c0c      	ldr	r4, [pc, #48]	; (80009f4 <__libc_init_array+0x44>)
 80009c4:	f000 f818 	bl	80009f8 <_init>
 80009c8:	1b64      	subs	r4, r4, r5
 80009ca:	10a4      	asrs	r4, r4, #2
 80009cc:	2600      	movs	r6, #0
 80009ce:	42a6      	cmp	r6, r4
 80009d0:	d105      	bne.n	80009de <__libc_init_array+0x2e>
 80009d2:	bd70      	pop	{r4, r5, r6, pc}
 80009d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80009d8:	4798      	blx	r3
 80009da:	3601      	adds	r6, #1
 80009dc:	e7ee      	b.n	80009bc <__libc_init_array+0xc>
 80009de:	f855 3b04 	ldr.w	r3, [r5], #4
 80009e2:	4798      	blx	r3
 80009e4:	3601      	adds	r6, #1
 80009e6:	e7f2      	b.n	80009ce <__libc_init_array+0x1e>
 80009e8:	08000a10 	.word	0x08000a10
 80009ec:	08000a10 	.word	0x08000a10
 80009f0:	08000a10 	.word	0x08000a10
 80009f4:	08000a14 	.word	0x08000a14

080009f8 <_init>:
 80009f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009fa:	bf00      	nop
 80009fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009fe:	bc08      	pop	{r3}
 8000a00:	469e      	mov	lr, r3
 8000a02:	4770      	bx	lr

08000a04 <_fini>:
 8000a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a06:	bf00      	nop
 8000a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a0a:	bc08      	pop	{r3}
 8000a0c:	469e      	mov	lr, r3
 8000a0e:	4770      	bx	lr
