# riscv_vsd_tlverilog_workshop
This is the RISCV implementation in TL Verilog workshop documents 
