

================================================================
== Vitis HLS Report for 'aes_invMain_Pipeline_createRoundKeyLoop1_createRoundKeyLoop24'
================================================================
* Date:           Thu Apr 25 11:55:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- createRoundKeyLoop1_createRoundKeyLoop2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten6"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i39"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i5 %indvar_flatten6" [Downloads/aes_axis.cpp:436]   --->   Operation 12 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln436 = icmp_eq  i5 %indvar_flatten6_load, i5 16" [Downloads/aes_axis.cpp:436]   --->   Operation 13 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln436 = add i5 %indvar_flatten6_load, i5 1" [Downloads/aes_axis.cpp:436]   --->   Operation 14 'add' 'add_ln436' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %for.inc8.i42, void %_Z14createRoundKeyPhS_.exit43.exitStub" [Downloads/aes_axis.cpp:436]   --->   Operation 15 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Downloads/aes_axis.cpp:440]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [Downloads/aes_axis.cpp:436]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.13ns)   --->   "%icmp_ln440 = icmp_eq  i3 %j_load, i3 4" [Downloads/aes_axis.cpp:440]   --->   Operation 18 'icmp' 'icmp_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.98ns)   --->   "%select_ln436 = select i1 %icmp_ln440, i3 0, i3 %j_load" [Downloads/aes_axis.cpp:436]   --->   Operation 19 'select' 'select_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.65ns)   --->   "%add_ln436_2 = add i3 %i_load, i3 1" [Downloads/aes_axis.cpp:436]   --->   Operation 20 'add' 'add_ln436_2' <Predicate = (!icmp_ln436)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.98ns)   --->   "%select_ln436_2 = select i1 %icmp_ln440, i3 %add_ln436_2, i3 %i_load" [Downloads/aes_axis.cpp:436]   --->   Operation 21 'select' 'select_ln436_2' <Predicate = (!icmp_ln436)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln436 = zext i3 %select_ln436_2" [Downloads/aes_axis.cpp:436]   --->   Operation 22 'zext' 'zext_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln442)   --->   "%shl_ln436 = shl i3 %select_ln436_2, i3 1" [Downloads/aes_axis.cpp:436]   --->   Operation 23 'shl' 'shl_ln436' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln440 = trunc i3 %select_ln436" [Downloads/aes_axis.cpp:440]   --->   Operation 24 'trunc' 'trunc_ln440' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln442)   --->   "%lshr_ln442_2 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %select_ln436, i32 1, i32 2" [Downloads/aes_axis.cpp:442]   --->   Operation 25 'partselect' 'lshr_ln442_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln442)   --->   "%zext_ln442 = zext i2 %lshr_ln442_2" [Downloads/aes_axis.cpp:442]   --->   Operation 26 'zext' 'zext_ln442' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln442 = add i3 %zext_ln442, i3 %shl_ln436" [Downloads/aes_axis.cpp:442]   --->   Operation 27 'add' 'add_ln442' <Predicate = (!icmp_ln436)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln442_9 = zext i3 %add_ln442" [Downloads/aes_axis.cpp:442]   --->   Operation 28 'zext' 'zext_ln442_9' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%expandedKey_0_addr = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_9" [Downloads/aes_axis.cpp:442]   --->   Operation 29 'getelementptr' 'expandedKey_0_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%expandedKey_1_addr = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_9" [Downloads/aes_axis.cpp:442]   --->   Operation 30 'getelementptr' 'expandedKey_1_addr' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 31 'load' 'expandedKey_0_load' <Predicate = (!icmp_ln436)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 32 'load' 'expandedKey_1_load' <Predicate = (!icmp_ln436)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i3 %select_ln436" [Downloads/aes_axis.cpp:442]   --->   Operation 33 'trunc' 'trunc_ln442' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln442_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln442, i2 0" [Downloads/aes_axis.cpp:442]   --->   Operation 34 'bitconcatenate' 'shl_ln442_5' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln442_2 = add i4 %shl_ln442_5, i4 %zext_ln436" [Downloads/aes_axis.cpp:442]   --->   Operation 35 'add' 'add_ln442_2' <Predicate = (!icmp_ln436)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%add_ln440 = add i3 %select_ln436, i3 1" [Downloads/aes_axis.cpp:440]   --->   Operation 36 'add' 'add_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln440 = store i5 %add_ln436, i5 %indvar_flatten6" [Downloads/aes_axis.cpp:440]   --->   Operation 37 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln440 = store i3 %select_ln436_2, i3 %i" [Downloads/aes_axis.cpp:440]   --->   Operation 38 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln440 = store i3 %add_ln440, i3 %j" [Downloads/aes_axis.cpp:440]   --->   Operation 39 'store' 'store_ln440' <Predicate = (!icmp_ln436)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln436)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @createRoundKeyLoop1_createRoundKeyLoop2_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln441 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [Downloads/aes_axis.cpp:441]   --->   Operation 42 'specpipeline' 'specpipeline_ln441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Downloads/aes_axis.cpp:433]   --->   Operation 43 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 44 'load' 'expandedKey_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 45 'load' 'expandedKey_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %expandedKey_0_load, i8 %expandedKey_1_load, i1 %trunc_ln440" [Downloads/aes_axis.cpp:442]   --->   Operation 46 'mux' 'tmp_s' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln442_10 = zext i4 %add_ln442_2" [Downloads/aes_axis.cpp:442]   --->   Operation 47 'zext' 'zext_ln442_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 %zext_ln442_10" [Downloads/aes_axis.cpp:442]   --->   Operation 48 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %tmp_s, i4 %roundKey_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 49 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln440 = br void %for.inc.i39" [Downloads/aes_axis.cpp:440]   --->   Operation 50 'br' 'br_ln440' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.6ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', Downloads/aes_axis.cpp:436) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln436_2', Downloads/aes_axis.cpp:436) [23]  (1.65 ns)
	'select' operation ('select_ln436_2', Downloads/aes_axis.cpp:436) [24]  (0.98 ns)
	'shl' operation ('shl_ln436', Downloads/aes_axis.cpp:436) [26]  (0 ns)
	'add' operation ('add_ln442', Downloads/aes_axis.cpp:442) [32]  (1.65 ns)
	'getelementptr' operation ('expandedKey_0_addr', Downloads/aes_axis.cpp:442) [34]  (0 ns)
	'load' operation ('expandedKey_0_load', Downloads/aes_axis.cpp:442) on array 'expandedKey_0' [36]  (2.32 ns)

 <State 2>: 6.23ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load', Downloads/aes_axis.cpp:442) on array 'expandedKey_0' [36]  (2.32 ns)
	'mux' operation ('tmp_s', Downloads/aes_axis.cpp:442) [38]  (1.59 ns)
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'tmp_s', Downloads/aes_axis.cpp:442 on array 'roundKey' [44]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
