#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027a6620 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 37;
 .timescale -9 -12;
v0000000002b59850_0 .var "CLOCK_50", 0 0;
v0000000002b589f0_0 .var "rst", 0 0;
S_0000000002780a50 .scope module, "openmips_min_sopc0" "openmips_min_sopc" 2 54, 3 42 0, S_00000000027a6620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0000000002b58ef0_0 .net "clk", 0 0, v0000000002b59850_0;  1 drivers
v0000000002b583b0_0 .net "inst", 31 0, v0000000002b58e50_0;  1 drivers
v0000000002b593f0_0 .net "inst_addr", 31 0, L_0000000002790750;  1 drivers
v0000000002b597b0_0 .net "rom_ce", 0 0, v0000000002b50240_0;  1 drivers
v0000000002b59a30_0 .net "rst", 0 0, v0000000002b589f0_0;  1 drivers
S_00000000027a8be0 .scope module, "cpu0" "cpu" 3 55, 4 34 0, S_0000000002780a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_0000000002790750 .functor BUFZ 32, v0000000002b52750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000002b526b0_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v0000000002b53bf0_0 .net "ex_aluop_i", 7 0, v0000000002b507e0_0;  1 drivers
v0000000002b52390_0 .net "ex_alusel_i", 2 0, v0000000002b50ba0_0;  1 drivers
v0000000002b53470_0 .net "ex_hi_o", 31 0, v00000000027a1ab0_0;  1 drivers
v0000000002b53c90_0 .net "ex_lo_o", 31 0, v00000000027a16f0_0;  1 drivers
v0000000002b52cf0_0 .net "ex_reg1_i", 31 0, v0000000002b513c0_0;  1 drivers
v0000000002b535b0_0 .net "ex_reg2_i", 31 0, v0000000002b515a0_0;  1 drivers
v0000000002b524d0_0 .net "ex_wd_i", 4 0, v0000000002b50560_0;  1 drivers
v0000000002b53d30_0 .net "ex_wd_o", 4 0, v00000000027ad450_0;  1 drivers
v0000000002b53dd0_0 .net "ex_wdata_o", 31 0, v00000000027ad6d0_0;  1 drivers
v0000000002b53e70_0 .net "ex_whilo_o", 0 0, v00000000027adef0_0;  1 drivers
v0000000002b52d90_0 .net "ex_wreg_i", 0 0, v0000000002b50880_0;  1 drivers
v0000000002b52570_0 .net "ex_wreg_o", 0 0, v00000000027ad4f0_0;  1 drivers
v0000000002b52070_0 .net "hi_o", 31 0, v00000000027adf90_0;  1 drivers
v0000000002b52110_0 .net "id_aluop_o", 7 0, v00000000027ad8b0_0;  1 drivers
v0000000002b53510_0 .net "id_alusel_o", 2 0, v00000000027ae030_0;  1 drivers
v0000000002b52bb0_0 .net "id_inst_i", 31 0, v0000000002b50c40_0;  1 drivers
v0000000002b52610_0 .net "id_pc_i", 31 0, v0000000002b51320_0;  1 drivers
v0000000002b533d0_0 .net "id_reg1_o", 31 0, v00000000027aed50_0;  1 drivers
v0000000002b521b0_0 .net "id_reg2_o", 31 0, v00000000027acf50_0;  1 drivers
v0000000002b52250_0 .net "id_wd_o", 4 0, v0000000002b50ec0_0;  1 drivers
v0000000002b522f0_0 .net "id_wreg_o", 0 0, v0000000002b51140_0;  1 drivers
v0000000002b52430_0 .net "lo_o", 31 0, v00000000027ad810_0;  1 drivers
v0000000002b527f0_0 .net "mem_hi_i", 31 0, v00000000027ae7b0_0;  1 drivers
v0000000002b52930_0 .net "mem_hi_o", 31 0, v0000000002b51460_0;  1 drivers
v0000000002b529d0_0 .net "mem_lo_i", 31 0, v00000000027adc70_0;  1 drivers
v0000000002b52e30_0 .net "mem_lo_o", 31 0, v0000000002b51e60_0;  1 drivers
v0000000002b52a70_0 .net "mem_wd_i", 4 0, v00000000027ae850_0;  1 drivers
v0000000002b52b10_0 .net "mem_wd_o", 4 0, v0000000002b50a60_0;  1 drivers
v0000000002b53330_0 .net "mem_wdata_i", 31 0, v00000000027ad630_0;  1 drivers
v0000000002b52f70_0 .net "mem_wdata_o", 31 0, v0000000002b50d80_0;  1 drivers
v0000000002b530b0_0 .net "mem_whilo_i", 0 0, v00000000027add10_0;  1 drivers
v0000000002b53150_0 .net "mem_whilo_o", 0 0, v0000000002b50e20_0;  1 drivers
v0000000002b531f0_0 .net "mem_wreg_i", 0 0, v00000000027ad590_0;  1 drivers
v0000000002b53290_0 .net "mem_wreg_o", 0 0, v0000000002b50f60_0;  1 drivers
v0000000002b58590_0 .net "pc", 31 0, v0000000002b52750_0;  1 drivers
v0000000002b58c70_0 .net "reg1_addr", 4 0, v00000000027aecb0_0;  1 drivers
v0000000002b58d10_0 .net "reg1_data", 31 0, v0000000002b53f10_0;  1 drivers
v0000000002b586d0_0 .net "reg1_read", 0 0, v00000000027ae210_0;  1 drivers
v0000000002b584f0_0 .net "reg2_addr", 4 0, v00000000027ae2b0_0;  1 drivers
v0000000002b58770_0 .net "reg2_data", 31 0, v0000000002b536f0_0;  1 drivers
v0000000002b59030_0 .net "reg2_read", 0 0, v00000000027acff0_0;  1 drivers
v0000000002b590d0_0 .net "rom_addr_o", 31 0, L_0000000002790750;  alias, 1 drivers
v0000000002b59350_0 .net "rom_ce_o", 0 0, v0000000002b50240_0;  alias, 1 drivers
v0000000002b58630_0 .net "rom_data_i", 31 0, v0000000002b58e50_0;  alias, 1 drivers
v0000000002b58810_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
v0000000002b595d0_0 .net "wb_hi_i", 31 0, v0000000002b51960_0;  1 drivers
o0000000002af83c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b58bd0_0 .net "wb_hi_o", 31 0, o0000000002af83c8;  0 drivers
v0000000002b598f0_0 .net "wb_lo_i", 31 0, v0000000002b51d20_0;  1 drivers
o0000000002af83f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002b59490_0 .net "wb_lo_o", 31 0, o0000000002af83f8;  0 drivers
v0000000002b59210_0 .net "wb_wd_i", 4 0, v0000000002b51f00_0;  1 drivers
v0000000002b588b0_0 .net "wb_wdata_i", 31 0, v0000000002b50060_0;  1 drivers
v0000000002b59530_0 .net "wb_whilo_i", 0 0, v0000000002b50100_0;  1 drivers
o0000000002af8428 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002b58950_0 .net "wb_whilo_o", 0 0, o0000000002af8428;  0 drivers
v0000000002b59d50_0 .net "wb_wreg_i", 0 0, v0000000002b501a0_0;  1 drivers
S_00000000027a8d60 .scope module, "ex0" "ex" 4 179, 5 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 3 "alusel_i"
    .port_info 2 /INPUT 8 "aluop_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /INPUT 32 "lo_i"
    .port_info 8 /INPUT 32 "hi_i"
    .port_info 9 /INPUT 1 "wb_whilo_i"
    .port_info 10 /INPUT 32 "wb_hi_i"
    .port_info 11 /INPUT 32 "wb_lo_i"
    .port_info 12 /INPUT 1 "mem_whilo_i"
    .port_info 13 /INPUT 32 "mem_hi_i"
    .port_info 14 /INPUT 32 "mem_lo_i"
    .port_info 15 /OUTPUT 5 "wd_o"
    .port_info 16 /OUTPUT 1 "wreg_o"
    .port_info 17 /OUTPUT 32 "wdata_o"
    .port_info 18 /OUTPUT 1 "whilo_o"
    .port_info 19 /OUTPUT 32 "hi_o"
    .port_info 20 /OUTPUT 32 "lo_o"
v00000000027a1330_0 .net "aluop_i", 7 0, v0000000002b507e0_0;  alias, 1 drivers
v00000000027a13d0_0 .net "alusel_i", 2 0, v0000000002b50ba0_0;  alias, 1 drivers
v00000000027a1a10_0 .var "hi", 31 0;
v00000000027a1010_0 .net "hi_i", 31 0, v00000000027adf90_0;  alias, 1 drivers
v00000000027a1ab0_0 .var "hi_o", 31 0;
v00000000027a1b50_0 .var "lo", 31 0;
v00000000027a0f70_0 .net "lo_i", 31 0, v00000000027ad810_0;  alias, 1 drivers
v00000000027a16f0_0 .var "lo_o", 31 0;
v00000000027a10b0_0 .var "logicres", 31 0;
v00000000027a1150_0 .net "mem_hi_i", 31 0, v0000000002b51460_0;  alias, 1 drivers
v00000000027a1510_0 .net "mem_lo_i", 31 0, v0000000002b51e60_0;  alias, 1 drivers
v00000000027a1c90_0 .net "mem_whilo_i", 0 0, v0000000002b50e20_0;  alias, 1 drivers
v00000000027a1bf0_0 .var "moveres", 31 0;
v00000000027a1d30_0 .net "reg1_i", 31 0, v0000000002b513c0_0;  alias, 1 drivers
v00000000027a1dd0_0 .net "reg2_i", 31 0, v0000000002b515a0_0;  alias, 1 drivers
v00000000027a15b0_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
v00000000027a18d0_0 .var "shiftres", 31 0;
v00000000027a1650_0 .net "wb_hi_i", 31 0, o0000000002af83c8;  alias, 0 drivers
v00000000027a1790_0 .net "wb_lo_i", 31 0, o0000000002af83f8;  alias, 0 drivers
v00000000027a1830_0 .net "wb_whilo_i", 0 0, o0000000002af8428;  alias, 0 drivers
v00000000027a1970_0 .net "wd_i", 4 0, v0000000002b50560_0;  alias, 1 drivers
v00000000027ad450_0 .var "wd_o", 4 0;
v00000000027ad6d0_0 .var "wdata_o", 31 0;
v00000000027adef0_0 .var "whilo_o", 0 0;
v00000000027ae670_0 .net "wreg_i", 0 0, v0000000002b50880_0;  alias, 1 drivers
v00000000027ad4f0_0 .var "wreg_o", 0 0;
E_0000000002af6f50/0 .event edge, v00000000027a15b0_0, v00000000027a13d0_0, v00000000027a10b0_0, v00000000027a18d0_0;
E_0000000002af6f50/1 .event edge, v00000000027a1bf0_0;
E_0000000002af6f50 .event/or E_0000000002af6f50/0, E_0000000002af6f50/1;
E_0000000002af6e10/0 .event edge, v00000000027a1c90_0, v00000000027a1150_0, v00000000027a1510_0, v00000000027a1830_0;
E_0000000002af6e10/1 .event edge, v00000000027a1650_0, v00000000027a1790_0, v00000000027a1010_0, v00000000027a0f70_0;
E_0000000002af6e10/2 .event edge, v00000000027a15b0_0, v00000000027a1970_0, v00000000027ae670_0, v00000000027a1330_0;
E_0000000002af6e10/3 .event edge, v00000000027a1d30_0, v00000000027a1dd0_0, v00000000027a1a10_0, v00000000027a1b50_0;
E_0000000002af6e10 .event/or E_0000000002af6e10/0, E_0000000002af6e10/1, E_0000000002af6e10/2, E_0000000002af6e10/3;
S_00000000027162b0 .scope module, "ex_mem0" "ex_mem" 4 206, 6 43 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /INPUT 1 "ex_whilo"
    .port_info 6 /INPUT 32 "ex_hi"
    .port_info 7 /INPUT 32 "ex_lo"
    .port_info 8 /OUTPUT 5 "mem_wd"
    .port_info 9 /OUTPUT 1 "mem_wreg"
    .port_info 10 /OUTPUT 32 "mem_wdata"
    .port_info 11 /OUTPUT 1 "mem_whilo"
    .port_info 12 /OUTPUT 32 "mem_hi"
    .port_info 13 /OUTPUT 32 "mem_lo"
v00000000027aea30_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v00000000027ad130_0 .net "ex_hi", 31 0, v00000000027a1ab0_0;  alias, 1 drivers
v00000000027ae3f0_0 .net "ex_lo", 31 0, v00000000027a16f0_0;  alias, 1 drivers
v00000000027aec10_0 .net "ex_wd", 4 0, v00000000027ad450_0;  alias, 1 drivers
v00000000027ae8f0_0 .net "ex_wdata", 31 0, v00000000027ad6d0_0;  alias, 1 drivers
v00000000027ae350_0 .net "ex_whilo", 0 0, v00000000027adef0_0;  alias, 1 drivers
v00000000027ae710_0 .net "ex_wreg", 0 0, v00000000027ad4f0_0;  alias, 1 drivers
v00000000027ae7b0_0 .var "mem_hi", 31 0;
v00000000027adc70_0 .var "mem_lo", 31 0;
v00000000027ae850_0 .var "mem_wd", 4 0;
v00000000027ad630_0 .var "mem_wdata", 31 0;
v00000000027add10_0 .var "mem_whilo", 0 0;
v00000000027ad590_0 .var "mem_wreg", 0 0;
v00000000027ad3b0_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
E_0000000002af7090 .event posedge, v00000000027aea30_0;
S_00000000026c2d20 .scope module, "hilo0" "hilo" 4 260, 7 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "hi_i"
    .port_info 4 /INPUT 32 "lo_i"
    .port_info 5 /OUTPUT 32 "hi_o"
    .port_info 6 /OUTPUT 32 "lo_o"
v00000000027ad770_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v00000000027ad9f0_0 .net "hi_i", 31 0, v0000000002b51960_0;  alias, 1 drivers
v00000000027adf90_0 .var "hi_o", 31 0;
v00000000027ad310_0 .net "lo_i", 31 0, v0000000002b51d20_0;  alias, 1 drivers
v00000000027ad810_0 .var "lo_o", 31 0;
v00000000027ae990_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
v00000000027ad950_0 .net "we", 0 0, v0000000002b50100_0;  alias, 1 drivers
S_00000000026c2ea0 .scope module, "id0" "id" 4 117, 8 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /INPUT 32 "mem_wdata_i"
    .port_info 6 /INPUT 5 "mem_wd_i"
    .port_info 7 /INPUT 1 "mem_wreg_i"
    .port_info 8 /INPUT 32 "ex_wdata_i"
    .port_info 9 /INPUT 5 "ex_wd_i"
    .port_info 10 /INPUT 1 "ex_wreg_i"
    .port_info 11 /OUTPUT 8 "aluop_o"
    .port_info 12 /OUTPUT 3 "alusel_o"
    .port_info 13 /OUTPUT 5 "wd_o"
    .port_info 14 /OUTPUT 1 "wreg_o"
    .port_info 15 /OUTPUT 5 "reg2_addr_o"
    .port_info 16 /OUTPUT 1 "reg2_read_o"
    .port_info 17 /OUTPUT 5 "reg1_addr_o"
    .port_info 18 /OUTPUT 1 "reg1_read_o"
    .port_info 19 /OUTPUT 32 "reg1_o"
    .port_info 20 /OUTPUT 32 "reg2_o"
v00000000027ad8b0_0 .var "aluop_o", 7 0;
v00000000027ae030_0 .var "alusel_o", 2 0;
v00000000027ada90_0 .net "ex_wd_i", 4 0, v00000000027ad450_0;  alias, 1 drivers
v00000000027addb0_0 .net "ex_wdata_i", 31 0, v00000000027ad6d0_0;  alias, 1 drivers
v00000000027ae490_0 .net "ex_wreg_i", 0 0, v00000000027ad4f0_0;  alias, 1 drivers
v00000000027adb30_0 .var "immi", 31 0;
v00000000027aead0_0 .net "inst_i", 31 0, v0000000002b50c40_0;  alias, 1 drivers
v00000000027ae530_0 .net "mem_wd_i", 4 0, v0000000002b50a60_0;  alias, 1 drivers
v00000000027ae0d0_0 .net "mem_wdata_i", 31 0, v0000000002b50d80_0;  alias, 1 drivers
v00000000027ad270_0 .net "mem_wreg_i", 0 0, v0000000002b50f60_0;  alias, 1 drivers
v00000000027ae5d0_0 .net "op1", 5 0, L_0000000002b58a90;  1 drivers
v00000000027adbd0_0 .net "op2", 4 0, L_0000000002b58f90;  1 drivers
v00000000027ad1d0_0 .net "op3", 5 0, L_0000000002b58b30;  1 drivers
v00000000027aeb70_0 .net "op4", 4 0, L_0000000002b58130;  1 drivers
v00000000027ade50_0 .net "pc_i", 31 0, v0000000002b51320_0;  alias, 1 drivers
v00000000027aecb0_0 .var "reg1_addr_o", 4 0;
v00000000027ae170_0 .net "reg1_data_i", 31 0, v0000000002b53f10_0;  alias, 1 drivers
v00000000027aed50_0 .var "reg1_o", 31 0;
v00000000027ae210_0 .var "reg1_read_o", 0 0;
v00000000027ae2b0_0 .var "reg2_addr_o", 4 0;
v00000000027aedf0_0 .net "reg2_data_i", 31 0, v0000000002b536f0_0;  alias, 1 drivers
v00000000027acf50_0 .var "reg2_o", 31 0;
v00000000027acff0_0 .var "reg2_read_o", 0 0;
v00000000027ad090_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
v0000000002b50ec0_0 .var "wd_o", 4 0;
v0000000002b51140_0 .var "wreg_o", 0 0;
E_0000000002af6c90/0 .event edge, v00000000027a15b0_0, v00000000027ae210_0, v00000000027ad4f0_0, v00000000027ad450_0;
E_0000000002af6c90/1 .event edge, v00000000027aecb0_0, v00000000027ad6d0_0, v00000000027ad270_0, v00000000027ae530_0;
E_0000000002af6c90/2 .event edge, v00000000027ae0d0_0, v00000000027ae170_0, v00000000027adb30_0, v00000000027acff0_0;
E_0000000002af6c90/3 .event edge, v00000000027ae2b0_0, v00000000027aedf0_0;
E_0000000002af6c90 .event/or E_0000000002af6c90/0, E_0000000002af6c90/1, E_0000000002af6c90/2, E_0000000002af6c90/3;
E_0000000002af6790/0 .event edge, v00000000027a15b0_0, v00000000027aead0_0, v00000000027ae5d0_0, v00000000027ad1d0_0;
E_0000000002af6790/1 .event edge, v00000000027adbd0_0, v00000000027aedf0_0;
E_0000000002af6790 .event/or E_0000000002af6790/0, E_0000000002af6790/1;
L_0000000002b58a90 .part v0000000002b50c40_0, 26, 6;
L_0000000002b58f90 .part v0000000002b50c40_0, 6, 5;
L_0000000002b58b30 .part v0000000002b50c40_0, 0, 6;
L_0000000002b58130 .part v0000000002b50c40_0, 16, 5;
S_0000000002762220 .scope module, "id_ex0" "id_ex" 4 161, 9 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 3 "id_alusel"
    .port_info 3 /INPUT 8 "id_aluop"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 3 "ex_alusel"
    .port_info 9 /OUTPUT 8 "ex_aluop"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v0000000002b51500_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v0000000002b507e0_0 .var "ex_aluop", 7 0;
v0000000002b50ba0_0 .var "ex_alusel", 2 0;
v0000000002b513c0_0 .var "ex_reg1", 31 0;
v0000000002b515a0_0 .var "ex_reg2", 31 0;
v0000000002b50560_0 .var "ex_wd", 4 0;
v0000000002b50880_0 .var "ex_wreg", 0 0;
v0000000002b50600_0 .net "id_aluop", 7 0, v00000000027ad8b0_0;  alias, 1 drivers
v0000000002b51780_0 .net "id_alusel", 2 0, v00000000027ae030_0;  alias, 1 drivers
v0000000002b50920_0 .net "id_reg1", 31 0, v00000000027aed50_0;  alias, 1 drivers
v0000000002b51a00_0 .net "id_reg2", 31 0, v00000000027acf50_0;  alias, 1 drivers
v0000000002b506a0_0 .net "id_wd", 4 0, v0000000002b50ec0_0;  alias, 1 drivers
v0000000002b50740_0 .net "id_wreg", 0 0, v0000000002b51140_0;  alias, 1 drivers
v0000000002b509c0_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
S_0000000002761ae0 .scope module, "if_id0" "if_id" 4 109, 10 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v0000000002b50b00_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v0000000002b50c40_0 .var "id_inst", 31 0;
v0000000002b51320_0 .var "id_pc", 31 0;
v0000000002b51aa0_0 .net "if_inst", 31 0, v0000000002b58e50_0;  alias, 1 drivers
v0000000002b51b40_0 .net "if_pc", 31 0, v0000000002b52750_0;  alias, 1 drivers
v0000000002b51be0_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
S_0000000002761c60 .scope module, "mem0" "mem" 4 224, 11 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 1 "whilo_i"
    .port_info 5 /OUTPUT 32 "hi_i"
    .port_info 6 /OUTPUT 32 "lo_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
    .port_info 10 /OUTPUT 1 "whilo_o"
    .port_info 11 /OUTPUT 32 "hi_o"
    .port_info 12 /OUTPUT 32 "lo_o"
v0000000002b51000_0 .net "hi_i", 31 0, v00000000027ae7b0_0;  alias, 1 drivers
v0000000002b51460_0 .var "hi_o", 31 0;
v0000000002b51280_0 .net "lo_i", 31 0, v00000000027adc70_0;  alias, 1 drivers
v0000000002b51e60_0 .var "lo_o", 31 0;
v0000000002b50380_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
v0000000002b51c80_0 .net "wd_i", 4 0, v00000000027ae850_0;  alias, 1 drivers
v0000000002b50a60_0 .var "wd_o", 4 0;
v0000000002b50ce0_0 .net "wdata_i", 31 0, v00000000027ad630_0;  alias, 1 drivers
v0000000002b50d80_0 .var "wdata_o", 31 0;
v0000000002b50420_0 .net "whilo_i", 0 0, v00000000027add10_0;  alias, 1 drivers
v0000000002b50e20_0 .var "whilo_o", 0 0;
v0000000002b502e0_0 .net "wreg_i", 0 0, v00000000027ad590_0;  alias, 1 drivers
v0000000002b50f60_0 .var "wreg_o", 0 0;
E_0000000002af6d10/0 .event edge, v00000000027a15b0_0, v00000000027ae850_0, v00000000027ad590_0, v00000000027ad630_0;
E_0000000002af6d10/1 .event edge, v00000000027add10_0, v00000000027ae7b0_0, v00000000027adc70_0;
E_0000000002af6d10 .event/or E_0000000002af6d10/0, E_0000000002af6d10/1;
S_0000000002743200 .scope module, "mem_wb0" "mem_wb" 4 242, 12 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /INPUT 1 "mem_whilo"
    .port_info 6 /INPUT 32 "mem_hi"
    .port_info 7 /INPUT 32 "mem_lo"
    .port_info 8 /OUTPUT 5 "wb_wd"
    .port_info 9 /OUTPUT 1 "wb_wreg"
    .port_info 10 /OUTPUT 32 "wb_wdata"
    .port_info 11 /OUTPUT 1 "wb_whilo"
    .port_info 12 /OUTPUT 32 "wb_hi"
    .port_info 13 /OUTPUT 32 "wb_lo"
v0000000002b510a0_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v0000000002b516e0_0 .net "mem_hi", 31 0, v0000000002b51460_0;  alias, 1 drivers
v0000000002b504c0_0 .net "mem_lo", 31 0, v0000000002b51e60_0;  alias, 1 drivers
v0000000002b511e0_0 .net "mem_wd", 4 0, v0000000002b50a60_0;  alias, 1 drivers
v0000000002b51640_0 .net "mem_wdata", 31 0, v0000000002b50d80_0;  alias, 1 drivers
v0000000002b51820_0 .net "mem_whilo", 0 0, v0000000002b50e20_0;  alias, 1 drivers
v0000000002b518c0_0 .net "mem_wreg", 0 0, v0000000002b50f60_0;  alias, 1 drivers
v0000000002b51dc0_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
v0000000002b51960_0 .var "wb_hi", 31 0;
v0000000002b51d20_0 .var "wb_lo", 31 0;
v0000000002b51f00_0 .var "wb_wd", 4 0;
v0000000002b50060_0 .var "wb_wdata", 31 0;
v0000000002b50100_0 .var "wb_whilo", 0 0;
v0000000002b501a0_0 .var "wb_wreg", 0 0;
S_000000000273e8f0 .scope module, "pc_rom0" "pc_rom" 4 103, 13 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v0000000002b50240_0 .var "ce", 0 0;
v0000000002b538d0_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v0000000002b52750_0 .var "pc", 31 0;
v0000000002b53650_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
S_00000000001de5b0 .scope module, "regfile0" "regfile" 4 145, 14 23 0, S_00000000027a8be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "waddr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "raddr1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 5 "raddr2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rdata2"
v0000000002b53830_0 .net "clk", 0 0, v0000000002b59850_0;  alias, 1 drivers
v0000000002b52ed0_0 .net "raddr1", 4 0, v00000000027aecb0_0;  alias, 1 drivers
v0000000002b52890_0 .net "raddr2", 4 0, v00000000027ae2b0_0;  alias, 1 drivers
v0000000002b53f10_0 .var "rdata1", 31 0;
v0000000002b536f0_0 .var "rdata2", 31 0;
v0000000002b53790_0 .net "re1", 0 0, v00000000027ae210_0;  alias, 1 drivers
v0000000002b52c50_0 .net "re2", 0 0, v00000000027acff0_0;  alias, 1 drivers
v0000000002b53970 .array "register", 31 0, 31 0;
v0000000002b53010_0 .net "rst", 0 0, v0000000002b589f0_0;  alias, 1 drivers
v0000000002b53a10_0 .net "waddr", 4 0, v0000000002b51f00_0;  alias, 1 drivers
v0000000002b53ab0_0 .net "wdata", 31 0, v0000000002b50060_0;  alias, 1 drivers
v0000000002b53b50_0 .net "we", 0 0, v0000000002b501a0_0;  alias, 1 drivers
E_0000000002af65d0/0 .event edge, v00000000027aecb0_0, v00000000027ae210_0, v0000000002b51f00_0, v0000000002b501a0_0;
v0000000002b53970_0 .array/port v0000000002b53970, 0;
v0000000002b53970_1 .array/port v0000000002b53970, 1;
v0000000002b53970_2 .array/port v0000000002b53970, 2;
E_0000000002af65d0/1 .event edge, v0000000002b50060_0, v0000000002b53970_0, v0000000002b53970_1, v0000000002b53970_2;
v0000000002b53970_3 .array/port v0000000002b53970, 3;
v0000000002b53970_4 .array/port v0000000002b53970, 4;
v0000000002b53970_5 .array/port v0000000002b53970, 5;
v0000000002b53970_6 .array/port v0000000002b53970, 6;
E_0000000002af65d0/2 .event edge, v0000000002b53970_3, v0000000002b53970_4, v0000000002b53970_5, v0000000002b53970_6;
v0000000002b53970_7 .array/port v0000000002b53970, 7;
v0000000002b53970_8 .array/port v0000000002b53970, 8;
v0000000002b53970_9 .array/port v0000000002b53970, 9;
v0000000002b53970_10 .array/port v0000000002b53970, 10;
E_0000000002af65d0/3 .event edge, v0000000002b53970_7, v0000000002b53970_8, v0000000002b53970_9, v0000000002b53970_10;
v0000000002b53970_11 .array/port v0000000002b53970, 11;
v0000000002b53970_12 .array/port v0000000002b53970, 12;
v0000000002b53970_13 .array/port v0000000002b53970, 13;
v0000000002b53970_14 .array/port v0000000002b53970, 14;
E_0000000002af65d0/4 .event edge, v0000000002b53970_11, v0000000002b53970_12, v0000000002b53970_13, v0000000002b53970_14;
v0000000002b53970_15 .array/port v0000000002b53970, 15;
v0000000002b53970_16 .array/port v0000000002b53970, 16;
v0000000002b53970_17 .array/port v0000000002b53970, 17;
v0000000002b53970_18 .array/port v0000000002b53970, 18;
E_0000000002af65d0/5 .event edge, v0000000002b53970_15, v0000000002b53970_16, v0000000002b53970_17, v0000000002b53970_18;
v0000000002b53970_19 .array/port v0000000002b53970, 19;
v0000000002b53970_20 .array/port v0000000002b53970, 20;
v0000000002b53970_21 .array/port v0000000002b53970, 21;
v0000000002b53970_22 .array/port v0000000002b53970, 22;
E_0000000002af65d0/6 .event edge, v0000000002b53970_19, v0000000002b53970_20, v0000000002b53970_21, v0000000002b53970_22;
v0000000002b53970_23 .array/port v0000000002b53970, 23;
v0000000002b53970_24 .array/port v0000000002b53970, 24;
v0000000002b53970_25 .array/port v0000000002b53970, 25;
v0000000002b53970_26 .array/port v0000000002b53970, 26;
E_0000000002af65d0/7 .event edge, v0000000002b53970_23, v0000000002b53970_24, v0000000002b53970_25, v0000000002b53970_26;
v0000000002b53970_27 .array/port v0000000002b53970, 27;
v0000000002b53970_28 .array/port v0000000002b53970, 28;
v0000000002b53970_29 .array/port v0000000002b53970, 29;
v0000000002b53970_30 .array/port v0000000002b53970, 30;
E_0000000002af65d0/8 .event edge, v0000000002b53970_27, v0000000002b53970_28, v0000000002b53970_29, v0000000002b53970_30;
v0000000002b53970_31 .array/port v0000000002b53970, 31;
E_0000000002af65d0/9 .event edge, v0000000002b53970_31, v00000000027ae2b0_0, v00000000027acff0_0;
E_0000000002af65d0 .event/or E_0000000002af65d0/0, E_0000000002af65d0/1, E_0000000002af65d0/2, E_0000000002af65d0/3, E_0000000002af65d0/4, E_0000000002af65d0/5, E_0000000002af65d0/6, E_0000000002af65d0/7, E_0000000002af65d0/8, E_0000000002af65d0/9;
S_0000000002722010 .scope module, "inst_rom0" "inst_rom" 3 65, 15 35 0, S_0000000002780a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0000000002b59df0_0 .net "addr", 31 0, L_0000000002790750;  alias, 1 drivers
v0000000002b59990_0 .net "ce", 0 0, v0000000002b50240_0;  alias, 1 drivers
v0000000002b58e50_0 .var "inst", 31 0;
v0000000002b58db0 .array "inst_mem", 50 0, 31 0;
v0000000002b58db0_0 .array/port v0000000002b58db0, 0;
v0000000002b58db0_1 .array/port v0000000002b58db0, 1;
E_0000000002af6cd0/0 .event edge, v0000000002b50240_0, v0000000002b590d0_0, v0000000002b58db0_0, v0000000002b58db0_1;
v0000000002b58db0_2 .array/port v0000000002b58db0, 2;
v0000000002b58db0_3 .array/port v0000000002b58db0, 3;
v0000000002b58db0_4 .array/port v0000000002b58db0, 4;
v0000000002b58db0_5 .array/port v0000000002b58db0, 5;
E_0000000002af6cd0/1 .event edge, v0000000002b58db0_2, v0000000002b58db0_3, v0000000002b58db0_4, v0000000002b58db0_5;
v0000000002b58db0_6 .array/port v0000000002b58db0, 6;
v0000000002b58db0_7 .array/port v0000000002b58db0, 7;
v0000000002b58db0_8 .array/port v0000000002b58db0, 8;
v0000000002b58db0_9 .array/port v0000000002b58db0, 9;
E_0000000002af6cd0/2 .event edge, v0000000002b58db0_6, v0000000002b58db0_7, v0000000002b58db0_8, v0000000002b58db0_9;
v0000000002b58db0_10 .array/port v0000000002b58db0, 10;
v0000000002b58db0_11 .array/port v0000000002b58db0, 11;
v0000000002b58db0_12 .array/port v0000000002b58db0, 12;
v0000000002b58db0_13 .array/port v0000000002b58db0, 13;
E_0000000002af6cd0/3 .event edge, v0000000002b58db0_10, v0000000002b58db0_11, v0000000002b58db0_12, v0000000002b58db0_13;
v0000000002b58db0_14 .array/port v0000000002b58db0, 14;
v0000000002b58db0_15 .array/port v0000000002b58db0, 15;
v0000000002b58db0_16 .array/port v0000000002b58db0, 16;
v0000000002b58db0_17 .array/port v0000000002b58db0, 17;
E_0000000002af6cd0/4 .event edge, v0000000002b58db0_14, v0000000002b58db0_15, v0000000002b58db0_16, v0000000002b58db0_17;
v0000000002b58db0_18 .array/port v0000000002b58db0, 18;
v0000000002b58db0_19 .array/port v0000000002b58db0, 19;
v0000000002b58db0_20 .array/port v0000000002b58db0, 20;
v0000000002b58db0_21 .array/port v0000000002b58db0, 21;
E_0000000002af6cd0/5 .event edge, v0000000002b58db0_18, v0000000002b58db0_19, v0000000002b58db0_20, v0000000002b58db0_21;
v0000000002b58db0_22 .array/port v0000000002b58db0, 22;
v0000000002b58db0_23 .array/port v0000000002b58db0, 23;
v0000000002b58db0_24 .array/port v0000000002b58db0, 24;
v0000000002b58db0_25 .array/port v0000000002b58db0, 25;
E_0000000002af6cd0/6 .event edge, v0000000002b58db0_22, v0000000002b58db0_23, v0000000002b58db0_24, v0000000002b58db0_25;
v0000000002b58db0_26 .array/port v0000000002b58db0, 26;
v0000000002b58db0_27 .array/port v0000000002b58db0, 27;
v0000000002b58db0_28 .array/port v0000000002b58db0, 28;
v0000000002b58db0_29 .array/port v0000000002b58db0, 29;
E_0000000002af6cd0/7 .event edge, v0000000002b58db0_26, v0000000002b58db0_27, v0000000002b58db0_28, v0000000002b58db0_29;
v0000000002b58db0_30 .array/port v0000000002b58db0, 30;
v0000000002b58db0_31 .array/port v0000000002b58db0, 31;
v0000000002b58db0_32 .array/port v0000000002b58db0, 32;
v0000000002b58db0_33 .array/port v0000000002b58db0, 33;
E_0000000002af6cd0/8 .event edge, v0000000002b58db0_30, v0000000002b58db0_31, v0000000002b58db0_32, v0000000002b58db0_33;
v0000000002b58db0_34 .array/port v0000000002b58db0, 34;
v0000000002b58db0_35 .array/port v0000000002b58db0, 35;
v0000000002b58db0_36 .array/port v0000000002b58db0, 36;
v0000000002b58db0_37 .array/port v0000000002b58db0, 37;
E_0000000002af6cd0/9 .event edge, v0000000002b58db0_34, v0000000002b58db0_35, v0000000002b58db0_36, v0000000002b58db0_37;
v0000000002b58db0_38 .array/port v0000000002b58db0, 38;
v0000000002b58db0_39 .array/port v0000000002b58db0, 39;
v0000000002b58db0_40 .array/port v0000000002b58db0, 40;
v0000000002b58db0_41 .array/port v0000000002b58db0, 41;
E_0000000002af6cd0/10 .event edge, v0000000002b58db0_38, v0000000002b58db0_39, v0000000002b58db0_40, v0000000002b58db0_41;
v0000000002b58db0_42 .array/port v0000000002b58db0, 42;
v0000000002b58db0_43 .array/port v0000000002b58db0, 43;
v0000000002b58db0_44 .array/port v0000000002b58db0, 44;
v0000000002b58db0_45 .array/port v0000000002b58db0, 45;
E_0000000002af6cd0/11 .event edge, v0000000002b58db0_42, v0000000002b58db0_43, v0000000002b58db0_44, v0000000002b58db0_45;
v0000000002b58db0_46 .array/port v0000000002b58db0, 46;
v0000000002b58db0_47 .array/port v0000000002b58db0, 47;
v0000000002b58db0_48 .array/port v0000000002b58db0, 48;
v0000000002b58db0_49 .array/port v0000000002b58db0, 49;
E_0000000002af6cd0/12 .event edge, v0000000002b58db0_46, v0000000002b58db0_47, v0000000002b58db0_48, v0000000002b58db0_49;
v0000000002b58db0_50 .array/port v0000000002b58db0, 50;
E_0000000002af6cd0/13 .event edge, v0000000002b58db0_50;
E_0000000002af6cd0 .event/or E_0000000002af6cd0/0, E_0000000002af6cd0/1, E_0000000002af6cd0/2, E_0000000002af6cd0/3, E_0000000002af6cd0/4, E_0000000002af6cd0/5, E_0000000002af6cd0/6, E_0000000002af6cd0/7, E_0000000002af6cd0/8, E_0000000002af6cd0/9, E_0000000002af6cd0/10, E_0000000002af6cd0/11, E_0000000002af6cd0/12, E_0000000002af6cd0/13;
    .scope S_000000000273e8f0;
T_0 ;
    %wait E_0000000002af7090;
    %load/vec4 v0000000002b50240_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b52750_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002b53650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b52750_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000002b52750_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000000002b52750_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002761ae0;
T_1 ;
    %wait E_0000000002af7090;
    %load/vec4 v0000000002b51be0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b51320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b50c40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002b51b40_0;
    %assign/vec4 v0000000002b51320_0, 0;
    %load/vec4 v0000000002b51aa0_0;
    %assign/vec4 v0000000002b50c40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000026c2ea0;
T_2 ;
    %wait E_0000000002af6790;
    %load/vec4 v00000000027ad090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027aecb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027ae2b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b50ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027adb30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027acff0_0, 0;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000027aecb0_0, 0;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000002b50ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000027aead0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027adb30_0, 0;
    %load/vec4 v00000000027ae5d0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027acff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b50ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027adb30_0, 0;
    %jmp T_2.14;
T_2.2 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.3 ;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.4 ;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.5 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.6 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.7 ;
    %pushi/vec4 33, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.8 ;
    %pushi/vec4 42, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.9 ;
    %pushi/vec4 43, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027acff0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027ae2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.14;
T_2.11 ;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000000002b50ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027adb30_0, 0;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000027aecb0_0, 0;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000000027ae2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027acff0_0, 0;
    %load/vec4 v00000000027ad1d0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %jmp T_2.40;
T_2.15 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.16 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.17 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.18 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.19 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.20 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.21 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.22 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.23 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.24 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.25 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.26 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.27 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v00000000027adbd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000000027adb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.28 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v00000000027adbd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000000027adb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.29 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v00000000027adbd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000000027adb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.30 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000000027ad1d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.31 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000000027ad1d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.32 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000000027ad1d0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.33 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.34 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %load/vec4 v00000000027ad1d0_0;
    %pad/u 8;
    %pushi/vec4 11, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027aedf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.35 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %load/vec4 v00000000027ad1d0_0;
    %pad/u 8;
    %pushi/vec4 11, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027aedf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.36 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.37 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.38 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.39 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.40;
T_2.40 ;
    %pop/vec4 1;
    %jmp T_2.14;
T_2.12 ;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v00000000027aecb0_0, 0;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000000027ae2b0_0, 0;
    %load/vec4 v00000000027aead0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000000002b50ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027adb30_0, 0;
    %load/vec4 v00000000027ad1d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.41 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027acff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.44;
T_2.42 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v00000000027ad1d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027acff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.44;
T_2.43 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000000027ad8b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000027ae030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027ae210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027acff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002b51140_0, 0;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000026c2ea0;
T_3 ;
    %wait E_0000000002af6c90;
    %load/vec4 v00000000027ad090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027aed50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027acf50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000027ae210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00000000027ae490_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027ada90_0;
    %load/vec4 v00000000027aecb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000027addb0_0;
    %assign/vec4 v00000000027aed50_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000000027ad270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027ae530_0;
    %load/vec4 v00000000027aecb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v00000000027ae0d0_0;
    %assign/vec4 v00000000027aed50_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v00000000027ae170_0;
    %assign/vec4 v00000000027aed50_0, 0;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000027adb30_0;
    %assign/vec4 v00000000027aed50_0, 0;
T_3.3 ;
    %load/vec4 v00000000027acff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v00000000027ae490_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027ada90_0;
    %load/vec4 v00000000027ae2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v00000000027addb0_0;
    %assign/vec4 v00000000027acf50_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v00000000027ad270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027ae530_0;
    %load/vec4 v00000000027ae2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v00000000027ae0d0_0;
    %assign/vec4 v00000000027acf50_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v00000000027aedf0_0;
    %assign/vec4 v00000000027acf50_0, 0;
T_3.13 ;
T_3.11 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v00000000027adb30_0;
    %assign/vec4 v00000000027acf50_0, 0;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000001de5b0;
T_4 ;
    %wait E_0000000002af7090;
    %load/vec4 v0000000002b53010_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002b53b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b53a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000002b53ab0_0;
    %load/vec4 v0000000002b53a10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002b53970, 0, 4;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000001de5b0;
T_5 ;
    %wait E_0000000002af65d0;
    %load/vec4 v0000000002b52ed0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0000000002b53790_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b53f10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002b52ed0_0;
    %load/vec4 v0000000002b53a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b53b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000002b53ab0_0;
    %assign/vec4 v0000000002b53f10_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000002b52ed0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002b53970, 4;
    %assign/vec4 v0000000002b53f10_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0000000002b52890_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0000000002b52c50_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b536f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000000002b52890_0;
    %load/vec4 v0000000002b53a10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002b53b50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000000002b53ab0_0;
    %assign/vec4 v0000000002b536f0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000000002b52890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002b53970, 4;
    %assign/vec4 v0000000002b536f0_0, 0;
T_5.7 ;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002762220;
T_6 ;
    %wait E_0000000002af7090;
    %load/vec4 v0000000002b509c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002b50ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002b507e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b513c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b515a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b50560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b50880_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002b51780_0;
    %assign/vec4 v0000000002b50ba0_0, 0;
    %load/vec4 v0000000002b50600_0;
    %assign/vec4 v0000000002b507e0_0, 0;
    %load/vec4 v0000000002b50920_0;
    %assign/vec4 v0000000002b513c0_0, 0;
    %load/vec4 v0000000002b51a00_0;
    %assign/vec4 v0000000002b515a0_0, 0;
    %load/vec4 v0000000002b506a0_0;
    %assign/vec4 v0000000002b50560_0, 0;
    %load/vec4 v0000000002b50740_0;
    %assign/vec4 v0000000002b50880_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000027a8d60;
T_7 ;
    %wait E_0000000002af6e10;
    %load/vec4 v00000000027a1c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000027a1150_0;
    %store/vec4 v00000000027a1a10_0, 0, 32;
    %load/vec4 v00000000027a1510_0;
    %store/vec4 v00000000027a1b50_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000027a1830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000000027a1650_0;
    %store/vec4 v00000000027a1a10_0, 0, 32;
    %load/vec4 v00000000027a1790_0;
    %store/vec4 v00000000027a1b50_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000027a1010_0;
    %store/vec4 v00000000027a1a10_0, 0, 32;
    %load/vec4 v00000000027a0f70_0;
    %store/vec4 v00000000027a1b50_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %load/vec4 v00000000027a15b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027ad450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ad4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027adef0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000000027a1970_0;
    %assign/vec4 v00000000027ad450_0, 0;
    %load/vec4 v00000000027ae670_0;
    %assign/vec4 v00000000027ad4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027adef0_0, 0;
    %load/vec4 v00000000027a1330_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027a10b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027a18d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027a1bf0_0, 0;
    %jmp T_7.20;
T_7.6 ;
    %load/vec4 v00000000027a1d30_0;
    %load/vec4 v00000000027a1dd0_0;
    %or;
    %assign/vec4 v00000000027a10b0_0, 0;
    %jmp T_7.20;
T_7.7 ;
    %load/vec4 v00000000027a1d30_0;
    %load/vec4 v00000000027a1dd0_0;
    %and;
    %assign/vec4 v00000000027a10b0_0, 0;
    %jmp T_7.20;
T_7.8 ;
    %load/vec4 v00000000027a1d30_0;
    %load/vec4 v00000000027a1dd0_0;
    %xor;
    %assign/vec4 v00000000027a10b0_0, 0;
    %jmp T_7.20;
T_7.9 ;
    %load/vec4 v00000000027a1d30_0;
    %load/vec4 v00000000027a1dd0_0;
    %or;
    %inv;
    %assign/vec4 v00000000027a10b0_0, 0;
    %jmp T_7.20;
T_7.10 ;
    %load/vec4 v00000000027a1dd0_0;
    %load/vec4 v00000000027a1d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v00000000027a18d0_0, 0;
    %jmp T_7.20;
T_7.11 ;
    %load/vec4 v00000000027a1dd0_0;
    %load/vec4 v00000000027a1d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v00000000027a18d0_0, 0;
    %jmp T_7.20;
T_7.12 ;
    %load/vec4 v00000000027a1dd0_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v00000000027a1d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v00000000027a1d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v00000000027a1dd0_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %xor;
    %load/vec4 v00000000027a1dd0_0;
    %load/vec4 v00000000027a1d30_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %assign/vec4 v00000000027a18d0_0, 0;
    %jmp T_7.20;
T_7.13 ;
    %load/vec4 v00000000027a1d30_0;
    %assign/vec4 v00000000027a1bf0_0, 0;
    %jmp T_7.20;
T_7.14 ;
    %load/vec4 v00000000027a1d30_0;
    %assign/vec4 v00000000027a1bf0_0, 0;
    %jmp T_7.20;
T_7.15 ;
    %load/vec4 v00000000027a1a10_0;
    %assign/vec4 v00000000027a1bf0_0, 0;
    %jmp T_7.20;
T_7.16 ;
    %load/vec4 v00000000027a1b50_0;
    %assign/vec4 v00000000027a1bf0_0, 0;
    %jmp T_7.20;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027adef0_0, 0;
    %load/vec4 v00000000027a1d30_0;
    %assign/vec4 v00000000027a1ab0_0, 0;
    %jmp T_7.20;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027adef0_0, 0;
    %load/vec4 v00000000027a1d30_0;
    %assign/vec4 v00000000027a16f0_0, 0;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000027a8d60;
T_8 ;
    %wait E_0000000002af6f50;
    %load/vec4 v00000000027a15b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ad6d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000027a13d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ad6d0_0, 0;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v00000000027a10b0_0;
    %assign/vec4 v00000000027ad6d0_0, 0;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v00000000027a18d0_0;
    %assign/vec4 v00000000027ad6d0_0, 0;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v00000000027a1bf0_0;
    %assign/vec4 v00000000027ad6d0_0, 0;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000027162b0;
T_9 ;
    %wait E_0000000002af7090;
    %load/vec4 v00000000027ad3b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ad630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027ae850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027ad590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027add10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000027ae8f0_0;
    %assign/vec4 v00000000027ad630_0, 0;
    %load/vec4 v00000000027aec10_0;
    %assign/vec4 v00000000027ae850_0, 0;
    %load/vec4 v00000000027ae710_0;
    %assign/vec4 v00000000027ad590_0, 0;
    %load/vec4 v00000000027ae350_0;
    %assign/vec4 v00000000027add10_0, 0;
    %load/vec4 v00000000027ad130_0;
    %assign/vec4 v00000000027ae7b0_0, 0;
    %load/vec4 v00000000027ae3f0_0;
    %assign/vec4 v00000000027adc70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000002761c60;
T_10 ;
    %wait E_0000000002af6d10;
    %load/vec4 v0000000002b50380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b50a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b50f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b50d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b50e20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002b51c80_0;
    %assign/vec4 v0000000002b50a60_0, 0;
    %load/vec4 v0000000002b502e0_0;
    %assign/vec4 v0000000002b50f60_0, 0;
    %load/vec4 v0000000002b50ce0_0;
    %assign/vec4 v0000000002b50d80_0, 0;
    %load/vec4 v0000000002b50420_0;
    %assign/vec4 v0000000002b50e20_0, 0;
    %load/vec4 v0000000002b51000_0;
    %assign/vec4 v0000000002b51460_0, 0;
    %load/vec4 v0000000002b51280_0;
    %assign/vec4 v0000000002b51e60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002743200;
T_11 ;
    %wait E_0000000002af7090;
    %load/vec4 v0000000002b51dc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b50060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002b51f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b501a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002b50100_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000002b51640_0;
    %assign/vec4 v0000000002b50060_0, 0;
    %load/vec4 v0000000002b511e0_0;
    %assign/vec4 v0000000002b51f00_0, 0;
    %load/vec4 v0000000002b518c0_0;
    %assign/vec4 v0000000002b501a0_0, 0;
    %load/vec4 v0000000002b51820_0;
    %assign/vec4 v0000000002b50100_0, 0;
    %load/vec4 v0000000002b516e0_0;
    %assign/vec4 v0000000002b51960_0, 0;
    %load/vec4 v0000000002b504c0_0;
    %assign/vec4 v0000000002b51d20_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000026c2d20;
T_12 ;
    %wait E_0000000002af7090;
    %load/vec4 v00000000027ae990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027adf90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ad810_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000027ad950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v00000000027ad9f0_0;
    %assign/vec4 v00000000027adf90_0, 0;
    %load/vec4 v00000000027ad310_0;
    %assign/vec4 v00000000027ad810_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000002722010;
T_13 ;
    %vpi_call 15 46 "$readmemh", "inst_rom.data", v0000000002b58db0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000002722010;
T_14 ;
    %wait E_0000000002af6cd0;
    %load/vec4 v0000000002b59990_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002b58e50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002b59df0_0;
    %parti/s 18, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000000002b58db0, 4;
    %assign/vec4 v0000000002b58e50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000027a6620;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b59850_0, 0, 1;
T_15.0 ;
    %delay 10000, 0;
    %load/vec4 v0000000002b59850_0;
    %inv;
    %store/vec4 v0000000002b59850_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_00000000027a6620;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002b589f0_0, 0, 1;
    %delay 195000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002b589f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 51 "$stop" {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000000027a6620;
T_17 ;
    %vpi_call 2 85 "$monitor", "%d\012regs[0]\011=\011%h\012regs[2]\011=\011%h\012regs[5]\011=\011%h\012regs[7]\011=\011%h\012regs[8]\011=\011%h\012", $stime, &A<v0000000002b53970, 0>, &A<v0000000002b53970, 2>, &A<v0000000002b53970, 5>, &A<v0000000002b53970, 7>, &A<v0000000002b53970, 8>, " " {0 0 0};
    %vpi_call 2 93 "$dumpfile", "openmips_min_sopc_tb.vcd" {0 0 0};
    %vpi_call 2 94 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002780a50 {0 0 0};
    %delay 800000, 0;
    %vpi_call 2 96 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./cpu.v";
    "./ex.v";
    "./ex_mem.v";
    "./hilo.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc.v";
    "./regfile.v";
    "./inst_rom.v";
