xload _0_0cell_0_0g0n1n2n3n4naaaa_01234oaaox0
box 88 28 94 31
paint pdiffusion
box 89 29 89 29
label "#15" right pdiffusion
box 50 25 88 28
paint polysilicon
box 51 26 51 26
label "GND" right polysilicon
box 50 28 88 31
paint ptransistor
box 50 31 88 34
paint polysilicon
box 44 9 50 12
paint ndiffusion
box 45 10 45 10
label "out" right ndiffusion
box 44 28 50 31
paint pdiffusion
box 45 29 45 29
label "Vdd" right pdiffusion
box 42 6 44 9
paint polysilicon
box 42 9 44 12
paint ntransistor
box 42 12 44 15
paint polysilicon
box 43 13 43 13
label "in(0)" right polysilicon
box 42 25 44 28
paint polysilicon
box 43 26 43 26
label "in(0)" right polysilicon
box 42 28 44 31
paint ptransistor
box 42 31 44 34
paint polysilicon
box 36 9 42 12
paint ndiffusion
box 37 10 37 10
label "GND" right ndiffusion
box 36 28 42 31
paint pdiffusion
box 34 6 36 9
paint polysilicon
box 34 9 36 12
paint ntransistor
box 34 12 36 15
paint polysilicon
box 35 13 35 13
label "in(1)" right polysilicon
box 34 25 36 28
paint polysilicon
box 35 26 35 26
label "in(1)" right polysilicon
box 34 28 36 31
paint ptransistor
box 34 31 36 34
paint polysilicon
box 30 9 34 12
paint ndiffusion
box 30 28 34 31
paint pdiffusion
box 28 6 30 9
paint polysilicon
box 28 9 30 12
paint ntransistor
box 28 12 30 15
paint polysilicon
box 29 13 29 13
label "in(2)" right polysilicon
box 28 25 30 28
paint polysilicon
box 29 26 29 26
label "in(2)" right polysilicon
box 28 28 30 31
paint ptransistor
box 28 31 30 34
paint polysilicon
box 22 9 28 12
paint ndiffusion
box 23 10 23 10
label "#4" right ndiffusion
box 22 28 28 31
paint pdiffusion
box 20 6 22 9
paint polysilicon
box 20 9 22 12
paint ntransistor
box 20 12 22 15
paint polysilicon
box 21 13 21 13
label "in(3)" right polysilicon
box 20 25 22 28
paint polysilicon
box 21 26 21 26
label "in(3)" right polysilicon
box 20 28 22 31
paint ptransistor
box 20 31 22 34
paint polysilicon
box 14 9 20 12
paint ndiffusion
box 15 10 15 10
label "out" right ndiffusion
box 14 28 20 31
paint pdiffusion
box 12 6 14 9
paint polysilicon
box 12 9 14 12
paint ntransistor
box 12 12 14 15
paint polysilicon
box 13 13 13 13
label "in(4)" right polysilicon
box 12 25 14 28
paint polysilicon
box 13 26 13 26
label "in(4)" right polysilicon
box 12 28 14 31
paint ptransistor
box 12 31 14 34
paint polysilicon
box 6 9 12 12
paint ndiffusion
box 7 10 7 10
label "#4" right ndiffusion
box 6 28 12 31
paint pdiffusion
box 7 29 7 29
label "out" right pdiffusion
box 264 6 270 12
paint ndiffusion
box 265 7 265 7
label "#14" right ndiffusion
box 260 6 264 12
paint ntransistor
box 260 12 264 15
paint polysilicon
box 261 13 261 13
label "out" right polysilicon
box 260 25 264 28
paint polysilicon
box 261 26 261 26
label "out" right polysilicon
box 264 28 270 34
paint pdiffusion
box 265 29 265 29
label "Vdd" right pdiffusion
box 260 34 264 37
paint polysilicon
box 256 6 260 12
paint ndiffusion
box 260 28 264 34
paint ptransistor
box 260 3 264 6
paint polysilicon
box 252 9 256 12
paint ndiffusion
box 253 10 253 10
label "GND" right ndiffusion
box 252 28 260 34
paint pdiffusion
box 253 29 253 29
label "#14" right pdiffusion
box 104 6 252 9
paint polysilicon
box 104 9 252 12
paint ntransistor
box 104 12 252 15
paint polysilicon
box 105 13 105 13
label "Vdd" right polysilicon
box 98 9 104 12
paint ndiffusion
box 99 10 99 10
label "#16" right ndiffusion
box 282 9 288 12
paint ndiffusion
box 283 10 283 10
label "#16" right ndiffusion
box 282 28 288 31
paint pdiffusion
box 283 29 283 29
label "out" right pdiffusion
box 280 6 282 9
paint polysilicon
box 280 9 282 12
paint ntransistor
box 280 12 282 15
paint polysilicon
box 281 13 281 13
label "#14" right polysilicon
box 280 25 282 28
paint polysilicon
box 281 26 281 26
label "#14" right polysilicon
box 280 28 282 31
paint ptransistor
box 280 31 282 34
paint polysilicon
box 274 9 280 12
paint ndiffusion
box 275 10 275 10
label "out" right ndiffusion
box 274 28 280 31
paint pdiffusion
box 275 29 275 29
label "#15" right pdiffusion
box 294 37 297 40
paint m1
box 295 38 295 38
label "GND" right m1
port class input
port make
box 246 37 249 40
paint m1
box 247 38 247 38
label "Vdd" right m1
port class input
port make
box 198 37 201 40
paint m1
box 199 38 199 38
label "in(4)" right m1
port class input
port make
box 150 37 153 40
paint m1
box 151 38 151 38
label "in(3)" right m1
port class input
port make
box 102 37 105 40
paint m1
box 103 38 103 38
label "in(2)" right m1
port class input
port make
box 54 37 57 40
paint m1
box 55 38 55 38
label "in(1)" right m1
port class input
port make
box 6 10 9 13
paint m1
box 7 11 7 11
label "out" right m1
port class output
port make
box 6 37 9 40
paint m1
box 7 38 7 38
label "in(0)" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
