$date
  Fri Apr 20 11:01:08 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! i[3:0] $end
$var reg 1 " clk $end
$var reg 1 # o $end
$scope module b1 $end
$var reg 4 $ i[3:0] $end
$var reg 1 % clk $end
$var reg 1 & o $end
$var reg 4 ' temp1[3:0] $end
$var reg 4 ( temp2[3:0] $end
$var reg 1 ) temp3 $end
$var reg 2 * temp4[1:0] $end
$scope module sr $end
$var reg 4 + i[3:0] $end
$var reg 1 , i_shift_in $end
$var reg 2 - sel[1:0] $end
$var reg 1 . clock $end
$var reg 1 / enable $end
$var reg 4 0 o[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
U#
b0000 $
0%
U&
b0000 '
bUUUU (
0)
b00 *
b0000 +
0,
b10 -
0.
1/
bUUUU 0
#5000000
1"
0#
1%
0&
b0000 (
1.
b0000 0
#10000000
b0001 !
0"
b0001 $
0%
b0001 '
b0001 +
0.
#15000000
1"
1%
1.
#20000000
b0000 !
0"
b0000 $
0%
b0000 '
b0000 +
0.
#25000000
1"
1%
1.
#30000000
0"
0%
0.
#35000000
1"
1%
1.
#40000000
b0010 !
0"
b0010 $
0%
b0010 '
b0010 +
0.
#45000000
1"
1#
1%
1&
b0001 (
1.
b0001 0
#50000000
0"
0%
0.
#55000000
1"
1%
1.
#60000000
0"
0%
0.
#65000000
1"
1%
1.
#70000000
