
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `netlists/qck_controller_synth.ys' --

1. Executing Verilog-2005 frontend: rtl/qck_controller.sv
Parsing SystemVerilog input from `rtl/qck_controller.sv' to AST representation.
Generating RTLIL representation for module `\qck_controller'.
Warning: Replacing memory \delay_cnt with list of registers. See rtl/qck_controller.sv:94
Warning: Replacing memory \skip_pipe with list of registers. See rtl/qck_controller.sv:59
Warning: Replacing memory \mask_pipe with list of registers. See rtl/qck_controller.sv:58
Warning: Replacing memory \en_pipe with list of registers. See rtl/qck_controller.sv:57
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \qck_controller

2.2. Analyzing design hierarchy..
Top module:  \qck_controller
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 9 switch rules as full_case in process $proc$rtl/qck_controller.sv:91$49 in module qck_controller.
Marked 9 switch rules as full_case in process $proc$rtl/qck_controller.sv:54$7 in module qck_controller.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 16 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset_n in `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
Found async reset \reset_n in `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~16 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
     1/9: $0\delay_cnt[7][3:0]
     2/9: $0\delay_cnt[6][3:0]
     3/9: $0\delay_cnt[5][3:0]
     4/9: $0\delay_cnt[4][3:0]
     5/9: $0\delay_cnt[3][3:0]
     6/9: $0\delay_cnt[2][3:0]
     7/9: $0\delay_cnt[1][3:0]
     8/9: $0\delay_cnt[0][3:0]
     9/9: $3\i[31:0]
Creating decoders for process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
     1/24: $0\ck_out[7:0] [7]
     2/24: $0\ck_out[7:0] [6]
     3/24: $0\ck_out[7:0] [5]
     4/24: $0\ck_out[7:0] [4]
     5/24: $0\ck_out[7:0] [3]
     6/24: $0\ck_out[7:0] [2]
     7/24: $0\ck_out[7:0] [1]
     8/24: $0\ck_out[7:0] [0]
     9/24: $0\error[7:0]
    10/24: $1\i[31:0]
    11/24: $1\err_detect[7:0] [7]
    12/24: $1\err_detect[7:0] [6]
    13/24: $1\err_detect[7:0] [5]
    14/24: $1\err_detect[7:0] [4]
    15/24: $1\err_detect[7:0] [3]
    16/24: $1\err_detect[7:0] [2]
    17/24: $1\err_detect[7:0] [1]
    18/24: $1\err_detect[7:0] [0]
    19/24: $0\skip_pipe[1][7:0]
    20/24: $0\mask_pipe[1][7:0]
    21/24: $0\en_pipe[1][7:0]
    22/24: $0\skip_pipe[0][7:0]
    23/24: $0\mask_pipe[0][7:0]
    24/24: $0\en_pipe[0][7:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\qck_controller.\i' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$115' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[0]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$116' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[1]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$117' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[2]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$118' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[3]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$119' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[4]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$120' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[5]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$121' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[6]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$122' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\delay_cnt[7]' using process `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
  created $adff cell `$procdff$123' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\ck_out' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$124' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\error' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$125' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\err_detect' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $dff cell `$procdff$128' with positive edge clock.
Creating register for signal `\qck_controller.\i' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$129' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\en_pipe[0]' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$130' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\en_pipe[1]' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$131' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\mask_pipe[0]' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$132' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\mask_pipe[1]' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$133' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\skip_pipe[0]' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$134' with positive edge clock and negative level reset.
Creating register for signal `\qck_controller.\skip_pipe[1]' using process `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
  created $adff cell `$procdff$135' with positive edge clock and negative level reset.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 8 empty switches in `\qck_controller.$proc$rtl/qck_controller.sv:91$49'.
Removing empty process `qck_controller.$proc$rtl/qck_controller.sv:91$49'.
Found and cleaned up 8 empty switches in `\qck_controller.$proc$rtl/qck_controller.sv:54$7'.
Removing empty process `qck_controller.$proc$rtl/qck_controller.sv:54$7'.
Cleaned up 16 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qck_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qck_controller.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$128 ($dff) from module qck_controller (D = { $and$rtl/qck_controller.sv:82$48_Y $and$rtl/qck_controller.sv:82$45_Y $and$rtl/qck_controller.sv:82$42_Y $and$rtl/qck_controller.sv:82$39_Y $and$rtl/qck_controller.sv:82$36_Y $and$rtl/qck_controller.sv:82$33_Y $and$rtl/qck_controller.sv:82$30_Y $and$rtl/qck_controller.sv:82$27_Y }, Q = \err_detect).
Setting constant 0-bit at position 0 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 2 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 4 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 5 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 6 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 7 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 8 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 9 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 10 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 11 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 12 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 13 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 14 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 15 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 16 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 17 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 18 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 19 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 20 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 21 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 22 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 23 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 24 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 25 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 26 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 27 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 28 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 29 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 30 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 31 on $procdff$129 ($adff) from module qck_controller.
Setting constant 0-bit at position 0 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 1 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 2 on $procdff$115 ($adff) from module qck_controller.
Setting constant 1-bit at position 3 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 4 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 5 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 6 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 7 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 8 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 9 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 10 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 11 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 12 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 13 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 14 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 15 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 16 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 17 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 18 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 19 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 20 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 21 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 22 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 23 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 24 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 25 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 26 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 27 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 28 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 29 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 30 on $procdff$115 ($adff) from module qck_controller.
Setting constant 0-bit at position 31 on $procdff$115 ($adff) from module qck_controller.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..
Removed 36 unused cells and 88 unused wires.
<suppressed ~46 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qck_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qck_controller.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qck_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qck_controller.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qck_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qck_controller.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
No more expansions possible.
<suppressed ~129 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qck_controller..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qck_controller.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing ABC pass (technology mapping using ABC).

11.1. Extracting gate netlist of module `\qck_controller' to `<abc-temp-dir>/input.blif'..
Extracted 48 gates and 73 wires to a netlist network with 24 inputs and 16 outputs.

11.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       16
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:       24
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       16
Removing temp directory.

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qck_controller..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qck_controller.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..
Removed 0 unused cells and 72 unused wires.
<suppressed ~1 debug messages>

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qck_controller..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qck_controller.
Performed a total of 0 changes.

12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qck_controller'.
Removed a total of 0 cells.

12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qck_controller..

12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module qck_controller.

12.16. Finished OPT passes. (There is nothing left to do.)

13. Executing Verilog backend.

13.1. Executing BMUXMAP pass.

13.2. Executing DEMUXMAP pass.
Dumping module `\qck_controller'.

14. Executing JSON backend.

15. Printing statistics.

=== qck_controller ===

   Number of wires:                 51
   Number of wire bits:            204
   Number of public wires:          17
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $_AND_                         24
     $_DFF_PN0_                     64
     $_NOT_                         16
     $_OR_                           8

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 0047e2d749, CPU: user 0.09s system 0.01s, MEM: 13.12 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 34% 1x abc (0 sec), 16% 3x read_verilog (0 sec), ...
