## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Wed Mar 07 00:56:24 Eastern Standard Time 2018
##
vlib work
vlog  fa.v
vlog  carry_select_log.v
vlog  mux21.v
vlog  carry_select_testbench.v
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work carry_select_testbench_v glbl
do {carry_select_testbench_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
