 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: L-2016.03-SP5-1
Date   : Wed Mar  6 02:00:29 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays = 11.27%

Information: Percent of CCS-based delays = 10.84%

  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1396/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4012/Y (AO22X1_RVT)                     0.20 *     6.35 r
  U4013/Y (AO21X1_RVT)                     0.09 *     6.44 r
  U4014/Y (AO21X1_RVT)                     0.06 *     6.50 r
  DFF_1396/q_reg/D (DFFX1_RVT)             0.00 *     6.50 r
  data arrival time                                   6.50

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1396/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.06      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.50
  -----------------------------------------------------------
  slack (MET)                                         3.60


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1576/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4347/Y (AO22X1_RVT)                     0.25 *     6.40 r
  U4351/Y (OR2X1_RVT)                      0.10 *     6.50 r
  DFF_1576/q_reg/D (DFFX1_RVT)             0.00 *     6.50 r
  data arrival time                                   6.50

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1576/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.50
  -----------------------------------------------------------
  slack (MET)                                         3.60


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1394/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5250/Y (AO22X1_RVT)                     0.20 *     6.35 r
  U5251/Y (OR2X1_RVT)                      0.10 *     6.45 r
  DFF_1394/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1394/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.64


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1212/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3859/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U3860/Y (AO21X1_RVT)                     0.09 *     6.40 r
  U3861/Y (AO21X1_RVT)                     0.06 *     6.46 r
  DFF_1212/q_reg/D (DFFX1_RVT)             0.00 *     6.46 r
  data arrival time                                   6.46

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1212/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.46
  -----------------------------------------------------------
  slack (MET)                                         3.64


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1392/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3886/Y (AO22X1_RVT)                     0.19 *     6.34 r
  U3888/Y (OR2X1_RVT)                      0.11 *     6.45 r
  DFF_1392/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1392/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.64


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1592/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4150/Y (AO22X1_RVT)                     0.21 *     6.36 r
  U4154/Y (OR2X1_RVT)                      0.10 *     6.45 r
  DFF_1592/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1592/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1397/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5050/Y (AO22X1_RVT)                     0.21 *     6.35 r
  U5051/Y (OR2X1_RVT)                      0.09 *     6.45 r
  DFF_1397/q_reg/D (DFFX1_RVT)             0.00 *     6.45 r
  data arrival time                                   6.45

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1397/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.45
  -----------------------------------------------------------
  slack (MET)                                         3.65


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1593/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4025/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4026/Y (AO21X1_RVT)                     0.08 *     6.37 r
  U3848/Y (AO21X1_RVT)                     0.06 *     6.43 r
  DFF_1593/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1593/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.66


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1393/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5158/Y (AO22X1_RVT)                     0.20 *     6.34 r
  U5159/Y (OR2X1_RVT)                      0.09 *     6.43 r
  DFF_1393/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1393/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.66


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1377/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5266/Y (AO22X1_RVT)                     0.19 *     6.34 r
  U5267/Y (OR2X1_RVT)                      0.09 *     6.43 r
  DFF_1377/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1377/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1581/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4019/Y (AO22X1_RVT)                     0.14 *     6.29 r
  U4020/Y (AO21X1_RVT)                     0.08 *     6.37 r
  U3846/Y (AO21X1_RVT)                     0.05 *     6.42 r
  DFF_1581/q_reg/D (DFFX1_RVT)             0.00 *     6.42 r
  data arrival time                                   6.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1581/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.42
  -----------------------------------------------------------
  slack (MET)                                         3.67


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_812/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4567/Y (AO22X1_RVT)                     0.19 *     6.33 r
  U4568/Y (OR2X1_RVT)                      0.09 *     6.42 r
  DFF_812/q_reg/D (DFFX1_RVT)              0.00 *     6.42 r
  data arrival time                                   6.42

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_812/q_reg/CLK (DFFX1_RVT)            0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.42
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1399/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4671/Y (AO22X1_RVT)                     0.19 *     6.34 r
  U4672/Y (OR2X1_RVT)                      0.09 *     6.43 r
  DFF_1399/q_reg/D (DFFX1_RVT)             0.00 *     6.43 r
  data arrival time                                   6.43

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.16      10.16
  DFF_1399/q_reg/CLK (DFFX1_RVT)           0.00      10.16 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.43
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1573/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5586/Y (AOI22X1_RVT)                    0.20 *     6.35 f
  U5588/Y (NAND2X0_RVT)                    0.07 *     6.41 r
  DFF_1573/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1573/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1184/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5497/Y (AOI22X1_RVT)                    0.20 *     6.35 f
  U5498/Y (NAND2X0_RVT)                    0.07 *     6.41 r
  DFF_1184/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1184/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.06      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.68


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1189/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U3918/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U3920/Y (OR2X1_RVT)                      0.09 *     6.41 r
  DFF_1189/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1189/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1188/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4203/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U4204/Y (OR2X1_RVT)                      0.09 *     6.40 r
  DFF_1188/q_reg/D (DFFX1_RVT)             0.00 *     6.40 r
  data arrival time                                   6.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1188/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1407/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U4603/Y (AO22X1_RVT)                     0.17 *     6.32 r
  U4604/Y (OR2X1_RVT)                      0.09 *     6.41 r
  DFF_1407/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1407/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1572/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5106/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U5110/Y (OR2X1_RVT)                      0.09 *     6.41 r
  DFF_1572/q_reg/D (DFFX1_RVT)             0.00 *     6.41 r
  data arrival time                                   6.41

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.15      10.15
  DFF_1572/q_reg/CLK (DFFX1_RVT)           0.00      10.15 r
  library setup time                      -0.05      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -6.41
  -----------------------------------------------------------
  slack (MET)                                         3.69


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1205/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U45/Y (INVX1_RVT)                        0.37 *     2.37 r
  U3798/Y (NAND3X0_RVT)                    2.14 *     4.51 f
  U47/Y (INVX1_RVT)                        1.64 *     6.15 r
  U5143/Y (AO22X1_RVT)                     0.16 *     6.31 r
  U5144/Y (OR2X1_RVT)                      0.09 *     6.40 r
  DFF_1205/q_reg/D (DFFX1_RVT)             0.00 *     6.40 r
  data arrival time                                   6.40

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (propagated)         0.14      10.14
  DFF_1205/q_reg/CLK (DFFX1_RVT)           0.00      10.14 r
  library setup time                      -0.05      10.09
  data required time                                 10.09
  -----------------------------------------------------------
  data required time                                 10.09
  data arrival time                                  -6.40
  -----------------------------------------------------------
  slack (MET)                                         3.69


1
