
RF_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  080055a4  080055a4  000155a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057a8  080057a8  00020108  2**0
                  CONTENTS
  4 .ARM          00000000  080057a8  080057a8  00020108  2**0
                  CONTENTS
  5 .preinit_array 00000000  080057a8  080057a8  00020108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057a8  080057a8  000157a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080057ac  080057ac  000157ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000108  20000000  080057b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000108  080058b8  00020108  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  080058b8  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d14  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000304e  00000000  00000000  00031e44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001118  00000000  00000000  00034e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  00035fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013695  00000000  00000000  00036f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165dc  00000000  00000000  0004a5e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a39e  00000000  00000000  00060bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000caf5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003da4  00000000  00000000  000cafb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000108 	.word	0x20000108
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800558c 	.word	0x0800558c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000010c 	.word	0x2000010c
 8000104:	0800558c 	.word	0x0800558c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <Cmt2300_SoftReset>:
/*! ********************************************************
* @name    Cmt2300_SoftReset
* @desc    Soft reset.
* *********************************************************/
void Cmt2300_SoftReset(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(0x7F, 0xFF);
 8000224:	21ff      	movs	r1, #255	; 0xff
 8000226:	207f      	movs	r0, #127	; 0x7f
 8000228:	f000 fd0c 	bl	8000c44 <Cmt2300_WriteReg>
}
 800022c:	46c0      	nop			; (mov r8, r8)
 800022e:	46bd      	mov	sp, r7
 8000230:	bd80      	pop	{r7, pc}

08000232 <Cmt2300_GetChipStatus>:
*          CMT2300_STA_TX
*          CMT2300_STA_EEPROM
*          CMT2300_STA_CAL
* *********************************************************/
uint8_t Cmt2300_GetChipStatus(void)
{
 8000232:	b580      	push	{r7, lr}
 8000234:	af00      	add	r7, sp, #0
    return Cmt2300_ReadReg(CMT2300_CUS_MODE_STA) & CMT2300_MASK_CHIP_MODE_STA;
 8000236:	2061      	movs	r0, #97	; 0x61
 8000238:	f000 fced 	bl	8000c16 <Cmt2300_ReadReg>
 800023c:	0003      	movs	r3, r0
 800023e:	001a      	movs	r2, r3
 8000240:	230f      	movs	r3, #15
 8000242:	4013      	ands	r3, r2
 8000244:	b2db      	uxtb	r3, r3
}
 8000246:	0018      	movs	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	bd80      	pop	{r7, pc}

0800024c <Cmt2300_WaitChipStatus>:
* @desc    Wait the chip status, and 50*200 us as timeout.
* @param   nStatus: the chip status
* @return  true or false
* *********************************************************/
bool Cmt2300_WaitChipStatus(uint8_t nStatus)
{
 800024c:	b5b0      	push	{r4, r5, r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	0002      	movs	r2, r0
 8000254:	1dfb      	adds	r3, r7, #7
 8000256:	701a      	strb	r2, [r3, #0]
#ifdef ENABLE_WAIT_CHIP_STATUS
    uint8_t i;
    uint8_t temp;

    for (i = 0; i < 50; i++)
 8000258:	230f      	movs	r3, #15
 800025a:	18fb      	adds	r3, r7, r3
 800025c:	2200      	movs	r2, #0
 800025e:	701a      	strb	r2, [r3, #0]
 8000260:	e013      	b.n	800028a <Cmt2300_WaitChipStatus+0x3e>
    {
        //			Cmt2300_DelayUs(200);
        temp = Cmt2300_GetChipStatus();
 8000262:	250e      	movs	r5, #14
 8000264:	197c      	adds	r4, r7, r5
 8000266:	f7ff ffe4 	bl	8000232 <Cmt2300_GetChipStatus>
 800026a:	0003      	movs	r3, r0
 800026c:	7023      	strb	r3, [r4, #0]
        if (nStatus == temp)
 800026e:	1dfa      	adds	r2, r7, #7
 8000270:	197b      	adds	r3, r7, r5
 8000272:	7812      	ldrb	r2, [r2, #0]
 8000274:	781b      	ldrb	r3, [r3, #0]
 8000276:	429a      	cmp	r2, r3
 8000278:	d101      	bne.n	800027e <Cmt2300_WaitChipStatus+0x32>
            return true;
 800027a:	2301      	movs	r3, #1
 800027c:	e00b      	b.n	8000296 <Cmt2300_WaitChipStatus+0x4a>
    for (i = 0; i < 50; i++)
 800027e:	210f      	movs	r1, #15
 8000280:	187b      	adds	r3, r7, r1
 8000282:	781a      	ldrb	r2, [r3, #0]
 8000284:	187b      	adds	r3, r7, r1
 8000286:	3201      	adds	r2, #1
 8000288:	701a      	strb	r2, [r3, #0]
 800028a:	230f      	movs	r3, #15
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	2b31      	cmp	r3, #49	; 0x31
 8000292:	d9e6      	bls.n	8000262 <Cmt2300_WaitChipStatus+0x16>
    }

    return false;
 8000294:	2300      	movs	r3, #0
#else
    return true;
#endif
}
 8000296:	0018      	movs	r0, r3
 8000298:	46bd      	mov	sp, r7
 800029a:	b004      	add	sp, #16
 800029c:	bdb0      	pop	{r4, r5, r7, pc}

0800029e <Cmt2300_ConfigPktLenthType>:
//							CMT2300_PKT_TYPE_FIXED
//							CMT2300_PKT_TYPE_VARIABLE

//-----------------------------------------------------------------------------------------------
void Cmt2300_ConfigPktLenthType(uint8_t PktLenthType)
{
 800029e:	b580      	push	{r7, lr}
 80002a0:	b084      	sub	sp, #16
 80002a2:	af00      	add	r7, sp, #0
 80002a4:	0002      	movs	r2, r0
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT14) & (~CMT2300_MASK_PKT_TYPE);
 80002aa:	2045      	movs	r0, #69	; 0x45
 80002ac:	f000 fcb3 	bl	8000c16 <Cmt2300_ReadReg>
 80002b0:	0003      	movs	r3, r0
 80002b2:	0019      	movs	r1, r3
 80002b4:	200f      	movs	r0, #15
 80002b6:	183b      	adds	r3, r7, r0
 80002b8:	2201      	movs	r2, #1
 80002ba:	4391      	bics	r1, r2
 80002bc:	000a      	movs	r2, r1
 80002be:	701a      	strb	r2, [r3, #0]
    ;
    Cmt2300_WriteReg(CMT2300_CUS_PKT14, tmp | PktLenthType);
 80002c0:	183a      	adds	r2, r7, r0
 80002c2:	1dfb      	adds	r3, r7, #7
 80002c4:	7812      	ldrb	r2, [r2, #0]
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	4313      	orrs	r3, r2
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	0019      	movs	r1, r3
 80002ce:	2045      	movs	r0, #69	; 0x45
 80002d0:	f000 fcb8 	bl	8000c44 <Cmt2300_WriteReg>
}
 80002d4:	46c0      	nop			; (mov r8, r8)
 80002d6:	46bd      	mov	sp, r7
 80002d8:	b004      	add	sp, #16
 80002da:	bd80      	pop	{r7, pc}

080002dc <Cmt2300_GoSleep>:
* @name    Cmt2300_GoSleep
* @desc    Entry SLEEP mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoSleep(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_SLEEP);
 80002e0:	2110      	movs	r1, #16
 80002e2:	2060      	movs	r0, #96	; 0x60
 80002e4:	f000 fcae 	bl	8000c44 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_SLEEP);
 80002e8:	2001      	movs	r0, #1
 80002ea:	f7ff ffaf 	bl	800024c <Cmt2300_WaitChipStatus>
 80002ee:	0003      	movs	r3, r0
}
 80002f0:	0018      	movs	r0, r3
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}

080002f6 <Cmt2300_GoStby>:
* @name    Cmt2300_GoStby
* @desc    Entry Sleep mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoStby(void)
{
 80002f6:	b580      	push	{r7, lr}
 80002f8:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_STBY);
 80002fa:	2102      	movs	r1, #2
 80002fc:	2060      	movs	r0, #96	; 0x60
 80002fe:	f000 fca1 	bl	8000c44 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_STBY);
 8000302:	2002      	movs	r0, #2
 8000304:	f7ff ffa2 	bl	800024c <Cmt2300_WaitChipStatus>
 8000308:	0003      	movs	r3, r0
}
 800030a:	0018      	movs	r0, r3
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}

08000310 <Cmt2300_GoTx>:
* @name    Cmt2300_GoTx
* @desc    Entry Tx mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoTx(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_TX);
 8000314:	2140      	movs	r1, #64	; 0x40
 8000316:	2060      	movs	r0, #96	; 0x60
 8000318:	f000 fc94 	bl	8000c44 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_TX);
 800031c:	2006      	movs	r0, #6
 800031e:	f7ff ff95 	bl	800024c <Cmt2300_WaitChipStatus>
 8000322:	0003      	movs	r3, r0
}
 8000324:	0018      	movs	r0, r3
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}

0800032a <Cmt2300_GoRx>:
* @name    Cmt2300_GoRx
* @desc    Entry Rx mode.
* @return  true or false
* *********************************************************/
bool Cmt2300_GoRx(void)
{
 800032a:	b580      	push	{r7, lr}
 800032c:	af00      	add	r7, sp, #0
    Cmt2300_WriteReg(CMT2300_CUS_MODE_CTL, CMT2300_GO_RX);
 800032e:	2108      	movs	r1, #8
 8000330:	2060      	movs	r0, #96	; 0x60
 8000332:	f000 fc87 	bl	8000c44 <Cmt2300_WriteReg>
    return Cmt2300_WaitChipStatus(CMT2300_STA_RX);
 8000336:	2005      	movs	r0, #5
 8000338:	f7ff ff88 	bl	800024c <Cmt2300_WaitChipStatus>
 800033c:	0003      	movs	r3, r0
}
 800033e:	0018      	movs	r0, r3
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}

08000344 <Cmt2300_ConfigGpio>:
*            CMT2300_GPIO4_SEL_INT1
*            CMT2300_GPIO4_SEL_DOUT 
*            CMT2300_GPIO4_SEL_DCLK
* *********************************************************/
void Cmt2300_ConfigGpio(uint8_t nGpioSel)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	0002      	movs	r2, r0
 800034c:	1dfb      	adds	r3, r7, #7
 800034e:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_IO_SEL, nGpioSel);
 8000350:	1dfb      	adds	r3, r7, #7
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	0019      	movs	r1, r3
 8000356:	2065      	movs	r0, #101	; 0x65
 8000358:	f000 fc74 	bl	8000c44 <Cmt2300_WriteReg>
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	b002      	add	sp, #8
 8000362:	bd80      	pop	{r7, pc}

08000364 <Cmt2300_ConfigInterrupt>:
*            CMT2300_INT_SEL_LED
*            CMT2300_INT_SEL_TRX_ACTIVE
*            CMT2300_INT_SEL_PKT_DONE
* *********************************************************/
void Cmt2300_ConfigInterrupt(uint8_t nInt1Sel, uint8_t nInt2Sel)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	0002      	movs	r2, r0
 800036c:	1dfb      	adds	r3, r7, #7
 800036e:	701a      	strb	r2, [r3, #0]
 8000370:	1dbb      	adds	r3, r7, #6
 8000372:	1c0a      	adds	r2, r1, #0
 8000374:	701a      	strb	r2, [r3, #0]
    nInt1Sel &= CMT2300_MASK_INT1_SEL;
 8000376:	1dfb      	adds	r3, r7, #7
 8000378:	1dfa      	adds	r2, r7, #7
 800037a:	7812      	ldrb	r2, [r2, #0]
 800037c:	211f      	movs	r1, #31
 800037e:	400a      	ands	r2, r1
 8000380:	701a      	strb	r2, [r3, #0]
    nInt1Sel |= (~CMT2300_MASK_INT1_SEL) & Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 8000382:	2066      	movs	r0, #102	; 0x66
 8000384:	f000 fc47 	bl	8000c16 <Cmt2300_ReadReg>
 8000388:	0003      	movs	r3, r0
 800038a:	001a      	movs	r2, r3
 800038c:	231f      	movs	r3, #31
 800038e:	439a      	bics	r2, r3
 8000390:	0013      	movs	r3, r2
 8000392:	b25a      	sxtb	r2, r3
 8000394:	1dfb      	adds	r3, r7, #7
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	b25b      	sxtb	r3, r3
 800039a:	4313      	orrs	r3, r2
 800039c:	b25a      	sxtb	r2, r3
 800039e:	1dfb      	adds	r3, r7, #7
 80003a0:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT1_CTL, nInt1Sel);
 80003a2:	1dfb      	adds	r3, r7, #7
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	0019      	movs	r1, r3
 80003a8:	2066      	movs	r0, #102	; 0x66
 80003aa:	f000 fc4b 	bl	8000c44 <Cmt2300_WriteReg>

    nInt2Sel &= CMT2300_MASK_INT2_SEL;
 80003ae:	1dbb      	adds	r3, r7, #6
 80003b0:	1dba      	adds	r2, r7, #6
 80003b2:	7812      	ldrb	r2, [r2, #0]
 80003b4:	211f      	movs	r1, #31
 80003b6:	400a      	ands	r2, r1
 80003b8:	701a      	strb	r2, [r3, #0]
    nInt2Sel |= (~CMT2300_MASK_INT2_SEL) & Cmt2300_ReadReg(CMT2300_CUS_INT2_CTL);
 80003ba:	2067      	movs	r0, #103	; 0x67
 80003bc:	f000 fc2b 	bl	8000c16 <Cmt2300_ReadReg>
 80003c0:	0003      	movs	r3, r0
 80003c2:	001a      	movs	r2, r3
 80003c4:	231f      	movs	r3, #31
 80003c6:	439a      	bics	r2, r3
 80003c8:	0013      	movs	r3, r2
 80003ca:	b25a      	sxtb	r2, r3
 80003cc:	1dbb      	adds	r3, r7, #6
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	b25b      	sxtb	r3, r3
 80003d2:	4313      	orrs	r3, r2
 80003d4:	b25a      	sxtb	r2, r3
 80003d6:	1dbb      	adds	r3, r7, #6
 80003d8:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT2_CTL, nInt2Sel);
 80003da:	1dbb      	adds	r3, r7, #6
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	0019      	movs	r1, r3
 80003e0:	2067      	movs	r0, #103	; 0x67
 80003e2:	f000 fc2f 	bl	8000c44 <Cmt2300_WriteReg>
}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	46bd      	mov	sp, r7
 80003ea:	b002      	add	sp, #8
 80003ec:	bd80      	pop	{r7, pc}

080003ee <Cmt2300_EnableAntennaSwitch>:
*               GPIO1: RX_ACTIVE, GPIO2: TX_ACTIVE
*            1: RF_SWT1_EN=0, RF_SWT2_EN=1
*               GPIO1: RX_ACTIVE, GPIO2: ~RX_ACTIVE
* *********************************************************/
void Cmt2300_EnableAntennaSwitch(uint8_t nMode)
{
 80003ee:	b5b0      	push	{r4, r5, r7, lr}
 80003f0:	b084      	sub	sp, #16
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	0002      	movs	r2, r0
 80003f6:	1dfb      	adds	r3, r7, #7
 80003f8:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 80003fa:	250f      	movs	r5, #15
 80003fc:	197c      	adds	r4, r7, r5
 80003fe:	2066      	movs	r0, #102	; 0x66
 8000400:	f000 fc09 	bl	8000c16 <Cmt2300_ReadReg>
 8000404:	0003      	movs	r3, r0
 8000406:	7023      	strb	r3, [r4, #0]

    if (0 == nMode)
 8000408:	1dfb      	adds	r3, r7, #7
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	2b00      	cmp	r3, #0
 800040e:	d10d      	bne.n	800042c <Cmt2300_EnableAntennaSwitch+0x3e>
    {
        tmp |= CMT2300_MASK_RF_SWT1_EN;
 8000410:	197b      	adds	r3, r7, r5
 8000412:	197a      	adds	r2, r7, r5
 8000414:	7812      	ldrb	r2, [r2, #0]
 8000416:	2180      	movs	r1, #128	; 0x80
 8000418:	4249      	negs	r1, r1
 800041a:	430a      	orrs	r2, r1
 800041c:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_RF_SWT2_EN;
 800041e:	197b      	adds	r3, r7, r5
 8000420:	197a      	adds	r2, r7, r5
 8000422:	7812      	ldrb	r2, [r2, #0]
 8000424:	2140      	movs	r1, #64	; 0x40
 8000426:	438a      	bics	r2, r1
 8000428:	701a      	strb	r2, [r3, #0]
 800042a:	e010      	b.n	800044e <Cmt2300_EnableAntennaSwitch+0x60>
    }
    else if (1 == nMode)
 800042c:	1dfb      	adds	r3, r7, #7
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	2b01      	cmp	r3, #1
 8000432:	d10c      	bne.n	800044e <Cmt2300_EnableAntennaSwitch+0x60>
    {
        tmp &= ~CMT2300_MASK_RF_SWT1_EN;
 8000434:	200f      	movs	r0, #15
 8000436:	183b      	adds	r3, r7, r0
 8000438:	183a      	adds	r2, r7, r0
 800043a:	7812      	ldrb	r2, [r2, #0]
 800043c:	217f      	movs	r1, #127	; 0x7f
 800043e:	400a      	ands	r2, r1
 8000440:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_RF_SWT2_EN;
 8000442:	183b      	adds	r3, r7, r0
 8000444:	183a      	adds	r2, r7, r0
 8000446:	7812      	ldrb	r2, [r2, #0]
 8000448:	2140      	movs	r1, #64	; 0x40
 800044a:	430a      	orrs	r2, r1
 800044c:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_INT1_CTL, tmp);
 800044e:	230f      	movs	r3, #15
 8000450:	18fb      	adds	r3, r7, r3
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	0019      	movs	r1, r3
 8000456:	2066      	movs	r0, #102	; 0x66
 8000458:	f000 fbf4 	bl	8000c44 <Cmt2300_WriteReg>
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	b004      	add	sp, #16
 8000462:	bdb0      	pop	{r4, r5, r7, pc}

08000464 <Cmt2300_EnableInterrupt>:
*            CMT2300_MASK_NODE_OK_EN  |
*            CMT2300_MASK_CRC_OK_EN   |
*            CMT2300_MASK_PKT_DONE_EN
* *********************************************************/
void Cmt2300_EnableInterrupt(uint8_t nEnable)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	0002      	movs	r2, r0
 800046c:	1dfb      	adds	r3, r7, #7
 800046e:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_INT_EN, nEnable);
 8000470:	1dfb      	adds	r3, r7, #7
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	0019      	movs	r1, r3
 8000476:	2068      	movs	r0, #104	; 0x68
 8000478:	f000 fbe4 	bl	8000c44 <Cmt2300_WriteReg>
}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b002      	add	sp, #8
 8000482:	bd80      	pop	{r7, pc}

08000484 <Cmt2300_EnableFifoMerge>:
* @desc    Enable FIFO merge.
* @param   bEnable(true): use a single 64-byte FIFO for either Tx or Rx
*          bEnable(false): use a 32-byte FIFO for Tx and another 32-byte FIFO for Rx(default)
* *********************************************************/
void Cmt2300_EnableFifoMerge(bool bEnable)
{
 8000484:	b5b0      	push	{r4, r5, r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af00      	add	r7, sp, #0
 800048a:	0002      	movs	r2, r0
 800048c:	1dfb      	adds	r3, r7, #7
 800048e:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CTL);
 8000490:	250f      	movs	r5, #15
 8000492:	197c      	adds	r4, r7, r5
 8000494:	2069      	movs	r0, #105	; 0x69
 8000496:	f000 fbbe 	bl	8000c16 <Cmt2300_ReadReg>
 800049a:	0003      	movs	r3, r0
 800049c:	7023      	strb	r3, [r4, #0]

    if (bEnable)
 800049e:	1dfb      	adds	r3, r7, #7
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d006      	beq.n	80004b4 <Cmt2300_EnableFifoMerge+0x30>
        tmp |= CMT2300_MASK_FIFO_MERGE_EN;
 80004a6:	197b      	adds	r3, r7, r5
 80004a8:	197a      	adds	r2, r7, r5
 80004aa:	7812      	ldrb	r2, [r2, #0]
 80004ac:	2102      	movs	r1, #2
 80004ae:	430a      	orrs	r2, r1
 80004b0:	701a      	strb	r2, [r3, #0]
 80004b2:	e006      	b.n	80004c2 <Cmt2300_EnableFifoMerge+0x3e>
    else
        tmp &= ~CMT2300_MASK_FIFO_MERGE_EN;
 80004b4:	220f      	movs	r2, #15
 80004b6:	18bb      	adds	r3, r7, r2
 80004b8:	18ba      	adds	r2, r7, r2
 80004ba:	7812      	ldrb	r2, [r2, #0]
 80004bc:	2102      	movs	r1, #2
 80004be:	438a      	bics	r2, r1
 80004c0:	701a      	strb	r2, [r3, #0]

    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CTL, tmp);
 80004c2:	230f      	movs	r3, #15
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	781b      	ldrb	r3, [r3, #0]
 80004c8:	0019      	movs	r1, r3
 80004ca:	2069      	movs	r0, #105	; 0x69
 80004cc:	f000 fbba 	bl	8000c44 <Cmt2300_WriteReg>
}
 80004d0:	46c0      	nop			; (mov r8, r8)
 80004d2:	46bd      	mov	sp, r7
 80004d4:	b004      	add	sp, #16
 80004d6:	bdb0      	pop	{r4, r5, r7, pc}

080004d8 <Cmt2300_EnableReadFifo>:
/*! ********************************************************
* @name    Cmt2300_EnableReadFifo
* @desc    Enable SPI to read the FIFO.
* *********************************************************/
void Cmt2300_EnableReadFifo(void)
{
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CTL);
 80004de:	1dfc      	adds	r4, r7, #7
 80004e0:	2069      	movs	r0, #105	; 0x69
 80004e2:	f000 fb98 	bl	8000c16 <Cmt2300_ReadReg>
 80004e6:	0003      	movs	r3, r0
 80004e8:	7023      	strb	r3, [r4, #0]
    tmp &= ~CMT2300_MASK_SPI_FIFO_RD_WR_SEL;
 80004ea:	1dfb      	adds	r3, r7, #7
 80004ec:	1dfa      	adds	r2, r7, #7
 80004ee:	7812      	ldrb	r2, [r2, #0]
 80004f0:	2101      	movs	r1, #1
 80004f2:	438a      	bics	r2, r1
 80004f4:	701a      	strb	r2, [r3, #0]
    tmp &= ~CMT2300_MASK_FIFO_RX_TX_SEL;
 80004f6:	1dfb      	adds	r3, r7, #7
 80004f8:	1dfa      	adds	r2, r7, #7
 80004fa:	7812      	ldrb	r2, [r2, #0]
 80004fc:	2104      	movs	r1, #4
 80004fe:	438a      	bics	r2, r1
 8000500:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CTL, tmp);
 8000502:	1dfb      	adds	r3, r7, #7
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	0019      	movs	r1, r3
 8000508:	2069      	movs	r0, #105	; 0x69
 800050a:	f000 fb9b 	bl	8000c44 <Cmt2300_WriteReg>
}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	b003      	add	sp, #12
 8000514:	bd90      	pop	{r4, r7, pc}

08000516 <Cmt2300_EnableWriteFifo>:
/*! ********************************************************
* @name    Cmt2300_EnableWriteFifo
* @desc    Enable SPI to write the FIFO.
* *********************************************************/
void Cmt2300_EnableWriteFifo(void)
{
 8000516:	b590      	push	{r4, r7, lr}
 8000518:	b083      	sub	sp, #12
 800051a:	af00      	add	r7, sp, #0
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CTL);
 800051c:	1dfc      	adds	r4, r7, #7
 800051e:	2069      	movs	r0, #105	; 0x69
 8000520:	f000 fb79 	bl	8000c16 <Cmt2300_ReadReg>
 8000524:	0003      	movs	r3, r0
 8000526:	7023      	strb	r3, [r4, #0]
    tmp |= CMT2300_MASK_SPI_FIFO_RD_WR_SEL;
 8000528:	1dfb      	adds	r3, r7, #7
 800052a:	1dfa      	adds	r2, r7, #7
 800052c:	7812      	ldrb	r2, [r2, #0]
 800052e:	2101      	movs	r1, #1
 8000530:	430a      	orrs	r2, r1
 8000532:	701a      	strb	r2, [r3, #0]
    tmp |= CMT2300_MASK_FIFO_RX_TX_SEL;
 8000534:	1dfb      	adds	r3, r7, #7
 8000536:	1dfa      	adds	r2, r7, #7
 8000538:	7812      	ldrb	r2, [r2, #0]
 800053a:	2104      	movs	r1, #4
 800053c:	430a      	orrs	r2, r1
 800053e:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CTL, tmp);
 8000540:	1dfb      	adds	r3, r7, #7
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	0019      	movs	r1, r3
 8000546:	2069      	movs	r0, #105	; 0x69
 8000548:	f000 fb7c 	bl	8000c44 <Cmt2300_WriteReg>
}
 800054c:	46c0      	nop			; (mov r8, r8)
 800054e:	46bd      	mov	sp, r7
 8000550:	b003      	add	sp, #12
 8000552:	bd90      	pop	{r4, r7, pc}

08000554 <Cmt2300_ClearFifo>:
*            CMT2300_MASK_TX_FIFO_FULL_FLG |
*            CMT2300_MASK_TX_FIFO_NMTY_FLG |
*            CMT2300_MASK_TX_FIFO_TH_FLG
* *********************************************************/
uint8_t Cmt2300_ClearFifo(void)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_FIFO_CLR);
 800055a:	1dfc      	adds	r4, r7, #7
 800055c:	206c      	movs	r0, #108	; 0x6c
 800055e:	f000 fb5a 	bl	8000c16 <Cmt2300_ReadReg>
 8000562:	0003      	movs	r3, r0
 8000564:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_FIFO_CLR, CMT2300_MASK_FIFO_CLR_RX | CMT2300_MASK_FIFO_CLR_TX);
 8000566:	2103      	movs	r1, #3
 8000568:	206c      	movs	r0, #108	; 0x6c
 800056a:	f000 fb6b 	bl	8000c44 <Cmt2300_WriteReg>
    return tmp;
 800056e:	1dfb      	adds	r3, r7, #7
 8000570:	781b      	ldrb	r3, [r3, #0]
}
 8000572:	0018      	movs	r0, r3
 8000574:	46bd      	mov	sp, r7
 8000576:	b003      	add	sp, #12
 8000578:	bd90      	pop	{r4, r7, pc}

0800057a <Cmt2300_ClearInterruptFlags>:
*            CMT2300_MASK_NODE_OK_FLG  |
*            CMT2300_MASK_CRC_OK_FLG   |
*            CMT2300_MASK_PKT_OK_FLG
* *********************************************************/
uint8_t Cmt2300_ClearInterruptFlags(void)
{
 800057a:	b590      	push	{r4, r7, lr}
 800057c:	b083      	sub	sp, #12
 800057e:	af00      	add	r7, sp, #0
    uint8_t nFlag1, nFlag2;
    uint8_t nClr1 = 0;
 8000580:	1d7b      	adds	r3, r7, #5
 8000582:	2200      	movs	r2, #0
 8000584:	701a      	strb	r2, [r3, #0]
    uint8_t nClr2 = 0;
 8000586:	1d3b      	adds	r3, r7, #4
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]
    uint8_t nRet = 0;
 800058c:	1cfb      	adds	r3, r7, #3
 800058e:	2200      	movs	r2, #0
 8000590:	701a      	strb	r2, [r3, #0]
    uint8_t nIntPolar;

    nIntPolar = Cmt2300_ReadReg(CMT2300_CUS_INT1_CTL);
 8000592:	1cbc      	adds	r4, r7, #2
 8000594:	2066      	movs	r0, #102	; 0x66
 8000596:	f000 fb3e 	bl	8000c16 <Cmt2300_ReadReg>
 800059a:	0003      	movs	r3, r0
 800059c:	7023      	strb	r3, [r4, #0]
    nIntPolar = (nIntPolar & CMT2300_MASK_INT_POLAR) ? 1 : 0;
 800059e:	1cbb      	adds	r3, r7, #2
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	115b      	asrs	r3, r3, #5
 80005a4:	b2da      	uxtb	r2, r3
 80005a6:	1cbb      	adds	r3, r7, #2
 80005a8:	2101      	movs	r1, #1
 80005aa:	400a      	ands	r2, r1
 80005ac:	701a      	strb	r2, [r3, #0]

    nFlag1 = Cmt2300_ReadReg(CMT2300_CUS_INT_FLAG);
 80005ae:	1dfc      	adds	r4, r7, #7
 80005b0:	206d      	movs	r0, #109	; 0x6d
 80005b2:	f000 fb30 	bl	8000c16 <Cmt2300_ReadReg>
 80005b6:	0003      	movs	r3, r0
 80005b8:	7023      	strb	r3, [r4, #0]
    nFlag2 = Cmt2300_ReadReg(CMT2300_CUS_INT_CLR1);
 80005ba:	1dbc      	adds	r4, r7, #6
 80005bc:	206a      	movs	r0, #106	; 0x6a
 80005be:	f000 fb2a 	bl	8000c16 <Cmt2300_ReadReg>
 80005c2:	0003      	movs	r3, r0
 80005c4:	7023      	strb	r3, [r4, #0]

    if (nIntPolar)
 80005c6:	1cbb      	adds	r3, r7, #2
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d009      	beq.n	80005e2 <Cmt2300_ClearInterruptFlags+0x68>
    {
        /* Interrupt flag active-low */
        nFlag1 = ~nFlag1;
 80005ce:	1dfb      	adds	r3, r7, #7
 80005d0:	1dfa      	adds	r2, r7, #7
 80005d2:	7812      	ldrb	r2, [r2, #0]
 80005d4:	43d2      	mvns	r2, r2
 80005d6:	701a      	strb	r2, [r3, #0]
        nFlag2 = ~nFlag2;
 80005d8:	1dbb      	adds	r3, r7, #6
 80005da:	1dba      	adds	r2, r7, #6
 80005dc:	7812      	ldrb	r2, [r2, #0]
 80005de:	43d2      	mvns	r2, r2
 80005e0:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_LBD_FLG & nFlag1)
 80005e2:	1dfb      	adds	r3, r7, #7
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	b25b      	sxtb	r3, r3
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	da05      	bge.n	80005f8 <Cmt2300_ClearInterruptFlags+0x7e>
    {
        nClr2 |= CMT2300_MASK_LBD_CLR; /* Clear LBD_FLG */
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	1d3a      	adds	r2, r7, #4
 80005f0:	7812      	ldrb	r2, [r2, #0]
 80005f2:	2120      	movs	r1, #32
 80005f4:	430a      	orrs	r2, r1
 80005f6:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_COL_ERR_FLG & nFlag1)
 80005f8:	1dfb      	adds	r3, r7, #7
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2240      	movs	r2, #64	; 0x40
 80005fe:	4013      	ands	r3, r2
 8000600:	b2db      	uxtb	r3, r3
 8000602:	2b00      	cmp	r3, #0
 8000604:	d005      	beq.n	8000612 <Cmt2300_ClearInterruptFlags+0x98>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear COL_ERR_FLG by PKT_DONE_CLR */
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	1d3a      	adds	r2, r7, #4
 800060a:	7812      	ldrb	r2, [r2, #0]
 800060c:	2101      	movs	r1, #1
 800060e:	430a      	orrs	r2, r1
 8000610:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PKT_ERR_FLG & nFlag1)
 8000612:	1dfb      	adds	r3, r7, #7
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	2220      	movs	r2, #32
 8000618:	4013      	ands	r3, r2
 800061a:	b2db      	uxtb	r3, r3
 800061c:	2b00      	cmp	r3, #0
 800061e:	d005      	beq.n	800062c <Cmt2300_ClearInterruptFlags+0xb2>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear PKT_ERR_FLG by PKT_DONE_CLR */
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	1d3a      	adds	r2, r7, #4
 8000624:	7812      	ldrb	r2, [r2, #0]
 8000626:	2101      	movs	r1, #1
 8000628:	430a      	orrs	r2, r1
 800062a:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PREAM_OK_FLG & nFlag1)
 800062c:	1dfb      	adds	r3, r7, #7
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2210      	movs	r2, #16
 8000632:	4013      	ands	r3, r2
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b00      	cmp	r3, #0
 8000638:	d00b      	beq.n	8000652 <Cmt2300_ClearInterruptFlags+0xd8>
    {
        nClr2 |= CMT2300_MASK_PREAM_OK_CLR; /* Clear PREAM_OK_FLG */
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	1d3a      	adds	r2, r7, #4
 800063e:	7812      	ldrb	r2, [r2, #0]
 8000640:	2110      	movs	r1, #16
 8000642:	430a      	orrs	r2, r1
 8000644:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_PREAM_OK_FLG;  /* Return PREAM_OK_FLG */
 8000646:	1cfb      	adds	r3, r7, #3
 8000648:	1cfa      	adds	r2, r7, #3
 800064a:	7812      	ldrb	r2, [r2, #0]
 800064c:	2110      	movs	r1, #16
 800064e:	430a      	orrs	r2, r1
 8000650:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_SYNC_OK_FLG & nFlag1)
 8000652:	1dfb      	adds	r3, r7, #7
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2208      	movs	r2, #8
 8000658:	4013      	ands	r3, r2
 800065a:	b2db      	uxtb	r3, r3
 800065c:	2b00      	cmp	r3, #0
 800065e:	d00b      	beq.n	8000678 <Cmt2300_ClearInterruptFlags+0xfe>
    {
        nClr2 |= CMT2300_MASK_SYNC_OK_CLR; /* Clear SYNC_OK_FLG */
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	1d3a      	adds	r2, r7, #4
 8000664:	7812      	ldrb	r2, [r2, #0]
 8000666:	2108      	movs	r1, #8
 8000668:	430a      	orrs	r2, r1
 800066a:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_SYNC_OK_FLG;  /* Return SYNC_OK_FLG */
 800066c:	1cfb      	adds	r3, r7, #3
 800066e:	1cfa      	adds	r2, r7, #3
 8000670:	7812      	ldrb	r2, [r2, #0]
 8000672:	2108      	movs	r1, #8
 8000674:	430a      	orrs	r2, r1
 8000676:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_NODE_OK_FLG & nFlag1)
 8000678:	1dfb      	adds	r3, r7, #7
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2204      	movs	r2, #4
 800067e:	4013      	ands	r3, r2
 8000680:	b2db      	uxtb	r3, r3
 8000682:	2b00      	cmp	r3, #0
 8000684:	d00b      	beq.n	800069e <Cmt2300_ClearInterruptFlags+0x124>
    {
        nClr2 |= CMT2300_MASK_NODE_OK_CLR; /* Clear NODE_OK_FLG */
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	1d3a      	adds	r2, r7, #4
 800068a:	7812      	ldrb	r2, [r2, #0]
 800068c:	2104      	movs	r1, #4
 800068e:	430a      	orrs	r2, r1
 8000690:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_NODE_OK_FLG;  /* Return NODE_OK_FLG */
 8000692:	1cfb      	adds	r3, r7, #3
 8000694:	1cfa      	adds	r2, r7, #3
 8000696:	7812      	ldrb	r2, [r2, #0]
 8000698:	2104      	movs	r1, #4
 800069a:	430a      	orrs	r2, r1
 800069c:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_CRC_OK_FLG & nFlag1)
 800069e:	1dfb      	adds	r3, r7, #7
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2202      	movs	r2, #2
 80006a4:	4013      	ands	r3, r2
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d00b      	beq.n	80006c4 <Cmt2300_ClearInterruptFlags+0x14a>
    {
        nClr2 |= CMT2300_MASK_CRC_OK_CLR; /* Clear CRC_OK_FLG */
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	1d3a      	adds	r2, r7, #4
 80006b0:	7812      	ldrb	r2, [r2, #0]
 80006b2:	2102      	movs	r1, #2
 80006b4:	430a      	orrs	r2, r1
 80006b6:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_CRC_OK_FLG;  /* Return CRC_OK_FLG */
 80006b8:	1cfb      	adds	r3, r7, #3
 80006ba:	1cfa      	adds	r2, r7, #3
 80006bc:	7812      	ldrb	r2, [r2, #0]
 80006be:	2102      	movs	r1, #2
 80006c0:	430a      	orrs	r2, r1
 80006c2:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_PKT_OK_FLG & nFlag1)
 80006c4:	1dfb      	adds	r3, r7, #7
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2201      	movs	r2, #1
 80006ca:	4013      	ands	r3, r2
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d00b      	beq.n	80006ea <Cmt2300_ClearInterruptFlags+0x170>
    {
        nClr2 |= CMT2300_MASK_PKT_DONE_CLR; /* Clear PKT_OK_FLG */
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	1d3a      	adds	r2, r7, #4
 80006d6:	7812      	ldrb	r2, [r2, #0]
 80006d8:	2101      	movs	r1, #1
 80006da:	430a      	orrs	r2, r1
 80006dc:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_PKT_OK_FLG;    /* Return PKT_OK_FLG */
 80006de:	1cfb      	adds	r3, r7, #3
 80006e0:	1cfa      	adds	r2, r7, #3
 80006e2:	7812      	ldrb	r2, [r2, #0]
 80006e4:	2101      	movs	r1, #1
 80006e6:	430a      	orrs	r2, r1
 80006e8:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_SL_TMO_FLG & nFlag2)
 80006ea:	1dbb      	adds	r3, r7, #6
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2220      	movs	r2, #32
 80006f0:	4013      	ands	r3, r2
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d00c      	beq.n	8000712 <Cmt2300_ClearInterruptFlags+0x198>
    {
        nClr1 |= CMT2300_MASK_SL_TMO_CLR; /* Clear SL_TMO_FLG */
 80006f8:	1d7b      	adds	r3, r7, #5
 80006fa:	1d7a      	adds	r2, r7, #5
 80006fc:	7812      	ldrb	r2, [r2, #0]
 80006fe:	2102      	movs	r1, #2
 8000700:	430a      	orrs	r2, r1
 8000702:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_SL_TMO_EN;   /* Return SL_TMO_FLG by SL_TMO_EN */
 8000704:	1cfb      	adds	r3, r7, #3
 8000706:	1cfa      	adds	r2, r7, #3
 8000708:	7812      	ldrb	r2, [r2, #0]
 800070a:	2180      	movs	r1, #128	; 0x80
 800070c:	4249      	negs	r1, r1
 800070e:	430a      	orrs	r2, r1
 8000710:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_RX_TMO_FLG & nFlag2)
 8000712:	1dbb      	adds	r3, r7, #6
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2210      	movs	r2, #16
 8000718:	4013      	ands	r3, r2
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b00      	cmp	r3, #0
 800071e:	d00b      	beq.n	8000738 <Cmt2300_ClearInterruptFlags+0x1be>
    {
        nClr1 |= CMT2300_MASK_RX_TMO_CLR; /* Clear RX_TMO_FLG */
 8000720:	1d7b      	adds	r3, r7, #5
 8000722:	1d7a      	adds	r2, r7, #5
 8000724:	7812      	ldrb	r2, [r2, #0]
 8000726:	2101      	movs	r1, #1
 8000728:	430a      	orrs	r2, r1
 800072a:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_RX_TMO_EN;   /* Return RX_TMO_FLG by RX_TMO_EN */
 800072c:	1cfb      	adds	r3, r7, #3
 800072e:	1cfa      	adds	r2, r7, #3
 8000730:	7812      	ldrb	r2, [r2, #0]
 8000732:	2140      	movs	r1, #64	; 0x40
 8000734:	430a      	orrs	r2, r1
 8000736:	701a      	strb	r2, [r3, #0]
    }

    if (CMT2300_MASK_TX_DONE_FLG & nFlag2)
 8000738:	1dbb      	adds	r3, r7, #6
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	2208      	movs	r2, #8
 800073e:	4013      	ands	r3, r2
 8000740:	b2db      	uxtb	r3, r3
 8000742:	2b00      	cmp	r3, #0
 8000744:	d00b      	beq.n	800075e <Cmt2300_ClearInterruptFlags+0x1e4>
    {
        nClr1 |= CMT2300_MASK_TX_DONE_CLR; /* Clear TX_DONE_FLG */
 8000746:	1d7b      	adds	r3, r7, #5
 8000748:	1d7a      	adds	r2, r7, #5
 800074a:	7812      	ldrb	r2, [r2, #0]
 800074c:	2104      	movs	r1, #4
 800074e:	430a      	orrs	r2, r1
 8000750:	701a      	strb	r2, [r3, #0]
        nRet |= CMT2300_MASK_TX_DONE_EN;   /* Return TX_DONE_FLG by TX_DONE_EN */
 8000752:	1cfb      	adds	r3, r7, #3
 8000754:	1cfa      	adds	r2, r7, #3
 8000756:	7812      	ldrb	r2, [r2, #0]
 8000758:	2120      	movs	r1, #32
 800075a:	430a      	orrs	r2, r1
 800075c:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_INT_CLR1, nClr1);
 800075e:	1d7b      	adds	r3, r7, #5
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	0019      	movs	r1, r3
 8000764:	206a      	movs	r0, #106	; 0x6a
 8000766:	f000 fa6d 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(CMT2300_CUS_INT_CLR2, nClr2);
 800076a:	1d3b      	adds	r3, r7, #4
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	0019      	movs	r1, r3
 8000770:	206b      	movs	r0, #107	; 0x6b
 8000772:	f000 fa67 	bl	8000c44 <Cmt2300_WriteReg>

    if (nIntPolar)
 8000776:	1cbb      	adds	r3, r7, #2
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d004      	beq.n	8000788 <Cmt2300_ClearInterruptFlags+0x20e>
    {
        /* Interrupt flag active-low */
        nRet = ~nRet;
 800077e:	1cfb      	adds	r3, r7, #3
 8000780:	1cfa      	adds	r2, r7, #3
 8000782:	7812      	ldrb	r2, [r2, #0]
 8000784:	43d2      	mvns	r2, r2
 8000786:	701a      	strb	r2, [r3, #0]
    }

    return nRet;
 8000788:	1cfb      	adds	r3, r7, #3
 800078a:	781b      	ldrb	r3, [r3, #0]
}
 800078c:	0018      	movs	r0, r3
 800078e:	46bd      	mov	sp, r7
 8000790:	b003      	add	sp, #12
 8000792:	bd90      	pop	{r4, r7, pc}

08000794 <Cmt2300_ConfigDataRate>:
            =6 100k
            =7 200k

* *********************************************************/
void Cmt2300_ConfigDataRate(uint8_t DataRate)
{
 8000794:	b590      	push	{r4, r7, lr}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	0002      	movs	r2, r0
 800079c:	1dfb      	adds	r3, r7, #7
 800079e:	701a      	strb	r2, [r3, #0]
 
    uint8_t tmp = Cmt2300_ReadReg(0x04) & 0x0f;
 80007a0:	2004      	movs	r0, #4
 80007a2:	f000 fa38 	bl	8000c16 <Cmt2300_ReadReg>
 80007a6:	0003      	movs	r3, r0
 80007a8:	0019      	movs	r1, r3
 80007aa:	240f      	movs	r4, #15
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	220f      	movs	r2, #15
 80007b0:	400a      	ands	r2, r1
 80007b2:	701a      	strb	r2, [r3, #0]

    Cmt2300_ConfigRegBank(CMT2300_DATA_RATE_BANK_ADDR, g_cmt2300DataRate_SetTab[DataRate], CMT2300_DATA_RATE_BANK_SIZE);
 80007b4:	1dfb      	adds	r3, r7, #7
 80007b6:	781a      	ldrb	r2, [r3, #0]
 80007b8:	0013      	movs	r3, r2
 80007ba:	005b      	lsls	r3, r3, #1
 80007bc:	189b      	adds	r3, r3, r2
 80007be:	00db      	lsls	r3, r3, #3
 80007c0:	4a4d      	ldr	r2, [pc, #308]	; (80008f8 <Cmt2300_ConfigDataRate+0x164>)
 80007c2:	189b      	adds	r3, r3, r2
 80007c4:	2218      	movs	r2, #24
 80007c6:	0019      	movs	r1, r3
 80007c8:	2020      	movs	r0, #32
 80007ca:	f000 f9ec 	bl	8000ba6 <Cmt2300_ConfigRegBank>
    Cmt2300_WriteReg(0x04, (g_cmt2300DataRate_SetTab2[DataRate][0] & (~0x0f)) | tmp);
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	781a      	ldrb	r2, [r3, #0]
 80007d2:	494a      	ldr	r1, [pc, #296]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 80007d4:	0013      	movs	r3, r2
 80007d6:	00db      	lsls	r3, r3, #3
 80007d8:	189b      	adds	r3, r3, r2
 80007da:	5c5b      	ldrb	r3, [r3, r1]
 80007dc:	b25b      	sxtb	r3, r3
 80007de:	220f      	movs	r2, #15
 80007e0:	4393      	bics	r3, r2
 80007e2:	b25a      	sxtb	r2, r3
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b25b      	sxtb	r3, r3
 80007ea:	4313      	orrs	r3, r2
 80007ec:	b25b      	sxtb	r3, r3
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	0019      	movs	r1, r3
 80007f2:	2004      	movs	r0, #4
 80007f4:	f000 fa26 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x55, g_cmt2300DataRate_SetTab2[DataRate][1]);
 80007f8:	1dfb      	adds	r3, r7, #7
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	493f      	ldr	r1, [pc, #252]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 80007fe:	0013      	movs	r3, r2
 8000800:	00db      	lsls	r3, r3, #3
 8000802:	189b      	adds	r3, r3, r2
 8000804:	18cb      	adds	r3, r1, r3
 8000806:	3301      	adds	r3, #1
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	0019      	movs	r1, r3
 800080c:	2055      	movs	r0, #85	; 0x55
 800080e:	f000 fa19 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x56, g_cmt2300DataRate_SetTab2[DataRate][2]);
 8000812:	1dfb      	adds	r3, r7, #7
 8000814:	781a      	ldrb	r2, [r3, #0]
 8000816:	4939      	ldr	r1, [pc, #228]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 8000818:	0013      	movs	r3, r2
 800081a:	00db      	lsls	r3, r3, #3
 800081c:	189b      	adds	r3, r3, r2
 800081e:	18cb      	adds	r3, r1, r3
 8000820:	3302      	adds	r3, #2
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	0019      	movs	r1, r3
 8000826:	2056      	movs	r0, #86	; 0x56
 8000828:	f000 fa0c 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x57, g_cmt2300DataRate_SetTab2[DataRate][3]);
 800082c:	1dfb      	adds	r3, r7, #7
 800082e:	781a      	ldrb	r2, [r3, #0]
 8000830:	4932      	ldr	r1, [pc, #200]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 8000832:	0013      	movs	r3, r2
 8000834:	00db      	lsls	r3, r3, #3
 8000836:	189b      	adds	r3, r3, r2
 8000838:	18cb      	adds	r3, r1, r3
 800083a:	3303      	adds	r3, #3
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	0019      	movs	r1, r3
 8000840:	2057      	movs	r0, #87	; 0x57
 8000842:	f000 f9ff 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x58, g_cmt2300DataRate_SetTab2[DataRate][4]);
 8000846:	1dfb      	adds	r3, r7, #7
 8000848:	781a      	ldrb	r2, [r3, #0]
 800084a:	492c      	ldr	r1, [pc, #176]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 800084c:	0013      	movs	r3, r2
 800084e:	00db      	lsls	r3, r3, #3
 8000850:	189b      	adds	r3, r3, r2
 8000852:	18cb      	adds	r3, r1, r3
 8000854:	3304      	adds	r3, #4
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	0019      	movs	r1, r3
 800085a:	2058      	movs	r0, #88	; 0x58
 800085c:	f000 f9f2 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x59, g_cmt2300DataRate_SetTab2[DataRate][5]);
 8000860:	1dfb      	adds	r3, r7, #7
 8000862:	781a      	ldrb	r2, [r3, #0]
 8000864:	4925      	ldr	r1, [pc, #148]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 8000866:	0013      	movs	r3, r2
 8000868:	00db      	lsls	r3, r3, #3
 800086a:	189b      	adds	r3, r3, r2
 800086c:	18cb      	adds	r3, r1, r3
 800086e:	3305      	adds	r3, #5
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	0019      	movs	r1, r3
 8000874:	2059      	movs	r0, #89	; 0x59
 8000876:	f000 f9e5 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5a, g_cmt2300DataRate_SetTab2[DataRate][6]);
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	781a      	ldrb	r2, [r3, #0]
 800087e:	491f      	ldr	r1, [pc, #124]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 8000880:	0013      	movs	r3, r2
 8000882:	00db      	lsls	r3, r3, #3
 8000884:	189b      	adds	r3, r3, r2
 8000886:	18cb      	adds	r3, r1, r3
 8000888:	3306      	adds	r3, #6
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	0019      	movs	r1, r3
 800088e:	205a      	movs	r0, #90	; 0x5a
 8000890:	f000 f9d8 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5b, g_cmt2300DataRate_SetTab2[DataRate][7]);
 8000894:	1dfb      	adds	r3, r7, #7
 8000896:	781a      	ldrb	r2, [r3, #0]
 8000898:	4918      	ldr	r1, [pc, #96]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 800089a:	0013      	movs	r3, r2
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	189b      	adds	r3, r3, r2
 80008a0:	18cb      	adds	r3, r1, r3
 80008a2:	3307      	adds	r3, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	0019      	movs	r1, r3
 80008a8:	205b      	movs	r0, #91	; 0x5b
 80008aa:	f000 f9cb 	bl	8000c44 <Cmt2300_WriteReg>
    tmp = Cmt2300_ReadReg(0x5e) & 0x3f;
 80008ae:	205e      	movs	r0, #94	; 0x5e
 80008b0:	f000 f9b1 	bl	8000c16 <Cmt2300_ReadReg>
 80008b4:	0003      	movs	r3, r0
 80008b6:	0019      	movs	r1, r3
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	223f      	movs	r2, #63	; 0x3f
 80008bc:	400a      	ands	r2, r1
 80008be:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(0x5e, (g_cmt2300DataRate_SetTab2[DataRate][8] & (~0x3f)) | tmp);
 80008c0:	1dfb      	adds	r3, r7, #7
 80008c2:	781a      	ldrb	r2, [r3, #0]
 80008c4:	490d      	ldr	r1, [pc, #52]	; (80008fc <Cmt2300_ConfigDataRate+0x168>)
 80008c6:	0013      	movs	r3, r2
 80008c8:	00db      	lsls	r3, r3, #3
 80008ca:	189b      	adds	r3, r3, r2
 80008cc:	18cb      	adds	r3, r1, r3
 80008ce:	3308      	adds	r3, #8
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	b25b      	sxtb	r3, r3
 80008d4:	223f      	movs	r2, #63	; 0x3f
 80008d6:	4393      	bics	r3, r2
 80008d8:	b25a      	sxtb	r2, r3
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	b25b      	sxtb	r3, r3
 80008e0:	4313      	orrs	r3, r2
 80008e2:	b25b      	sxtb	r3, r3
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	0019      	movs	r1, r3
 80008e8:	205e      	movs	r0, #94	; 0x5e
 80008ea:	f000 f9ab 	bl	8000c44 <Cmt2300_WriteReg>
}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	46bd      	mov	sp, r7
 80008f2:	b005      	add	sp, #20
 80008f4:	bd90      	pop	{r4, r7, pc}
 80008f6:	46c0      	nop			; (mov r8, r8)
 80008f8:	080055bc 	.word	0x080055bc
 80008fc:	0800567c 	.word	0x0800567c

08000900 <Cmt2300_ConfigDataMode>:
//							CMT2300_DATA_MODE_DIRECT
//							CMT2300_DATA_MODE_PACKET

//-----------------------------------------------------------------------------------------------
void Cmt2300_ConfigDataMode(uint8_t DataMode)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	0002      	movs	r2, r0
 8000908:	1dfb      	adds	r3, r7, #7
 800090a:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT1) & (~0x03);
 800090c:	2038      	movs	r0, #56	; 0x38
 800090e:	f000 f982 	bl	8000c16 <Cmt2300_ReadReg>
 8000912:	0003      	movs	r3, r0
 8000914:	0019      	movs	r1, r3
 8000916:	200f      	movs	r0, #15
 8000918:	183b      	adds	r3, r7, r0
 800091a:	2203      	movs	r2, #3
 800091c:	4391      	bics	r1, r2
 800091e:	000a      	movs	r2, r1
 8000920:	701a      	strb	r2, [r3, #0]
    ;
    Cmt2300_WriteReg(CMT2300_CUS_PKT1, tmp | DataMode);
 8000922:	183a      	adds	r2, r7, r0
 8000924:	1dfb      	adds	r3, r7, #7
 8000926:	7812      	ldrb	r2, [r2, #0]
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	4313      	orrs	r3, r2
 800092c:	b2db      	uxtb	r3, r3
 800092e:	0019      	movs	r1, r3
 8000930:	2038      	movs	r0, #56	; 0x38
 8000932:	f000 f987 	bl	8000c44 <Cmt2300_WriteReg>
}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b004      	add	sp, #16
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <Cmt2300_ConfigTxPower>:
* @name    Cmt2300_ConfigTxPower
* @desc    
* @param   TxPower = 0,1,2,3，4,5,6,7
* *********************************************************/
void Cmt2300_ConfigTxPower(uint8_t TxPower)
{
 8000940:	b590      	push	{r4, r7, lr}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	0002      	movs	r2, r0
 8000948:	1dfb      	adds	r3, r7, #7
 800094a:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(0x03) & (~0x01);
 800094c:	2003      	movs	r0, #3
 800094e:	f000 f962 	bl	8000c16 <Cmt2300_ReadReg>
 8000952:	0003      	movs	r3, r0
 8000954:	0019      	movs	r1, r3
 8000956:	230f      	movs	r3, #15
 8000958:	18fb      	adds	r3, r7, r3
 800095a:	2201      	movs	r2, #1
 800095c:	4391      	bics	r1, r2
 800095e:	000a      	movs	r2, r1
 8000960:	701a      	strb	r2, [r3, #0]

    if(TxPower>7)
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b07      	cmp	r3, #7
 8000968:	d902      	bls.n	8000970 <Cmt2300_ConfigTxPower+0x30>
    {
       TxPower=7;
 800096a:	1dfb      	adds	r3, r7, #7
 800096c:	2207      	movs	r2, #7
 800096e:	701a      	strb	r2, [r3, #0]
    }
    
    Cmt2300_WriteReg(0x03, (g_cmt2300TxPower_Tab[TxPower][0] & 0x01) | tmp);
 8000970:	1dfb      	adds	r3, r7, #7
 8000972:	781a      	ldrb	r2, [r3, #0]
 8000974:	4b25      	ldr	r3, [pc, #148]	; (8000a0c <Cmt2300_ConfigTxPower+0xcc>)
 8000976:	0092      	lsls	r2, r2, #2
 8000978:	5cd3      	ldrb	r3, [r2, r3]
 800097a:	b25b      	sxtb	r3, r3
 800097c:	2201      	movs	r2, #1
 800097e:	4013      	ands	r3, r2
 8000980:	b25a      	sxtb	r2, r3
 8000982:	240f      	movs	r4, #15
 8000984:	193b      	adds	r3, r7, r4
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	b25b      	sxtb	r3, r3
 800098a:	4313      	orrs	r3, r2
 800098c:	b25b      	sxtb	r3, r3
 800098e:	b2db      	uxtb	r3, r3
 8000990:	0019      	movs	r1, r3
 8000992:	2003      	movs	r0, #3
 8000994:	f000 f956 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5c, g_cmt2300TxPower_Tab[TxPower][1]);
 8000998:	1dfb      	adds	r3, r7, #7
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4a1b      	ldr	r2, [pc, #108]	; (8000a0c <Cmt2300_ConfigTxPower+0xcc>)
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	18d3      	adds	r3, r2, r3
 80009a2:	3301      	adds	r3, #1
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	0019      	movs	r1, r3
 80009a8:	205c      	movs	r0, #92	; 0x5c
 80009aa:	f000 f94b 	bl	8000c44 <Cmt2300_WriteReg>
    Cmt2300_WriteReg(0x5d, g_cmt2300TxPower_Tab[TxPower][2]);
 80009ae:	1dfb      	adds	r3, r7, #7
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	4a16      	ldr	r2, [pc, #88]	; (8000a0c <Cmt2300_ConfigTxPower+0xcc>)
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	18d3      	adds	r3, r2, r3
 80009b8:	3302      	adds	r3, #2
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	0019      	movs	r1, r3
 80009be:	205d      	movs	r0, #93	; 0x5d
 80009c0:	f000 f940 	bl	8000c44 <Cmt2300_WriteReg>
    tmp = Cmt2300_ReadReg(0x5e) & (~0x3f);
 80009c4:	205e      	movs	r0, #94	; 0x5e
 80009c6:	f000 f926 	bl	8000c16 <Cmt2300_ReadReg>
 80009ca:	0003      	movs	r3, r0
 80009cc:	0019      	movs	r1, r3
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	223f      	movs	r2, #63	; 0x3f
 80009d2:	4391      	bics	r1, r2
 80009d4:	000a      	movs	r2, r1
 80009d6:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(0x5e, (g_cmt2300TxPower_Tab[TxPower][3] & 0x3f) | tmp);
 80009d8:	1dfb      	adds	r3, r7, #7
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4a0b      	ldr	r2, [pc, #44]	; (8000a0c <Cmt2300_ConfigTxPower+0xcc>)
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	18d3      	adds	r3, r2, r3
 80009e2:	3303      	adds	r3, #3
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	b25b      	sxtb	r3, r3
 80009e8:	223f      	movs	r2, #63	; 0x3f
 80009ea:	4013      	ands	r3, r2
 80009ec:	b25a      	sxtb	r2, r3
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	b25b      	sxtb	r3, r3
 80009f4:	4313      	orrs	r3, r2
 80009f6:	b25b      	sxtb	r3, r3
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	0019      	movs	r1, r3
 80009fc:	205e      	movs	r0, #94	; 0x5e
 80009fe:	f000 f921 	bl	8000c44 <Cmt2300_WriteReg>
}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	46bd      	mov	sp, r7
 8000a06:	b005      	add	sp, #20
 8000a08:	bd90      	pop	{r4, r7, pc}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	080056c4 	.word	0x080056c4

08000a10 <Cmt2300_IsExist>:
* @name    Cmt2300_IsExist
* @desc    Chip indentify.
* @return  true: chip is exist, false: chip not found
* *********************************************************/
bool Cmt2300_IsExist(void)
{
 8000a10:	b590      	push	{r4, r7, lr}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
    uint8_t back, dat;

    back = Cmt2300_ReadReg(CMT2300_CUS_PKT17);
 8000a16:	1dfc      	adds	r4, r7, #7
 8000a18:	2048      	movs	r0, #72	; 0x48
 8000a1a:	f000 f8fc 	bl	8000c16 <Cmt2300_ReadReg>
 8000a1e:	0003      	movs	r3, r0
 8000a20:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT17, 0xAA);
 8000a22:	21aa      	movs	r1, #170	; 0xaa
 8000a24:	2048      	movs	r0, #72	; 0x48
 8000a26:	f000 f90d 	bl	8000c44 <Cmt2300_WriteReg>

    // system_delay_us(5*20);

    dat = Cmt2300_ReadReg(CMT2300_CUS_PKT17);
 8000a2a:	1dbc      	adds	r4, r7, #6
 8000a2c:	2048      	movs	r0, #72	; 0x48
 8000a2e:	f000 f8f2 	bl	8000c16 <Cmt2300_ReadReg>
 8000a32:	0003      	movs	r3, r0
 8000a34:	7023      	strb	r3, [r4, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT17, back);
 8000a36:	1dfb      	adds	r3, r7, #7
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	0019      	movs	r1, r3
 8000a3c:	2048      	movs	r0, #72	; 0x48
 8000a3e:	f000 f901 	bl	8000c44 <Cmt2300_WriteReg>

    if (0xAA == dat)
 8000a42:	1dbb      	adds	r3, r7, #6
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2baa      	cmp	r3, #170	; 0xaa
 8000a48:	d101      	bne.n	8000a4e <Cmt2300_IsExist+0x3e>
        return true;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	e000      	b.n	8000a50 <Cmt2300_IsExist+0x40>

    return false;
 8000a4e:	2300      	movs	r3, #0
}
 8000a50:	0018      	movs	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b003      	add	sp, #12
 8000a56:	bd90      	pop	{r4, r7, pc}

08000a58 <Cmt2300_SetPayloadLength>:
* @name    Cmt2300_SetPayloadLength
* @desc    Set payload length.
* @param   nLength
* *********************************************************/
void Cmt2300_SetPayloadLength(uint16_t nLength)
{
 8000a58:	b5b0      	push	{r4, r5, r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	0002      	movs	r2, r0
 8000a60:	1dbb      	adds	r3, r7, #6
 8000a62:	801a      	strh	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_PKT14);
 8000a64:	250f      	movs	r5, #15
 8000a66:	197c      	adds	r4, r7, r5
 8000a68:	2045      	movs	r0, #69	; 0x45
 8000a6a:	f000 f8d4 	bl	8000c16 <Cmt2300_ReadReg>
 8000a6e:	0003      	movs	r3, r0
 8000a70:	7023      	strb	r3, [r4, #0]

    tmp &= ~CMT2300_MASK_PAYLOAD_LENG_10_8;
 8000a72:	0028      	movs	r0, r5
 8000a74:	183b      	adds	r3, r7, r0
 8000a76:	183a      	adds	r2, r7, r0
 8000a78:	7812      	ldrb	r2, [r2, #0]
 8000a7a:	2170      	movs	r1, #112	; 0x70
 8000a7c:	438a      	bics	r2, r1
 8000a7e:	701a      	strb	r2, [r3, #0]
    tmp |= (nLength >> 4) & CMT2300_MASK_PAYLOAD_LENG_10_8;
 8000a80:	1dbb      	adds	r3, r7, #6
 8000a82:	881b      	ldrh	r3, [r3, #0]
 8000a84:	091b      	lsrs	r3, r3, #4
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	b25b      	sxtb	r3, r3
 8000a8a:	2270      	movs	r2, #112	; 0x70
 8000a8c:	4013      	ands	r3, r2
 8000a8e:	b25a      	sxtb	r2, r3
 8000a90:	183b      	adds	r3, r7, r0
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	b25b      	sxtb	r3, r3
 8000a96:	4313      	orrs	r3, r2
 8000a98:	b25a      	sxtb	r2, r3
 8000a9a:	183b      	adds	r3, r7, r0
 8000a9c:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT14, tmp);
 8000a9e:	0004      	movs	r4, r0
 8000aa0:	183b      	adds	r3, r7, r0
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	0019      	movs	r1, r3
 8000aa6:	2045      	movs	r0, #69	; 0x45
 8000aa8:	f000 f8cc 	bl	8000c44 <Cmt2300_WriteReg>

    tmp = nLength & CMT2300_MASK_PAYLOAD_LENG_7_0;
 8000aac:	0020      	movs	r0, r4
 8000aae:	183b      	adds	r3, r7, r0
 8000ab0:	1dba      	adds	r2, r7, #6
 8000ab2:	8812      	ldrh	r2, [r2, #0]
 8000ab4:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_PKT15, tmp);
 8000ab6:	183b      	adds	r3, r7, r0
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	0019      	movs	r1, r3
 8000abc:	2046      	movs	r0, #70	; 0x46
 8000abe:	f000 f8c1 	bl	8000c44 <Cmt2300_WriteReg>
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b004      	add	sp, #16
 8000ac8:	bdb0      	pop	{r4, r5, r7, pc}

08000aca <Cmt2300_EnableLfosc>:
* @desc    If you need use sleep timer, you should enable LFOSC.
* @param   bEnable(true): Enable it(default)
*          bEnable(false): Disable it
* *********************************************************/
void Cmt2300_EnableLfosc(bool bEnable)
{
 8000aca:	b5b0      	push	{r4, r5, r7, lr}
 8000acc:	b084      	sub	sp, #16
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	0002      	movs	r2, r0
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	701a      	strb	r2, [r3, #0]
    uint8_t tmp = Cmt2300_ReadReg(CMT2300_CUS_SYS2);
 8000ad6:	250f      	movs	r5, #15
 8000ad8:	197c      	adds	r4, r7, r5
 8000ada:	200d      	movs	r0, #13
 8000adc:	f000 f89b 	bl	8000c16 <Cmt2300_ReadReg>
 8000ae0:	0003      	movs	r3, r0
 8000ae2:	7023      	strb	r3, [r4, #0]

    if (bEnable)
 8000ae4:	1dfb      	adds	r3, r7, #7
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d013      	beq.n	8000b14 <Cmt2300_EnableLfosc+0x4a>
    {
        tmp |= CMT2300_MASK_LFOSC_RECAL_EN;
 8000aec:	197b      	adds	r3, r7, r5
 8000aee:	197a      	adds	r2, r7, r5
 8000af0:	7812      	ldrb	r2, [r2, #0]
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	4249      	negs	r1, r1
 8000af6:	430a      	orrs	r2, r1
 8000af8:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_LFOSC_CAL1_EN;
 8000afa:	197b      	adds	r3, r7, r5
 8000afc:	197a      	adds	r2, r7, r5
 8000afe:	7812      	ldrb	r2, [r2, #0]
 8000b00:	2140      	movs	r1, #64	; 0x40
 8000b02:	430a      	orrs	r2, r1
 8000b04:	701a      	strb	r2, [r3, #0]
        tmp |= CMT2300_MASK_LFOSC_CAL2_EN;
 8000b06:	197b      	adds	r3, r7, r5
 8000b08:	197a      	adds	r2, r7, r5
 8000b0a:	7812      	ldrb	r2, [r2, #0]
 8000b0c:	2120      	movs	r1, #32
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	701a      	strb	r2, [r3, #0]
 8000b12:	e012      	b.n	8000b3a <Cmt2300_EnableLfosc+0x70>
    }
    else
    {
        tmp &= ~CMT2300_MASK_LFOSC_RECAL_EN;
 8000b14:	200f      	movs	r0, #15
 8000b16:	183b      	adds	r3, r7, r0
 8000b18:	183a      	adds	r2, r7, r0
 8000b1a:	7812      	ldrb	r2, [r2, #0]
 8000b1c:	217f      	movs	r1, #127	; 0x7f
 8000b1e:	400a      	ands	r2, r1
 8000b20:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_LFOSC_CAL1_EN;
 8000b22:	183b      	adds	r3, r7, r0
 8000b24:	183a      	adds	r2, r7, r0
 8000b26:	7812      	ldrb	r2, [r2, #0]
 8000b28:	2140      	movs	r1, #64	; 0x40
 8000b2a:	438a      	bics	r2, r1
 8000b2c:	701a      	strb	r2, [r3, #0]
        tmp &= ~CMT2300_MASK_LFOSC_CAL2_EN;
 8000b2e:	183b      	adds	r3, r7, r0
 8000b30:	183a      	adds	r2, r7, r0
 8000b32:	7812      	ldrb	r2, [r2, #0]
 8000b34:	2120      	movs	r1, #32
 8000b36:	438a      	bics	r2, r1
 8000b38:	701a      	strb	r2, [r3, #0]
    }

    Cmt2300_WriteReg(CMT2300_CUS_SYS2, tmp);
 8000b3a:	230f      	movs	r3, #15
 8000b3c:	18fb      	adds	r3, r7, r3
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	0019      	movs	r1, r3
 8000b42:	200d      	movs	r0, #13
 8000b44:	f000 f87e 	bl	8000c44 <Cmt2300_WriteReg>
}
 8000b48:	46c0      	nop			; (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b004      	add	sp, #16
 8000b4e:	bdb0      	pop	{r4, r5, r7, pc}

08000b50 <Cmt2300_Init>:
/*! ********************************************************
* @name    Cmt2300_Init
* @desc    Initialize chip status.
* *********************************************************/
void Cmt2300_Init(void)
{
 8000b50:	b590      	push	{r4, r7, lr}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
    uint8_t tmp;

    Cmt2300_SoftReset();
 8000b56:	f7ff fb63 	bl	8000220 <Cmt2300_SoftReset>
   
    Delay_Ms(10);
 8000b5a:	200a      	movs	r0, #10
 8000b5c:	f000 fd3a 	bl	80015d4 <Delay_Ms>
   
    Cmt2300_GoStby();
 8000b60:	f7ff fbc9 	bl	80002f6 <Cmt2300_GoStby>

    tmp = Cmt2300_ReadReg(CMT2300_CUS_MODE_STA);
 8000b64:	1dfc      	adds	r4, r7, #7
 8000b66:	2061      	movs	r0, #97	; 0x61
 8000b68:	f000 f855 	bl	8000c16 <Cmt2300_ReadReg>
 8000b6c:	0003      	movs	r3, r0
 8000b6e:	7023      	strb	r3, [r4, #0]
    tmp |= CMT2300_MASK_CFG_RETAIN;  /* Enable CFG_RETAIN */
 8000b70:	1dfb      	adds	r3, r7, #7
 8000b72:	1dfa      	adds	r2, r7, #7
 8000b74:	7812      	ldrb	r2, [r2, #0]
 8000b76:	2110      	movs	r1, #16
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	701a      	strb	r2, [r3, #0]
    tmp &= ~CMT2300_MASK_RSTN_IN_EN; /* Disable RSTN_IN */
 8000b7c:	1dfb      	adds	r3, r7, #7
 8000b7e:	1dfa      	adds	r2, r7, #7
 8000b80:	7812      	ldrb	r2, [r2, #0]
 8000b82:	2120      	movs	r1, #32
 8000b84:	438a      	bics	r2, r1
 8000b86:	701a      	strb	r2, [r3, #0]
    Cmt2300_WriteReg(CMT2300_CUS_MODE_STA, tmp);
 8000b88:	1dfb      	adds	r3, r7, #7
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	0019      	movs	r1, r3
 8000b8e:	2061      	movs	r0, #97	; 0x61
 8000b90:	f000 f858 	bl	8000c44 <Cmt2300_WriteReg>

    Cmt2300_EnableLfosc(false); /* Diable LFOSC */
 8000b94:	2000      	movs	r0, #0
 8000b96:	f7ff ff98 	bl	8000aca <Cmt2300_EnableLfosc>

    Cmt2300_ClearInterruptFlags();
 8000b9a:	f7ff fcee 	bl	800057a <Cmt2300_ClearInterruptFlags>
}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	b003      	add	sp, #12
 8000ba4:	bd90      	pop	{r4, r7, pc}

08000ba6 <Cmt2300_ConfigRegBank>:
/*! ********************************************************
* @name    Cmt2300_ConfigRegBank
* @desc    Config one register bank.
* *********************************************************/
bool Cmt2300_ConfigRegBank(uint8_t base_addr, const uint8_t bank[], uint8_t len)
{
 8000ba6:	b590      	push	{r4, r7, lr}
 8000ba8:	b085      	sub	sp, #20
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6039      	str	r1, [r7, #0]
 8000bae:	0011      	movs	r1, r2
 8000bb0:	1dfb      	adds	r3, r7, #7
 8000bb2:	1c02      	adds	r2, r0, #0
 8000bb4:	701a      	strb	r2, [r3, #0]
 8000bb6:	1dbb      	adds	r3, r7, #6
 8000bb8:	1c0a      	adds	r2, r1, #0
 8000bba:	701a      	strb	r2, [r3, #0]
    uint8_t i;
    for (i = 0; i < len; i++)
 8000bbc:	230f      	movs	r3, #15
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
 8000bc4:	e014      	b.n	8000bf0 <Cmt2300_ConfigRegBank+0x4a>
        Cmt2300_WriteReg(i + base_addr, bank[i]);
 8000bc6:	210f      	movs	r1, #15
 8000bc8:	187a      	adds	r2, r7, r1
 8000bca:	1dfb      	adds	r3, r7, #7
 8000bcc:	7812      	ldrb	r2, [r2, #0]
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	18d3      	adds	r3, r2, r3
 8000bd2:	b2d8      	uxtb	r0, r3
 8000bd4:	000c      	movs	r4, r1
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	683a      	ldr	r2, [r7, #0]
 8000bdc:	18d3      	adds	r3, r2, r3
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	0019      	movs	r1, r3
 8000be2:	f000 f82f 	bl	8000c44 <Cmt2300_WriteReg>
    for (i = 0; i < len; i++)
 8000be6:	193b      	adds	r3, r7, r4
 8000be8:	781a      	ldrb	r2, [r3, #0]
 8000bea:	193b      	adds	r3, r7, r4
 8000bec:	3201      	adds	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
 8000bf0:	230f      	movs	r3, #15
 8000bf2:	18fa      	adds	r2, r7, r3
 8000bf4:	1dbb      	adds	r3, r7, #6
 8000bf6:	7812      	ldrb	r2, [r2, #0]
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d3e3      	bcc.n	8000bc6 <Cmt2300_ConfigRegBank+0x20>

    return true;
 8000bfe:	2301      	movs	r3, #1
}
 8000c00:	0018      	movs	r0, r3
 8000c02:	46bd      	mov	sp, r7
 8000c04:	b005      	add	sp, #20
 8000c06:	bd90      	pop	{r4, r7, pc}

08000c08 <Cmt2300_InitGpio>:
/*! ********************************************************
* @name    Cmt2300_InitGpio
* @desc    Initializes the CMT2300 interface GPIOs.
* *********************************************************/
void Cmt2300_InitGpio(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
    cmt_spi3_init();
 8000c0c:	f000 f876 	bl	8000cfc <cmt_spi3_init>
}
 8000c10:	46c0      	nop			; (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <Cmt2300_ReadReg>:
* @desc    Read the CMT2300 register at the specified address.
* @param   addr: register address
* @return  Register value
* *********************************************************/
uint8_t Cmt2300_ReadReg(uint8_t addr)
{
 8000c16:	b590      	push	{r4, r7, lr}
 8000c18:	b085      	sub	sp, #20
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	0002      	movs	r2, r0
 8000c1e:	1dfb      	adds	r3, r7, #7
 8000c20:	701a      	strb	r2, [r3, #0]
    uint8_t dat = 0xFF;
 8000c22:	240f      	movs	r4, #15
 8000c24:	193b      	adds	r3, r7, r4
 8000c26:	22ff      	movs	r2, #255	; 0xff
 8000c28:	701a      	strb	r2, [r3, #0]
    cmt_spi3_read(addr, &dat);
 8000c2a:	193a      	adds	r2, r7, r4
 8000c2c:	1dfb      	adds	r3, r7, #7
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	0011      	movs	r1, r2
 8000c32:	0018      	movs	r0, r3
 8000c34:	f000 f974 	bl	8000f20 <cmt_spi3_read>

    return dat;
 8000c38:	193b      	adds	r3, r7, r4
 8000c3a:	781b      	ldrb	r3, [r3, #0]
}
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b005      	add	sp, #20
 8000c42:	bd90      	pop	{r4, r7, pc}

08000c44 <Cmt2300_WriteReg>:
* @desc    Write the CMT2300 register at the specified address.
* @param   addr: register address
*          dat: register value
* *********************************************************/
void Cmt2300_WriteReg(uint8_t addr, uint8_t dat)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	0002      	movs	r2, r0
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	701a      	strb	r2, [r3, #0]
 8000c50:	1dbb      	adds	r3, r7, #6
 8000c52:	1c0a      	adds	r2, r1, #0
 8000c54:	701a      	strb	r2, [r3, #0]
    cmt_spi3_write(addr, dat);
 8000c56:	1dbb      	adds	r3, r7, #6
 8000c58:	781a      	ldrb	r2, [r3, #0]
 8000c5a:	1dfb      	adds	r3, r7, #7
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	0011      	movs	r1, r2
 8000c60:	0018      	movs	r0, r3
 8000c62:	f000 f8e9 	bl	8000e38 <cmt_spi3_write>
}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b002      	add	sp, #8
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <Cmt2300_ReadFifo>:
* @desc    Reads the contents of the CMT2300 FIFO.
* @param   buf: buffer where to copy the FIFO read data
*          len: number of bytes to be read from the FIFO
* *********************************************************/
void Cmt2300_ReadFifo(uint8_t buf[], uint16_t len)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	000a      	movs	r2, r1
 8000c78:	1cbb      	adds	r3, r7, #2
 8000c7a:	801a      	strh	r2, [r3, #0]
    cmt_spi3_read_fifo(buf, len);
 8000c7c:	1cbb      	adds	r3, r7, #2
 8000c7e:	881a      	ldrh	r2, [r3, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	0011      	movs	r1, r2
 8000c84:	0018      	movs	r0, r3
 8000c86:	f000 fa4b 	bl	8001120 <cmt_spi3_read_fifo>
}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b002      	add	sp, #8
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <Cmt2300_WriteFifo>:
* @desc    Writes the buffer contents to the CMT2300 FIFO.
* @param   buf: buffer containing data to be put on the FIFO
*          len: number of bytes to be written to the FIFO
* *********************************************************/
void Cmt2300_WriteFifo(const uint8_t buf[], uint16_t len)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
 8000c9a:	000a      	movs	r2, r1
 8000c9c:	1cbb      	adds	r3, r7, #2
 8000c9e:	801a      	strh	r2, [r3, #0]
    cmt_spi3_write_fifo(buf, len);
 8000ca0:	1cbb      	adds	r3, r7, #2
 8000ca2:	881a      	ldrh	r2, [r3, #0]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	0011      	movs	r1, r2
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f000 f9af 	bl	800100c <cmt_spi3_write_fifo>
}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b002      	add	sp, #8
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <cmt_spi3_delay>:
#include "cmt_spi3.h"
#include "./../../gpio.h"

void cmt_spi3_delay(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
    uint32_t n = 8;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	607b      	str	r3, [r7, #4]
    while (n--)
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	1e5a      	subs	r2, r3, #1
 8000cc6:	607a      	str	r2, [r7, #4]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1fa      	bne.n	8000cc2 <cmt_spi3_delay+0xc>
        ;
}
 8000ccc:	46c0      	nop			; (mov r8, r8)
 8000cce:	46c0      	nop			; (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b002      	add	sp, #8
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <cmt_spi3_delay_us>:

void cmt_spi3_delay_us(void)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b082      	sub	sp, #8
 8000cda:	af00      	add	r7, sp, #0
    uint16_t n = 8;
 8000cdc:	1dbb      	adds	r3, r7, #6
 8000cde:	2208      	movs	r2, #8
 8000ce0:	801a      	strh	r2, [r3, #0]
    while (n--)
 8000ce2:	46c0      	nop			; (mov r8, r8)
 8000ce4:	1dbb      	adds	r3, r7, #6
 8000ce6:	881b      	ldrh	r3, [r3, #0]
 8000ce8:	1dba      	adds	r2, r7, #6
 8000cea:	1e59      	subs	r1, r3, #1
 8000cec:	8011      	strh	r1, [r2, #0]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d1f8      	bne.n	8000ce4 <cmt_spi3_delay_us+0xe>
        ;
}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	46c0      	nop			; (mov r8, r8)
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	b002      	add	sp, #8
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <cmt_spi3_init>:

void cmt_spi3_init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
    spi_gpio_init();
 8000d00:	f000 fc8c 	bl	800161c <spi_gpio_init>
    cmt_spi3_sda_in();
 8000d04:	f000 fcc2 	bl	800168c <cmt_spi3_sda_in>
    cmt_spi3_delay();
 8000d08:	f7ff ffd5 	bl	8000cb6 <cmt_spi3_delay>
}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <cmt_spi3_send>:

void cmt_spi3_send(uint8_t data8)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b084      	sub	sp, #16
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	0002      	movs	r2, r0
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    for (i = 0; i < 8; i++)
 8000d1e:	230f      	movs	r3, #15
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	2200      	movs	r2, #0
 8000d24:	701a      	strb	r2, [r3, #0]
 8000d26:	e034      	b.n	8000d92 <cmt_spi3_send+0x80>
    {
        cmt_spi3_scl_0();
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	0119      	lsls	r1, r3, #4
 8000d2c:	2390      	movs	r3, #144	; 0x90
 8000d2e:	05db      	lsls	r3, r3, #23
 8000d30:	2200      	movs	r2, #0
 8000d32:	0018      	movs	r0, r3
 8000d34:	f001 ff3d 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* Send byte on the rising edge of SCL */
        if (data8 & 0x80)
 8000d38:	1dfb      	adds	r3, r7, #7
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	b25b      	sxtb	r3, r3
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	da08      	bge.n	8000d54 <cmt_spi3_send+0x42>
            cmt_spi3_sda_1();
 8000d42:	2380      	movs	r3, #128	; 0x80
 8000d44:	0059      	lsls	r1, r3, #1
 8000d46:	2390      	movs	r3, #144	; 0x90
 8000d48:	05db      	lsls	r3, r3, #23
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f001 ff30 	bl	8002bb2 <HAL_GPIO_WritePin>
 8000d52:	e007      	b.n	8000d64 <cmt_spi3_send+0x52>
        else
            cmt_spi3_sda_0();
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	0059      	lsls	r1, r3, #1
 8000d58:	2390      	movs	r3, #144	; 0x90
 8000d5a:	05db      	lsls	r3, r3, #23
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	0018      	movs	r0, r3
 8000d60:	f001 ff27 	bl	8002bb2 <HAL_GPIO_WritePin>

        cmt_spi3_delay();
 8000d64:	f7ff ffa7 	bl	8000cb6 <cmt_spi3_delay>

        data8 <<= 1;
 8000d68:	1dfa      	adds	r2, r7, #7
 8000d6a:	1dfb      	adds	r3, r7, #7
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	18db      	adds	r3, r3, r3
 8000d70:	7013      	strb	r3, [r2, #0]
        cmt_spi3_scl_1();
 8000d72:	2380      	movs	r3, #128	; 0x80
 8000d74:	0119      	lsls	r1, r3, #4
 8000d76:	2390      	movs	r3, #144	; 0x90
 8000d78:	05db      	lsls	r3, r3, #23
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f001 ff18 	bl	8002bb2 <HAL_GPIO_WritePin>
        cmt_spi3_delay();
 8000d82:	f7ff ff98 	bl	8000cb6 <cmt_spi3_delay>
    for (i = 0; i < 8; i++)
 8000d86:	210f      	movs	r1, #15
 8000d88:	187b      	adds	r3, r7, r1
 8000d8a:	781a      	ldrb	r2, [r3, #0]
 8000d8c:	187b      	adds	r3, r7, r1
 8000d8e:	3201      	adds	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
 8000d92:	230f      	movs	r3, #15
 8000d94:	18fb      	adds	r3, r7, r3
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b07      	cmp	r3, #7
 8000d9a:	d9c5      	bls.n	8000d28 <cmt_spi3_send+0x16>
    }
}
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	46c0      	nop			; (mov r8, r8)
 8000da0:	46bd      	mov	sp, r7
 8000da2:	b004      	add	sp, #16
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <cmt_spi3_recv>:

uint8_t cmt_spi3_recv(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t data8 = 0xFF;
 8000dac:	1dbb      	adds	r3, r7, #6
 8000dae:	22ff      	movs	r2, #255	; 0xff
 8000db0:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < 8; i++)
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
 8000db8:	e034      	b.n	8000e24 <cmt_spi3_recv+0x7e>
    {
        cmt_spi3_scl_0();
 8000dba:	2380      	movs	r3, #128	; 0x80
 8000dbc:	0119      	lsls	r1, r3, #4
 8000dbe:	2390      	movs	r3, #144	; 0x90
 8000dc0:	05db      	lsls	r3, r3, #23
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f001 fef4 	bl	8002bb2 <HAL_GPIO_WritePin>
        cmt_spi3_delay();
 8000dca:	f7ff ff74 	bl	8000cb6 <cmt_spi3_delay>
        data8 <<= 1;
 8000dce:	1dba      	adds	r2, r7, #6
 8000dd0:	1dbb      	adds	r3, r7, #6
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	18db      	adds	r3, r3, r3
 8000dd6:	7013      	strb	r3, [r2, #0]

        cmt_spi3_scl_1();
 8000dd8:	2380      	movs	r3, #128	; 0x80
 8000dda:	0119      	lsls	r1, r3, #4
 8000ddc:	2390      	movs	r3, #144	; 0x90
 8000dde:	05db      	lsls	r3, r3, #23
 8000de0:	2201      	movs	r2, #1
 8000de2:	0018      	movs	r0, r3
 8000de4:	f001 fee5 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* Read byte on the rising edge of SCL */
        if (cmt_spi3_sda_read())
 8000de8:	2380      	movs	r3, #128	; 0x80
 8000dea:	005a      	lsls	r2, r3, #1
 8000dec:	2390      	movs	r3, #144	; 0x90
 8000dee:	05db      	lsls	r3, r3, #23
 8000df0:	0011      	movs	r1, r2
 8000df2:	0018      	movs	r0, r3
 8000df4:	f001 fec0 	bl	8002b78 <HAL_GPIO_ReadPin>
 8000df8:	1e03      	subs	r3, r0, #0
 8000dfa:	d006      	beq.n	8000e0a <cmt_spi3_recv+0x64>
            data8 |= 0x01;
 8000dfc:	1dbb      	adds	r3, r7, #6
 8000dfe:	1dba      	adds	r2, r7, #6
 8000e00:	7812      	ldrb	r2, [r2, #0]
 8000e02:	2101      	movs	r1, #1
 8000e04:	430a      	orrs	r2, r1
 8000e06:	701a      	strb	r2, [r3, #0]
 8000e08:	e005      	b.n	8000e16 <cmt_spi3_recv+0x70>
        else
            data8 &= ~0x01;
 8000e0a:	1dbb      	adds	r3, r7, #6
 8000e0c:	1dba      	adds	r2, r7, #6
 8000e0e:	7812      	ldrb	r2, [r2, #0]
 8000e10:	2101      	movs	r1, #1
 8000e12:	438a      	bics	r2, r1
 8000e14:	701a      	strb	r2, [r3, #0]

        cmt_spi3_delay();
 8000e16:	f7ff ff4e 	bl	8000cb6 <cmt_spi3_delay>
    for (i = 0; i < 8; i++)
 8000e1a:	1dfb      	adds	r3, r7, #7
 8000e1c:	781a      	ldrb	r2, [r3, #0]
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	3201      	adds	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
 8000e24:	1dfb      	adds	r3, r7, #7
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b07      	cmp	r3, #7
 8000e2a:	d9c6      	bls.n	8000dba <cmt_spi3_recv+0x14>
    }

    return data8;
 8000e2c:	1dbb      	adds	r3, r7, #6
 8000e2e:	781b      	ldrb	r3, [r3, #0]
}
 8000e30:	0018      	movs	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	b002      	add	sp, #8
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <cmt_spi3_write>:

void cmt_spi3_write(uint8_t addr, uint8_t dat)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	0002      	movs	r2, r0
 8000e40:	1dfb      	adds	r3, r7, #7
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	1dbb      	adds	r3, r7, #6
 8000e46:	1c0a      	adds	r2, r1, #0
 8000e48:	701a      	strb	r2, [r3, #0]
    cmt_spi3_sda_out();
 8000e4a:	f000 fbed 	bl	8001628 <cmt_spi3_sda_out>
    cmt_spi3_sda_1();
 8000e4e:	2380      	movs	r3, #128	; 0x80
 8000e50:	0059      	lsls	r1, r3, #1
 8000e52:	2390      	movs	r3, #144	; 0x90
 8000e54:	05db      	lsls	r3, r3, #23
 8000e56:	2201      	movs	r2, #1
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f001 feaa 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8000e5e:	2380      	movs	r3, #128	; 0x80
 8000e60:	0119      	lsls	r1, r3, #4
 8000e62:	2390      	movs	r3, #144	; 0x90
 8000e64:	05db      	lsls	r3, r3, #23
 8000e66:	2200      	movs	r2, #0
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f001 fea2 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8000e6e:	2380      	movs	r3, #128	; 0x80
 8000e70:	0119      	lsls	r1, r3, #4
 8000e72:	2390      	movs	r3, #144	; 0x90
 8000e74:	05db      	lsls	r3, r3, #23
 8000e76:	2200      	movs	r2, #0
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f001 fe9a 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_fcsb_1();
 8000e7e:	2380      	movs	r3, #128	; 0x80
 8000e80:	01db      	lsls	r3, r3, #7
 8000e82:	4826      	ldr	r0, [pc, #152]	; (8000f1c <cmt_spi3_write+0xe4>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	0019      	movs	r1, r3
 8000e88:	f001 fe93 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 8000e8c:	2380      	movs	r3, #128	; 0x80
 8000e8e:	01db      	lsls	r3, r3, #7
 8000e90:	4822      	ldr	r0, [pc, #136]	; (8000f1c <cmt_spi3_write+0xe4>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	0019      	movs	r1, r3
 8000e96:	f001 fe8c 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_csb_0();
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	021b      	lsls	r3, r3, #8
 8000e9e:	481f      	ldr	r0, [pc, #124]	; (8000f1c <cmt_spi3_write+0xe4>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	0019      	movs	r1, r3
 8000ea4:	f001 fe85 	bl	8002bb2 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000ea8:	f7ff ff05 	bl	8000cb6 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000eac:	f7ff ff03 	bl	8000cb6 <cmt_spi3_delay>

    /* r/w = 0 */
    cmt_spi3_send(addr & 0x7F);
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	227f      	movs	r2, #127	; 0x7f
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f7ff ff29 	bl	8000d12 <cmt_spi3_send>

    cmt_spi3_send(dat);
 8000ec0:	1dbb      	adds	r3, r7, #6
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	f7ff ff24 	bl	8000d12 <cmt_spi3_send>

    cmt_spi3_scl_0();
 8000eca:	2380      	movs	r3, #128	; 0x80
 8000ecc:	0119      	lsls	r1, r3, #4
 8000ece:	2390      	movs	r3, #144	; 0x90
 8000ed0:	05db      	lsls	r3, r3, #23
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	f001 fe6c 	bl	8002bb2 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000eda:	f7ff feec 	bl	8000cb6 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000ede:	f7ff feea 	bl	8000cb6 <cmt_spi3_delay>

    cmt_spi3_csb_1();
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	021b      	lsls	r3, r3, #8
 8000ee6:	480d      	ldr	r0, [pc, #52]	; (8000f1c <cmt_spi3_write+0xe4>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	0019      	movs	r1, r3
 8000eec:	f001 fe61 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_sda_1();
 8000ef0:	2380      	movs	r3, #128	; 0x80
 8000ef2:	0059      	lsls	r1, r3, #1
 8000ef4:	2390      	movs	r3, #144	; 0x90
 8000ef6:	05db      	lsls	r3, r3, #23
 8000ef8:	2201      	movs	r2, #1
 8000efa:	0018      	movs	r0, r3
 8000efc:	f001 fe59 	bl	8002bb2 <HAL_GPIO_WritePin>
    cmt_spi3_sda_in();
 8000f00:	f000 fbc4 	bl	800168c <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8000f04:	2380      	movs	r3, #128	; 0x80
 8000f06:	01db      	lsls	r3, r3, #7
 8000f08:	4804      	ldr	r0, [pc, #16]	; (8000f1c <cmt_spi3_write+0xe4>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	0019      	movs	r1, r3
 8000f0e:	f001 fe50 	bl	8002bb2 <HAL_GPIO_WritePin>
}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b002      	add	sp, #8
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	46c0      	nop			; (mov r8, r8)
 8000f1c:	48000400 	.word	0x48000400

08000f20 <cmt_spi3_read>:

void cmt_spi3_read(uint8_t addr, uint8_t *p_dat)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	0002      	movs	r2, r0
 8000f28:	6039      	str	r1, [r7, #0]
 8000f2a:	1dfb      	adds	r3, r7, #7
 8000f2c:	701a      	strb	r2, [r3, #0]
    cmt_spi3_sda_out();
 8000f2e:	f000 fb7b 	bl	8001628 <cmt_spi3_sda_out>
    cmt_spi3_sda_1();
 8000f32:	2380      	movs	r3, #128	; 0x80
 8000f34:	0059      	lsls	r1, r3, #1
 8000f36:	2390      	movs	r3, #144	; 0x90
 8000f38:	05db      	lsls	r3, r3, #23
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f001 fe38 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8000f42:	2380      	movs	r3, #128	; 0x80
 8000f44:	0119      	lsls	r1, r3, #4
 8000f46:	2390      	movs	r3, #144	; 0x90
 8000f48:	05db      	lsls	r3, r3, #23
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	f001 fe30 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8000f52:	2380      	movs	r3, #128	; 0x80
 8000f54:	0119      	lsls	r1, r3, #4
 8000f56:	2390      	movs	r3, #144	; 0x90
 8000f58:	05db      	lsls	r3, r3, #23
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f001 fe28 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_fcsb_1();
 8000f62:	2380      	movs	r3, #128	; 0x80
 8000f64:	01db      	lsls	r3, r3, #7
 8000f66:	4828      	ldr	r0, [pc, #160]	; (8001008 <cmt_spi3_read+0xe8>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	0019      	movs	r1, r3
 8000f6c:	f001 fe21 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	01db      	lsls	r3, r3, #7
 8000f74:	4824      	ldr	r0, [pc, #144]	; (8001008 <cmt_spi3_read+0xe8>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	0019      	movs	r1, r3
 8000f7a:	f001 fe1a 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_csb_0();
 8000f7e:	2380      	movs	r3, #128	; 0x80
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	4821      	ldr	r0, [pc, #132]	; (8001008 <cmt_spi3_read+0xe8>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	0019      	movs	r1, r3
 8000f88:	f001 fe13 	bl	8002bb2 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000f8c:	f7ff fe93 	bl	8000cb6 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000f90:	f7ff fe91 	bl	8000cb6 <cmt_spi3_delay>

    /* r/w = 1 */
    cmt_spi3_send(addr | 0x80);
 8000f94:	1dfb      	adds	r3, r7, #7
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2280      	movs	r2, #128	; 0x80
 8000f9a:	4252      	negs	r2, r2
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f7ff feb6 	bl	8000d12 <cmt_spi3_send>

    /* Must set SDA to input before the falling edge of SCL */
    cmt_spi3_sda_in();
 8000fa6:	f000 fb71 	bl	800168c <cmt_spi3_sda_in>

    *p_dat = cmt_spi3_recv();
 8000faa:	f7ff fefc 	bl	8000da6 <cmt_spi3_recv>
 8000fae:	0003      	movs	r3, r0
 8000fb0:	001a      	movs	r2, r3
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	701a      	strb	r2, [r3, #0]

    cmt_spi3_scl_0();
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	0119      	lsls	r1, r3, #4
 8000fba:	2390      	movs	r3, #144	; 0x90
 8000fbc:	05db      	lsls	r3, r3, #23
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f001 fdf6 	bl	8002bb2 <HAL_GPIO_WritePin>

    /* > 0.5 SCL cycle */
    cmt_spi3_delay();
 8000fc6:	f7ff fe76 	bl	8000cb6 <cmt_spi3_delay>
    cmt_spi3_delay();
 8000fca:	f7ff fe74 	bl	8000cb6 <cmt_spi3_delay>

    cmt_spi3_csb_1();
 8000fce:	2380      	movs	r3, #128	; 0x80
 8000fd0:	021b      	lsls	r3, r3, #8
 8000fd2:	480d      	ldr	r0, [pc, #52]	; (8001008 <cmt_spi3_read+0xe8>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	0019      	movs	r1, r3
 8000fd8:	f001 fdeb 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_sda_1();
 8000fdc:	2380      	movs	r3, #128	; 0x80
 8000fde:	0059      	lsls	r1, r3, #1
 8000fe0:	2390      	movs	r3, #144	; 0x90
 8000fe2:	05db      	lsls	r3, r3, #23
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f001 fde3 	bl	8002bb2 <HAL_GPIO_WritePin>
    cmt_spi3_sda_in();
 8000fec:	f000 fb4e 	bl	800168c <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8000ff0:	2380      	movs	r3, #128	; 0x80
 8000ff2:	01db      	lsls	r3, r3, #7
 8000ff4:	4804      	ldr	r0, [pc, #16]	; (8001008 <cmt_spi3_read+0xe8>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	0019      	movs	r1, r3
 8000ffa:	f001 fdda 	bl	8002bb2 <HAL_GPIO_WritePin>
}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	46bd      	mov	sp, r7
 8001002:	b002      	add	sp, #8
 8001004:	bd80      	pop	{r7, pc}
 8001006:	46c0      	nop			; (mov r8, r8)
 8001008:	48000400 	.word	0x48000400

0800100c <cmt_spi3_write_fifo>:

void cmt_spi3_write_fifo(const uint8_t *p_buf, uint16_t len)
{
 800100c:	b590      	push	{r4, r7, lr}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	000a      	movs	r2, r1
 8001016:	1cbb      	adds	r3, r7, #2
 8001018:	801a      	strh	r2, [r3, #0]
    uint16_t i;

    cmt_spi3_fcsb_1();
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	01db      	lsls	r3, r3, #7
 800101e:	483f      	ldr	r0, [pc, #252]	; (800111c <cmt_spi3_write_fifo+0x110>)
 8001020:	2201      	movs	r2, #1
 8001022:	0019      	movs	r1, r3
 8001024:	f001 fdc5 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	01db      	lsls	r3, r3, #7
 800102c:	483b      	ldr	r0, [pc, #236]	; (800111c <cmt_spi3_write_fifo+0x110>)
 800102e:	2201      	movs	r2, #1
 8001030:	0019      	movs	r1, r3
 8001032:	f001 fdbe 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_csb_1();
 8001036:	2380      	movs	r3, #128	; 0x80
 8001038:	021b      	lsls	r3, r3, #8
 800103a:	4838      	ldr	r0, [pc, #224]	; (800111c <cmt_spi3_write_fifo+0x110>)
 800103c:	2201      	movs	r2, #1
 800103e:	0019      	movs	r1, r3
 8001040:	f001 fdb7 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_csb_out();
    cmt_spi3_csb_1();
 8001044:	2380      	movs	r3, #128	; 0x80
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	4834      	ldr	r0, [pc, #208]	; (800111c <cmt_spi3_write_fifo+0x110>)
 800104a:	2201      	movs	r2, #1
 800104c:	0019      	movs	r1, r3
 800104e:	f001 fdb0 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8001052:	2380      	movs	r3, #128	; 0x80
 8001054:	0119      	lsls	r1, r3, #4
 8001056:	2390      	movs	r3, #144	; 0x90
 8001058:	05db      	lsls	r3, r3, #23
 800105a:	2200      	movs	r2, #0
 800105c:	0018      	movs	r0, r3
 800105e:	f001 fda8 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8001062:	2380      	movs	r3, #128	; 0x80
 8001064:	0119      	lsls	r1, r3, #4
 8001066:	2390      	movs	r3, #144	; 0x90
 8001068:	05db      	lsls	r3, r3, #23
 800106a:	2200      	movs	r2, #0
 800106c:	0018      	movs	r0, r3
 800106e:	f001 fda0 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_sda_out();
 8001072:	f000 fad9 	bl	8001628 <cmt_spi3_sda_out>

    for (i = 0; i < len; i++)
 8001076:	230e      	movs	r3, #14
 8001078:	18fb      	adds	r3, r7, r3
 800107a:	2200      	movs	r2, #0
 800107c:	801a      	strh	r2, [r3, #0]
 800107e:	e039      	b.n	80010f4 <cmt_spi3_write_fifo+0xe8>
    {
        cmt_spi3_fcsb_0();
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	01db      	lsls	r3, r3, #7
 8001084:	4825      	ldr	r0, [pc, #148]	; (800111c <cmt_spi3_write_fifo+0x110>)
 8001086:	2200      	movs	r2, #0
 8001088:	0019      	movs	r1, r3
 800108a:	f001 fd92 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* > 1 SCL cycle */
        cmt_spi3_delay();
 800108e:	f7ff fe12 	bl	8000cb6 <cmt_spi3_delay>
        cmt_spi3_delay();
 8001092:	f7ff fe10 	bl	8000cb6 <cmt_spi3_delay>

        cmt_spi3_send(p_buf[i]);
 8001096:	240e      	movs	r4, #14
 8001098:	193b      	adds	r3, r7, r4
 800109a:	881b      	ldrh	r3, [r3, #0]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	18d3      	adds	r3, r2, r3
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	0018      	movs	r0, r3
 80010a4:	f7ff fe35 	bl	8000d12 <cmt_spi3_send>

        cmt_spi3_scl_0();
 80010a8:	2380      	movs	r3, #128	; 0x80
 80010aa:	0119      	lsls	r1, r3, #4
 80010ac:	2390      	movs	r3, #144	; 0x90
 80010ae:	05db      	lsls	r3, r3, #23
 80010b0:	2200      	movs	r2, #0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f001 fd7d 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* > 2 us */
        cmt_spi3_delay_us();
 80010b8:	f7ff fe0d 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80010bc:	f7ff fe0b 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80010c0:	f7ff fe09 	bl	8000cd6 <cmt_spi3_delay_us>

        cmt_spi3_fcsb_1();
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	01db      	lsls	r3, r3, #7
 80010c8:	4814      	ldr	r0, [pc, #80]	; (800111c <cmt_spi3_write_fifo+0x110>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	0019      	movs	r1, r3
 80010ce:	f001 fd70 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* > 4 us */
        cmt_spi3_delay_us();
 80010d2:	f7ff fe00 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80010d6:	f7ff fdfe 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80010da:	f7ff fdfc 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80010de:	f7ff fdfa 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80010e2:	f7ff fdf8 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80010e6:	f7ff fdf6 	bl	8000cd6 <cmt_spi3_delay_us>
    for (i = 0; i < len; i++)
 80010ea:	193b      	adds	r3, r7, r4
 80010ec:	881a      	ldrh	r2, [r3, #0]
 80010ee:	193b      	adds	r3, r7, r4
 80010f0:	3201      	adds	r2, #1
 80010f2:	801a      	strh	r2, [r3, #0]
 80010f4:	230e      	movs	r3, #14
 80010f6:	18fa      	adds	r2, r7, r3
 80010f8:	1cbb      	adds	r3, r7, #2
 80010fa:	8812      	ldrh	r2, [r2, #0]
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d3be      	bcc.n	8001080 <cmt_spi3_write_fifo+0x74>
    }

    cmt_spi3_sda_in();
 8001102:	f000 fac3 	bl	800168c <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 8001106:	2380      	movs	r3, #128	; 0x80
 8001108:	01db      	lsls	r3, r3, #7
 800110a:	4804      	ldr	r0, [pc, #16]	; (800111c <cmt_spi3_write_fifo+0x110>)
 800110c:	2201      	movs	r2, #1
 800110e:	0019      	movs	r1, r3
 8001110:	f001 fd4f 	bl	8002bb2 <HAL_GPIO_WritePin>
}
 8001114:	46c0      	nop			; (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	b005      	add	sp, #20
 800111a:	bd90      	pop	{r4, r7, pc}
 800111c:	48000400 	.word	0x48000400

08001120 <cmt_spi3_read_fifo>:

void cmt_spi3_read_fifo(uint8_t *p_buf, uint16_t len)
{
 8001120:	b5b0      	push	{r4, r5, r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	000a      	movs	r2, r1
 800112a:	1cbb      	adds	r3, r7, #2
 800112c:	801a      	strh	r2, [r3, #0]
    uint16_t i;

    cmt_spi3_fcsb_1();
 800112e:	2380      	movs	r3, #128	; 0x80
 8001130:	01db      	lsls	r3, r3, #7
 8001132:	483f      	ldr	r0, [pc, #252]	; (8001230 <cmt_spi3_read_fifo+0x110>)
 8001134:	2201      	movs	r2, #1
 8001136:	0019      	movs	r1, r3
 8001138:	f001 fd3b 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_fcsb_out();
    cmt_spi3_fcsb_1();
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	01db      	lsls	r3, r3, #7
 8001140:	483b      	ldr	r0, [pc, #236]	; (8001230 <cmt_spi3_read_fifo+0x110>)
 8001142:	2201      	movs	r2, #1
 8001144:	0019      	movs	r1, r3
 8001146:	f001 fd34 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_csb_1();
 800114a:	2380      	movs	r3, #128	; 0x80
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	4838      	ldr	r0, [pc, #224]	; (8001230 <cmt_spi3_read_fifo+0x110>)
 8001150:	2201      	movs	r2, #1
 8001152:	0019      	movs	r1, r3
 8001154:	f001 fd2d 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_csb_out();
    cmt_spi3_csb_1();
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	4834      	ldr	r0, [pc, #208]	; (8001230 <cmt_spi3_read_fifo+0x110>)
 800115e:	2201      	movs	r2, #1
 8001160:	0019      	movs	r1, r3
 8001162:	f001 fd26 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_scl_0();
 8001166:	2380      	movs	r3, #128	; 0x80
 8001168:	0119      	lsls	r1, r3, #4
 800116a:	2390      	movs	r3, #144	; 0x90
 800116c:	05db      	lsls	r3, r3, #23
 800116e:	2200      	movs	r2, #0
 8001170:	0018      	movs	r0, r3
 8001172:	f001 fd1e 	bl	8002bb2 <HAL_GPIO_WritePin>
    //    cmt_spi3_scl_out();
    cmt_spi3_scl_0();
 8001176:	2380      	movs	r3, #128	; 0x80
 8001178:	0119      	lsls	r1, r3, #4
 800117a:	2390      	movs	r3, #144	; 0x90
 800117c:	05db      	lsls	r3, r3, #23
 800117e:	2200      	movs	r2, #0
 8001180:	0018      	movs	r0, r3
 8001182:	f001 fd16 	bl	8002bb2 <HAL_GPIO_WritePin>

    cmt_spi3_sda_in();
 8001186:	f000 fa81 	bl	800168c <cmt_spi3_sda_in>

    for (i = 0; i < len; i++)
 800118a:	230e      	movs	r3, #14
 800118c:	18fb      	adds	r3, r7, r3
 800118e:	2200      	movs	r2, #0
 8001190:	801a      	strh	r2, [r3, #0]
 8001192:	e039      	b.n	8001208 <cmt_spi3_read_fifo+0xe8>
    {
        cmt_spi3_fcsb_0();
 8001194:	2380      	movs	r3, #128	; 0x80
 8001196:	01db      	lsls	r3, r3, #7
 8001198:	4825      	ldr	r0, [pc, #148]	; (8001230 <cmt_spi3_read_fifo+0x110>)
 800119a:	2200      	movs	r2, #0
 800119c:	0019      	movs	r1, r3
 800119e:	f001 fd08 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* > 1 SCL cycle */
        cmt_spi3_delay();
 80011a2:	f7ff fd88 	bl	8000cb6 <cmt_spi3_delay>
        cmt_spi3_delay();
 80011a6:	f7ff fd86 	bl	8000cb6 <cmt_spi3_delay>

        p_buf[i] = cmt_spi3_recv();
 80011aa:	250e      	movs	r5, #14
 80011ac:	197b      	adds	r3, r7, r5
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	18d4      	adds	r4, r2, r3
 80011b4:	f7ff fdf7 	bl	8000da6 <cmt_spi3_recv>
 80011b8:	0003      	movs	r3, r0
 80011ba:	7023      	strb	r3, [r4, #0]

        cmt_spi3_scl_0();
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	0119      	lsls	r1, r3, #4
 80011c0:	2390      	movs	r3, #144	; 0x90
 80011c2:	05db      	lsls	r3, r3, #23
 80011c4:	2200      	movs	r2, #0
 80011c6:	0018      	movs	r0, r3
 80011c8:	f001 fcf3 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* > 2 us */
        cmt_spi3_delay_us();
 80011cc:	f7ff fd83 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80011d0:	f7ff fd81 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80011d4:	f7ff fd7f 	bl	8000cd6 <cmt_spi3_delay_us>

        cmt_spi3_fcsb_1();
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	01db      	lsls	r3, r3, #7
 80011dc:	4814      	ldr	r0, [pc, #80]	; (8001230 <cmt_spi3_read_fifo+0x110>)
 80011de:	2201      	movs	r2, #1
 80011e0:	0019      	movs	r1, r3
 80011e2:	f001 fce6 	bl	8002bb2 <HAL_GPIO_WritePin>

        /* > 4 us */
        cmt_spi3_delay_us();
 80011e6:	f7ff fd76 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80011ea:	f7ff fd74 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80011ee:	f7ff fd72 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80011f2:	f7ff fd70 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80011f6:	f7ff fd6e 	bl	8000cd6 <cmt_spi3_delay_us>
        cmt_spi3_delay_us();
 80011fa:	f7ff fd6c 	bl	8000cd6 <cmt_spi3_delay_us>
    for (i = 0; i < len; i++)
 80011fe:	197b      	adds	r3, r7, r5
 8001200:	881a      	ldrh	r2, [r3, #0]
 8001202:	197b      	adds	r3, r7, r5
 8001204:	3201      	adds	r2, #1
 8001206:	801a      	strh	r2, [r3, #0]
 8001208:	230e      	movs	r3, #14
 800120a:	18fa      	adds	r2, r7, r3
 800120c:	1cbb      	adds	r3, r7, #2
 800120e:	8812      	ldrh	r2, [r2, #0]
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	429a      	cmp	r2, r3
 8001214:	d3be      	bcc.n	8001194 <cmt_spi3_read_fifo+0x74>
    }

    cmt_spi3_sda_in();
 8001216:	f000 fa39 	bl	800168c <cmt_spi3_sda_in>

    cmt_spi3_fcsb_1();
 800121a:	2380      	movs	r3, #128	; 0x80
 800121c:	01db      	lsls	r3, r3, #7
 800121e:	4804      	ldr	r0, [pc, #16]	; (8001230 <cmt_spi3_read_fifo+0x110>)
 8001220:	2201      	movs	r2, #1
 8001222:	0019      	movs	r1, r3
 8001224:	f001 fcc5 	bl	8002bb2 <HAL_GPIO_WritePin>
}
 8001228:	46c0      	nop			; (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	b004      	add	sp, #16
 800122e:	bdb0      	pop	{r4, r5, r7, pc}
 8001230:	48000400 	.word	0x48000400

08001234 <RF_Init>:
uint8_t PlayLoadlen;
uint8_t g_nInterrutFlags;
extern volatile uint32_t g_nSysTickCount;
extern volatile uint8_t  cmt2300_irq_request;	//request for irq
void RF_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
    Cmt2300_InitGpio();
 8001238:	f7ff fce6 	bl	8000c08 <Cmt2300_InitGpio>
    Cmt2300_Init();
 800123c:	f7ff fc88 	bl	8000b50 <Cmt2300_Init>

    /* Config registers */
    Cmt2300_ConfigRegBank(CMT2300_CMT_BANK_ADDR, g_cmt2300CmtBank, CMT2300_CMT_BANK_SIZE);
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <RF_Init+0x60>)
 8001242:	220c      	movs	r2, #12
 8001244:	0019      	movs	r1, r3
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff fcad 	bl	8000ba6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_SYSTEM_BANK_ADDR, g_cmt2300SystemBank, CMT2300_SYSTEM_BANK_SIZE);
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <RF_Init+0x64>)
 800124e:	220c      	movs	r2, #12
 8001250:	0019      	movs	r1, r3
 8001252:	200c      	movs	r0, #12
 8001254:	f7ff fca7 	bl	8000ba6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_FREQUENCY_BANK_ADDR, g_cmt2300FrequencyBank, CMT2300_FREQUENCY_BANK_SIZE);
 8001258:	4b10      	ldr	r3, [pc, #64]	; (800129c <RF_Init+0x68>)
 800125a:	2208      	movs	r2, #8
 800125c:	0019      	movs	r1, r3
 800125e:	2018      	movs	r0, #24
 8001260:	f7ff fca1 	bl	8000ba6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_DATA_RATE_BANK_ADDR, g_cmt2300DataRateBank, CMT2300_DATA_RATE_BANK_SIZE);
 8001264:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <RF_Init+0x6c>)
 8001266:	2218      	movs	r2, #24
 8001268:	0019      	movs	r1, r3
 800126a:	2020      	movs	r0, #32
 800126c:	f7ff fc9b 	bl	8000ba6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_BASEBAND_BANK_ADDR, g_cmt2300BasebandBank, CMT2300_BASEBAND_BANK_SIZE);
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <RF_Init+0x70>)
 8001272:	221d      	movs	r2, #29
 8001274:	0019      	movs	r1, r3
 8001276:	2038      	movs	r0, #56	; 0x38
 8001278:	f7ff fc95 	bl	8000ba6 <Cmt2300_ConfigRegBank>
    Cmt2300_ConfigRegBank(CMT2300_TX_BANK_ADDR, g_cmt2300TxBank, CMT2300_TX_BANK_SIZE);
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <RF_Init+0x74>)
 800127e:	220b      	movs	r2, #11
 8001280:	0019      	movs	r1, r3
 8001282:	2055      	movs	r0, #85	; 0x55
 8001284:	f7ff fc8f 	bl	8000ba6 <Cmt2300_ConfigRegBank>

    RF_Config();
 8001288:	f000 f810 	bl	80012ac <RF_Config>
}
 800128c:	46c0      	nop			; (mov r8, r8)
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	080056e4 	.word	0x080056e4
 8001298:	080056f0 	.word	0x080056f0
 800129c:	080056fc 	.word	0x080056fc
 80012a0:	08005704 	.word	0x08005704
 80012a4:	0800571c 	.word	0x0800571c
 80012a8:	0800573c 	.word	0x0800573c

080012ac <RF_Config>:
        g_nNextRFState = RF_STATE_RX_WAIT;
        return 0;
    }
}
void RF_Config(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
       and it can't output INT1/INT2 via GPIO1/GPIO2 */
    Cmt2300_EnableAntennaSwitch(0);

#else
    
    Cmt2300_EnableAntennaSwitch(0);
 80012b0:	2000      	movs	r0, #0
 80012b2:	f7ff f89c 	bl	80003ee <Cmt2300_EnableAntennaSwitch>
        /* Config GPIOs */
    Cmt2300_ConfigGpio(
 80012b6:	2020      	movs	r0, #32
 80012b8:	f7ff f844 	bl	8000344 <Cmt2300_ConfigGpio>
       // CMT2300_GPIO1_SEL_INT1 | /* INT1 > GPIO1 */
       // CMT2300_GPIO2_SEL_INT2 | /* INT2 > GPIO2 */
        CMT2300_GPIO3_SEL_INT2);   /* INT2 > GPIO3 */

    /* Config interrupt */
    Cmt2300_ConfigInterrupt(
 80012bc:	2107      	movs	r1, #7
 80012be:	200a      	movs	r0, #10
 80012c0:	f7ff f850 	bl	8000364 <Cmt2300_ConfigInterrupt>
        CMT2300_INT_SEL_PKT_OK   /* Config INT2 */
    );
#endif

    /* Enable interrupt */
         Cmt2300_EnableInterrupt(
 80012c4:	203f      	movs	r0, #63	; 0x3f
 80012c6:	f7ff f8cd 	bl	8000464 <Cmt2300_EnableInterrupt>
        CMT2300_MASK_SYNC_OK_EN |
        CMT2300_MASK_NODE_OK_EN |
        CMT2300_MASK_CRC_OK_EN |
        CMT2300_MASK_PKT_DONE_EN);

    Cmt2300_EnableLfosc(false);
 80012ca:	2000      	movs	r0, #0
 80012cc:	f7ff fbfd 	bl	8000aca <Cmt2300_EnableLfosc>
    //Cmt2300_EnableFifoMerge(true);

    //Cmt2300_SetFifoThreshold(16);

    /* Go to sleep for configuration to take effect */
    Cmt2300_GoSleep();
 80012d0:	f7ff f804 	bl	80002dc <Cmt2300_GoSleep>
}
 80012d4:	46c0      	nop			; (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <RF_StartTx>:

    g_nNextRFState = RF_STATE_RX_START;
}

void RF_StartTx(uint8_t buf[], uint16_t len, uint32_t timeout)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	200a      	movs	r0, #10
 80012e8:	183b      	adds	r3, r7, r0
 80012ea:	1c0a      	adds	r2, r1, #0
 80012ec:	801a      	strh	r2, [r3, #0]
    g_pTxBuffer = buf;
 80012ee:	4b08      	ldr	r3, [pc, #32]	; (8001310 <RF_StartTx+0x34>)
 80012f0:	68fa      	ldr	r2, [r7, #12]
 80012f2:	601a      	str	r2, [r3, #0]
    g_nTxLength = len;
 80012f4:	4b07      	ldr	r3, [pc, #28]	; (8001314 <RF_StartTx+0x38>)
 80012f6:	183a      	adds	r2, r7, r0
 80012f8:	8812      	ldrh	r2, [r2, #0]
 80012fa:	801a      	strh	r2, [r3, #0]
    g_nTxTimeout = timeout;
 80012fc:	4b06      	ldr	r3, [pc, #24]	; (8001318 <RF_StartTx+0x3c>)
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	601a      	str	r2, [r3, #0]

    g_nNextRFState = RF_STATE_TX_START;
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <RF_StartTx+0x40>)
 8001304:	2205      	movs	r2, #5
 8001306:	701a      	strb	r2, [r3, #0]
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	b004      	add	sp, #16
 800130e:	bd80      	pop	{r7, pc}
 8001310:	2000012c 	.word	0x2000012c
 8001314:	20000130 	.word	0x20000130
 8001318:	20000004 	.word	0x20000004
 800131c:	20000124 	.word	0x20000124

08001320 <RF_Process>:

EnumRFResult RF_Process(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
    EnumRFResult nRes = RF_BUSY;
 8001326:	1dfb      	adds	r3, r7, #7
 8001328:	2201      	movs	r2, #1
 800132a:	701a      	strb	r2, [r3, #0]

    switch (g_nNextRFState)
 800132c:	4b7c      	ldr	r3, [pc, #496]	; (8001520 <RF_Process+0x200>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b09      	cmp	r3, #9
 8001332:	d900      	bls.n	8001336 <RF_Process+0x16>
 8001334:	e0e8      	b.n	8001508 <RF_Process+0x1e8>
 8001336:	009a      	lsls	r2, r3, #2
 8001338:	4b7a      	ldr	r3, [pc, #488]	; (8001524 <RF_Process+0x204>)
 800133a:	18d3      	adds	r3, r2, r3
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	469f      	mov	pc, r3
    {
    case RF_STATE_IDLE:
    {
        nRes = RF_IDLE;
 8001340:	1dfb      	adds	r3, r7, #7
 8001342:	2200      	movs	r2, #0
 8001344:	701a      	strb	r2, [r3, #0]
        break;
 8001346:	e0e4      	b.n	8001512 <RF_Process+0x1f2>
    }

    case RF_STATE_RX_START:
    {
        Cmt2300_GoStby();
 8001348:	f7fe ffd5 	bl	80002f6 <Cmt2300_GoStby>
        Cmt2300_ClearInterruptFlags();
 800134c:	f7ff f915 	bl	800057a <Cmt2300_ClearInterruptFlags>

        /* Must clear FIFO after enable SPI to read or write the FIFO */
        Cmt2300_EnableReadFifo();
 8001350:	f7ff f8c2 	bl	80004d8 <Cmt2300_EnableReadFifo>
        Cmt2300_ClearFifo();
 8001354:	f7ff f8fe 	bl	8000554 <Cmt2300_ClearFifo>

        if (false == Cmt2300_GoRx())
 8001358:	f7fe ffe7 	bl	800032a <Cmt2300_GoRx>
 800135c:	0003      	movs	r3, r0
 800135e:	001a      	movs	r2, r3
 8001360:	2301      	movs	r3, #1
 8001362:	4053      	eors	r3, r2
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <RF_Process+0x52>
        {
            g_nNextRFState = RF_STATE_ERROR;
 800136a:	4b6d      	ldr	r3, [pc, #436]	; (8001520 <RF_Process+0x200>)
 800136c:	2209      	movs	r2, #9
 800136e:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_RX_WAIT;

            g_nRxTimeCount = Cmt2300_GetTickCount();
        }

        break;
 8001370:	e0cf      	b.n	8001512 <RF_Process+0x1f2>
            cmt2300_irq_request=0;
 8001372:	4b6d      	ldr	r3, [pc, #436]	; (8001528 <RF_Process+0x208>)
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_RX_WAIT;
 8001378:	4b69      	ldr	r3, [pc, #420]	; (8001520 <RF_Process+0x200>)
 800137a:	2202      	movs	r2, #2
 800137c:	701a      	strb	r2, [r3, #0]
            g_nRxTimeCount = Cmt2300_GetTickCount();
 800137e:	4b6b      	ldr	r3, [pc, #428]	; (800152c <RF_Process+0x20c>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4b6b      	ldr	r3, [pc, #428]	; (8001530 <RF_Process+0x210>)
 8001384:	601a      	str	r2, [r3, #0]
        break;
 8001386:	e0c4      	b.n	8001512 <RF_Process+0x1f2>
    case RF_STATE_RX_WAIT:
    {
#ifdef ENABLE_ANTENNA_SWITCH
        if (CMT2300_MASK_PKT_OK_FLG & Cmt2300_ReadReg(CMT2300_CUS_INT_FLAG)) /* Read PKT_OK flag */
#else
        if (cmt2300_irq_request) /* Read INT2, PKT_OK */
 8001388:	4b67      	ldr	r3, [pc, #412]	; (8001528 <RF_Process+0x208>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d005      	beq.n	800139e <RF_Process+0x7e>
#endif
        {
            cmt2300_irq_request=0;
 8001392:	4b65      	ldr	r3, [pc, #404]	; (8001528 <RF_Process+0x208>)
 8001394:	2200      	movs	r2, #0
 8001396:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_RX_DONE;
 8001398:	4b61      	ldr	r3, [pc, #388]	; (8001520 <RF_Process+0x200>)
 800139a:	2203      	movs	r2, #3
 800139c:	701a      	strb	r2, [r3, #0]
        }

        if( (INFINITE != g_nRxTimeout) && ((g_nSysTickCount-g_nRxTimeCount) > g_nRxTimeout) )
 800139e:	4b65      	ldr	r3, [pc, #404]	; (8001534 <RF_Process+0x214>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	3301      	adds	r3, #1
 80013a4:	d100      	bne.n	80013a8 <RF_Process+0x88>
 80013a6:	e0b1      	b.n	800150c <RF_Process+0x1ec>
 80013a8:	4b60      	ldr	r3, [pc, #384]	; (800152c <RF_Process+0x20c>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4b60      	ldr	r3, [pc, #384]	; (8001530 <RF_Process+0x210>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	1ad2      	subs	r2, r2, r3
 80013b2:	4b60      	ldr	r3, [pc, #384]	; (8001534 <RF_Process+0x214>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d800      	bhi.n	80013bc <RF_Process+0x9c>
 80013ba:	e0a7      	b.n	800150c <RF_Process+0x1ec>
            g_nNextRFState = RF_STATE_RX_TIMEOUT;
 80013bc:	4b58      	ldr	r3, [pc, #352]	; (8001520 <RF_Process+0x200>)
 80013be:	2204      	movs	r2, #4
 80013c0:	701a      	strb	r2, [r3, #0]
        
        break;
 80013c2:	e0a3      	b.n	800150c <RF_Process+0x1ec>
    }

    case RF_STATE_RX_DONE:
    {
        Cmt2300_GoStby();
 80013c4:	f7fe ff97 	bl	80002f6 <Cmt2300_GoStby>

        Cmt2300_ReadFifo(g_pRxBuffer, 1);//读取数据长度
 80013c8:	4b5b      	ldr	r3, [pc, #364]	; (8001538 <RF_Process+0x218>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2101      	movs	r1, #1
 80013ce:	0018      	movs	r0, r3
 80013d0:	f7ff fc4d 	bl	8000c6e <Cmt2300_ReadFifo>
           
        PlayLoadlen=g_pRxBuffer[0];
 80013d4:	4b58      	ldr	r3, [pc, #352]	; (8001538 <RF_Process+0x218>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	781a      	ldrb	r2, [r3, #0]
 80013da:	4b58      	ldr	r3, [pc, #352]	; (800153c <RF_Process+0x21c>)
 80013dc:	701a      	strb	r2, [r3, #0]
        
        /* The length need be smaller than 32 */
        Cmt2300_ReadFifo(g_pRxBuffer, PlayLoadlen);
 80013de:	4b56      	ldr	r3, [pc, #344]	; (8001538 <RF_Process+0x218>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	4b56      	ldr	r3, [pc, #344]	; (800153c <RF_Process+0x21c>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	0019      	movs	r1, r3
 80013ea:	0010      	movs	r0, r2
 80013ec:	f7ff fc3f 	bl	8000c6e <Cmt2300_ReadFifo>

        g_nInterrutFlags = Cmt2300_ClearInterruptFlags();
 80013f0:	f7ff f8c3 	bl	800057a <Cmt2300_ClearInterruptFlags>
 80013f4:	0003      	movs	r3, r0
 80013f6:	001a      	movs	r2, r3
 80013f8:	4b51      	ldr	r3, [pc, #324]	; (8001540 <RF_Process+0x220>)
 80013fa:	701a      	strb	r2, [r3, #0]

        //        Cmt2300_GoSleep();
        g_nNextRFState = RF_STATE_IDLE;
 80013fc:	4b48      	ldr	r3, [pc, #288]	; (8001520 <RF_Process+0x200>)
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]
        nRes = RF_RX_DONE;
 8001402:	1dfb      	adds	r3, r7, #7
 8001404:	2202      	movs	r2, #2
 8001406:	701a      	strb	r2, [r3, #0]
        break;
 8001408:	e083      	b.n	8001512 <RF_Process+0x1f2>

    case RF_STATE_RX_TIMEOUT:
    {
        //        Cmt2300_GoSleep();
        //
        g_nNextRFState = RF_STATE_IDLE;
 800140a:	4b45      	ldr	r3, [pc, #276]	; (8001520 <RF_Process+0x200>)
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
        nRes = RF_RX_TIMEOUT;
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	2203      	movs	r2, #3
 8001414:	701a      	strb	r2, [r3, #0]
                
        break;
 8001416:	e07c      	b.n	8001512 <RF_Process+0x1f2>
    }

    case RF_STATE_TX_START:
    {
        Cmt2300_GoStby();
 8001418:	f7fe ff6d 	bl	80002f6 <Cmt2300_GoStby>
        Cmt2300_ClearInterruptFlags();
 800141c:	f7ff f8ad 	bl	800057a <Cmt2300_ClearInterruptFlags>

        /* Must clear FIFO after enable SPI to read or write the FIFO */
        Cmt2300_EnableWriteFifo();
 8001420:	f7ff f879 	bl	8000516 <Cmt2300_EnableWriteFifo>
        Cmt2300_ClearFifo();
 8001424:	f7ff f896 	bl	8000554 <Cmt2300_ClearFifo>

        Cmt2300_SetPayloadLength(g_nTxLength); //发射数据长度
 8001428:	4b46      	ldr	r3, [pc, #280]	; (8001544 <RF_Process+0x224>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	0018      	movs	r0, r3
 800142e:	f7ff fb13 	bl	8000a58 <Cmt2300_SetPayloadLength>
      
        Cmt2300_WriteFifo(g_pTxBuffer, g_nTxLength);
 8001432:	4b45      	ldr	r3, [pc, #276]	; (8001548 <RF_Process+0x228>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	4b43      	ldr	r3, [pc, #268]	; (8001544 <RF_Process+0x224>)
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	0019      	movs	r1, r3
 800143c:	0010      	movs	r0, r2
 800143e:	f7ff fc28 	bl	8000c92 <Cmt2300_WriteFifo>

        if (0 == (CMT2300_MASK_TX_FIFO_NMTY_FLG & Cmt2300_ReadReg(CMT2300_CUS_FIFO_FLAG)))
 8001442:	206e      	movs	r0, #110	; 0x6e
 8001444:	f7ff fbe7 	bl	8000c16 <Cmt2300_ReadReg>
 8001448:	0003      	movs	r3, r0
 800144a:	001a      	movs	r2, r3
 800144c:	2302      	movs	r3, #2
 800144e:	4013      	ands	r3, r2
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b00      	cmp	r3, #0
 8001454:	d102      	bne.n	800145c <RF_Process+0x13c>
        {
            g_nNextRFState = RF_STATE_ERROR;
 8001456:	4b32      	ldr	r3, [pc, #200]	; (8001520 <RF_Process+0x200>)
 8001458:	2209      	movs	r2, #9
 800145a:	701a      	strb	r2, [r3, #0]
        }

        if (false == Cmt2300_GoTx())
 800145c:	f7fe ff58 	bl	8000310 <Cmt2300_GoTx>
 8001460:	0003      	movs	r3, r0
 8001462:	001a      	movs	r2, r3
 8001464:	2301      	movs	r3, #1
 8001466:	4053      	eors	r3, r2
 8001468:	b2db      	uxtb	r3, r3
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <RF_Process+0x156>
        {
            g_nNextRFState = RF_STATE_ERROR;
 800146e:	4b2c      	ldr	r3, [pc, #176]	; (8001520 <RF_Process+0x200>)
 8001470:	2209      	movs	r2, #9
 8001472:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_TX_WAIT;

            g_nTxTimeCount = Cmt2300_GetTickCount();
        }

        break;
 8001474:	e04d      	b.n	8001512 <RF_Process+0x1f2>
            cmt2300_irq_request=0;
 8001476:	4b2c      	ldr	r3, [pc, #176]	; (8001528 <RF_Process+0x208>)
 8001478:	2200      	movs	r2, #0
 800147a:	701a      	strb	r2, [r3, #0]
            g_nNextRFState = RF_STATE_TX_WAIT;
 800147c:	4b28      	ldr	r3, [pc, #160]	; (8001520 <RF_Process+0x200>)
 800147e:	2206      	movs	r2, #6
 8001480:	701a      	strb	r2, [r3, #0]
            g_nTxTimeCount = Cmt2300_GetTickCount();
 8001482:	4b2a      	ldr	r3, [pc, #168]	; (800152c <RF_Process+0x20c>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b31      	ldr	r3, [pc, #196]	; (800154c <RF_Process+0x22c>)
 8001488:	601a      	str	r2, [r3, #0]
        break;
 800148a:	e042      	b.n	8001512 <RF_Process+0x1f2>
    case RF_STATE_TX_WAIT:
    {
#ifdef ENABLE_ANTENNA_SWITCH
        if (CMT2300_MASK_TX_DONE_FLG & Cmt2300_ReadReg(CMT2300_CUS_INT_CLR1)) /* Read TX_DONE flag */
#else
        if (CMT2300_MASK_TX_DONE_FLG & Cmt2300_ReadReg(CMT2300_CUS_INT_CLR1)) /* Read TX_DONE flag */
 800148c:	206a      	movs	r0, #106	; 0x6a
 800148e:	f7ff fbc2 	bl	8000c16 <Cmt2300_ReadReg>
 8001492:	0003      	movs	r3, r0
 8001494:	001a      	movs	r2, r3
 8001496:	2308      	movs	r3, #8
 8001498:	4013      	ands	r3, r2
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b00      	cmp	r3, #0
 800149e:	d002      	beq.n	80014a6 <RF_Process+0x186>
#endif
        {         
          g_nNextRFState = RF_STATE_TX_DONE;
 80014a0:	4b1f      	ldr	r3, [pc, #124]	; (8001520 <RF_Process+0x200>)
 80014a2:	2207      	movs	r2, #7
 80014a4:	701a      	strb	r2, [r3, #0]
        }
        
        if( (INFINITE != g_nTxTimeout) && ((g_nSysTickCount-g_nTxTimeCount) > g_nTxTimeout) )
 80014a6:	4b2a      	ldr	r3, [pc, #168]	; (8001550 <RF_Process+0x230>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	3301      	adds	r3, #1
 80014ac:	d030      	beq.n	8001510 <RF_Process+0x1f0>
 80014ae:	4b1f      	ldr	r3, [pc, #124]	; (800152c <RF_Process+0x20c>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	4b26      	ldr	r3, [pc, #152]	; (800154c <RF_Process+0x22c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	1ad2      	subs	r2, r2, r3
 80014b8:	4b25      	ldr	r3, [pc, #148]	; (8001550 <RF_Process+0x230>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d927      	bls.n	8001510 <RF_Process+0x1f0>
            g_nNextRFState = RF_STATE_TX_TIMEOUT;
 80014c0:	4b17      	ldr	r3, [pc, #92]	; (8001520 <RF_Process+0x200>)
 80014c2:	2208      	movs	r2, #8
 80014c4:	701a      	strb	r2, [r3, #0]

        break;
 80014c6:	e023      	b.n	8001510 <RF_Process+0x1f0>
    }

    case RF_STATE_TX_DONE:
    {
        Cmt2300_ClearInterruptFlags();
 80014c8:	f7ff f857 	bl	800057a <Cmt2300_ClearInterruptFlags>
        //Cmt2300_GoSleep();

        g_nNextRFState = RF_STATE_IDLE;
 80014cc:	4b14      	ldr	r3, [pc, #80]	; (8001520 <RF_Process+0x200>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	701a      	strb	r2, [r3, #0]
        nRes = RF_TX_DONE;
 80014d2:	1dfb      	adds	r3, r7, #7
 80014d4:	2204      	movs	r2, #4
 80014d6:	701a      	strb	r2, [r3, #0]
        break;
 80014d8:	e01b      	b.n	8001512 <RF_Process+0x1f2>
    }

    case RF_STATE_TX_TIMEOUT:
    {
        //        Cmt2300_GoSleep();      
        g_nNextRFState = RF_STATE_IDLE;
 80014da:	4b11      	ldr	r3, [pc, #68]	; (8001520 <RF_Process+0x200>)
 80014dc:	2200      	movs	r2, #0
 80014de:	701a      	strb	r2, [r3, #0]
        nRes = RF_TX_TIMEOUT;
 80014e0:	1dfb      	adds	r3, r7, #7
 80014e2:	2205      	movs	r2, #5
 80014e4:	701a      	strb	r2, [r3, #0]
        break;
 80014e6:	e014      	b.n	8001512 <RF_Process+0x1f2>
    }

    case RF_STATE_ERROR:
    {
        Cmt2300_SoftReset();
 80014e8:	f7fe fe9a 	bl	8000220 <Cmt2300_SoftReset>
        Delay_Ms(10);
 80014ec:	200a      	movs	r0, #10
 80014ee:	f000 f871 	bl	80015d4 <Delay_Ms>

        Cmt2300_GoStby();
 80014f2:	f7fe ff00 	bl	80002f6 <Cmt2300_GoStby>
        RF_Config();
 80014f6:	f7ff fed9 	bl	80012ac <RF_Config>

        g_nNextRFState = RF_STATE_IDLE;
 80014fa:	4b09      	ldr	r3, [pc, #36]	; (8001520 <RF_Process+0x200>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
        nRes = RF_ERROR;
 8001500:	1dfb      	adds	r3, r7, #7
 8001502:	2206      	movs	r2, #6
 8001504:	701a      	strb	r2, [r3, #0]
        break;
 8001506:	e004      	b.n	8001512 <RF_Process+0x1f2>
    }

    default:
        break;
 8001508:	46c0      	nop			; (mov r8, r8)
 800150a:	e002      	b.n	8001512 <RF_Process+0x1f2>
        break;
 800150c:	46c0      	nop			; (mov r8, r8)
 800150e:	e000      	b.n	8001512 <RF_Process+0x1f2>
        break;
 8001510:	46c0      	nop			; (mov r8, r8)
    }

    return nRes;
 8001512:	1dfb      	adds	r3, r7, #7
 8001514:	781b      	ldrb	r3, [r3, #0]
}
 8001516:	0018      	movs	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	b002      	add	sp, #8
 800151c:	bd80      	pop	{r7, pc}
 800151e:	46c0      	nop			; (mov r8, r8)
 8001520:	20000124 	.word	0x20000124
 8001524:	08005748 	.word	0x08005748
 8001528:	2000013e 	.word	0x2000013e
 800152c:	20000140 	.word	0x20000140
 8001530:	20000134 	.word	0x20000134
 8001534:	20000000 	.word	0x20000000
 8001538:	20000128 	.word	0x20000128
 800153c:	2000013c 	.word	0x2000013c
 8001540:	2000013d 	.word	0x2000013d
 8001544:	20000130 	.word	0x20000130
 8001548:	2000012c 	.word	0x2000012c
 800154c:	20000138 	.word	0x20000138
 8001550:	20000004 	.word	0x20000004

08001554 <rfTxTest>:
 * @brief rf send test
 * @param None
 * @retval None
 */
static void rfTxTest(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
    uint8_t g_txBuffer[]={0x09,0x00,0x01,0x02,0x03,0x04,0x05,0x06,0x07}; /* RF Tx buffer */
 800155a:	1d3b      	adds	r3, r7, #4
 800155c:	4a17      	ldr	r2, [pc, #92]	; (80015bc <rfTxTest+0x68>)
 800155e:	ca03      	ldmia	r2!, {r0, r1}
 8001560:	c303      	stmia	r3!, {r0, r1}
 8001562:	7812      	ldrb	r2, [r2, #0]
 8001564:	701a      	strb	r2, [r3, #0]
    RF_StartTx(g_txBuffer,  g_txBuffer[0], INFINITE); 
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	b299      	uxth	r1, r3
 800156c:	2301      	movs	r3, #1
 800156e:	425a      	negs	r2, r3
 8001570:	1d3b      	adds	r3, r7, #4
 8001572:	0018      	movs	r0, r3
 8001574:	f7ff feb2 	bl	80012dc <RF_StartTx>

    while ( 1 )
    {
        switch (RF_Process())
 8001578:	f7ff fed2 	bl	8001320 <RF_Process>
 800157c:	1e03      	subs	r3, r0, #0
 800157e:	d002      	beq.n	8001586 <rfTxTest+0x32>
 8001580:	2b04      	cmp	r3, #4
 8001582:	d00a      	beq.n	800159a <rfTxTest+0x46>
        case RF_TX_DONE: //发射完成
            led1Toggle();
            break;
    
        default:
            break;
 8001584:	e019      	b.n	80015ba <rfTxTest+0x66>
            RF_StartTx(g_txBuffer,  g_txBuffer[0] , INFINITE);//发射数据
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b299      	uxth	r1, r3
 800158c:	2301      	movs	r3, #1
 800158e:	425a      	negs	r2, r3
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	0018      	movs	r0, r3
 8001594:	f7ff fea2 	bl	80012dc <RF_StartTx>
            break;
 8001598:	e00f      	b.n	80015ba <rfTxTest+0x66>
            led1Toggle();
 800159a:	4b09      	ldr	r3, [pc, #36]	; (80015c0 <rfTxTest+0x6c>)
 800159c:	2200      	movs	r2, #0
 800159e:	2110      	movs	r1, #16
 80015a0:	0018      	movs	r0, r3
 80015a2:	f001 fb06 	bl	8002bb2 <HAL_GPIO_WritePin>
 80015a6:	2032      	movs	r0, #50	; 0x32
 80015a8:	f000 f814 	bl	80015d4 <Delay_Ms>
 80015ac:	4b04      	ldr	r3, [pc, #16]	; (80015c0 <rfTxTest+0x6c>)
 80015ae:	2201      	movs	r2, #1
 80015b0:	2110      	movs	r1, #16
 80015b2:	0018      	movs	r0, r3
 80015b4:	f001 fafd 	bl	8002bb2 <HAL_GPIO_WritePin>
            break;
 80015b8:	46c0      	nop			; (mov r8, r8)
        switch (RF_Process())
 80015ba:	e7dd      	b.n	8001578 <rfTxTest+0x24>
 80015bc:	080055b0 	.word	0x080055b0
 80015c0:	48000400 	.word	0x48000400

080015c4 <bspTest>:
 * @brief bsp test api
 * @param None
 * @retval None
 */
void bspTest(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
#endif
#if 0
    uartTest();
#endif
#if 1
    rfTxTest();
 80015c8:	f7ff ffc4 	bl	8001554 <rfTxTest>
#endif
}
 80015cc:	46c0      	nop			; (mov r8, r8)
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <Delay_Ms>:
    for(j=0;j<8;j++);
  }
}

void Delay_Ms(uint32_t delay)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t i=0;
 80015dc:	2300      	movs	r3, #0
 80015de:	60fb      	str	r3, [r7, #12]
  uint32_t j=0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60bb      	str	r3, [r7, #8]
  
  for(i=0;i<delay;i++)
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	e00c      	b.n	8001604 <Delay_Ms+0x30>
  {
    for(j=0;j<4540;j++);
 80015ea:	2300      	movs	r3, #0
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	e002      	b.n	80015f6 <Delay_Ms+0x22>
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	3301      	adds	r3, #1
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	4a07      	ldr	r2, [pc, #28]	; (8001618 <Delay_Ms+0x44>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d9f8      	bls.n	80015f0 <Delay_Ms+0x1c>
  for(i=0;i<delay;i++)
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3301      	adds	r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fa      	ldr	r2, [r7, #12]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	d3ee      	bcc.n	80015ea <Delay_Ms+0x16>
  }
}
 800160c:	46c0      	nop			; (mov r8, r8)
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	46bd      	mov	sp, r7
 8001612:	b004      	add	sp, #16
 8001614:	bd80      	pop	{r7, pc}
 8001616:	46c0      	nop			; (mov r8, r8)
 8001618:	000011bb 	.word	0x000011bb

0800161c <spi_gpio_init>:
*  The following need to be modified by user
*  ************************************************************************ */

/* ************************************************************************ */
void spi_gpio_init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
    GPIO_InitStructure.GPIO_Pin = cmt_spi_sda_pin;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 8001620:	46c0      	nop			; (mov r8, r8)
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <cmt_spi3_sda_out>:

void cmt_spi3_sda_out(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
#ifdef USE_CUBEIDE
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162e:	1d3b      	adds	r3, r7, #4
 8001630:	0018      	movs	r0, r3
 8001632:	2314      	movs	r3, #20
 8001634:	001a      	movs	r2, r3
 8001636:	2100      	movs	r1, #0
 8001638:	f003 fee3 	bl	8005402 <memset>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <cmt_spi3_sda_out+0x60>)
 800163e:	695a      	ldr	r2, [r3, #20]
 8001640:	4b11      	ldr	r3, [pc, #68]	; (8001688 <cmt_spi3_sda_out+0x60>)
 8001642:	2180      	movs	r1, #128	; 0x80
 8001644:	0289      	lsls	r1, r1, #10
 8001646:	430a      	orrs	r2, r1
 8001648:	615a      	str	r2, [r3, #20]
 800164a:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <cmt_spi3_sda_out+0x60>)
 800164c:	695a      	ldr	r2, [r3, #20]
 800164e:	2380      	movs	r3, #128	; 0x80
 8001650:	029b      	lsls	r3, r3, #10
 8001652:	4013      	ands	r3, r2
 8001654:	603b      	str	r3, [r7, #0]
 8001656:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2280      	movs	r2, #128	; 0x80
 800165c:	0052      	lsls	r2, r2, #1
 800165e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	2201      	movs	r2, #1
 8001664:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2203      	movs	r2, #3
 8001670:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 8001672:	1d3a      	adds	r2, r7, #4
 8001674:	2390      	movs	r3, #144	; 0x90
 8001676:	05db      	lsls	r3, r3, #23
 8001678:	0011      	movs	r1, r2
 800167a:	0018      	movs	r0, r3
 800167c:	f001 f83c 	bl	80026f8 <HAL_GPIO_Init>
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 8001680:	46c0      	nop			; (mov r8, r8)
 8001682:	46bd      	mov	sp, r7
 8001684:	b006      	add	sp, #24
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40021000 	.word	0x40021000

0800168c <cmt_spi3_sda_in>:
void cmt_spi3_sda_in(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
#ifdef USE_CUBEIDE
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	0018      	movs	r0, r3
 8001696:	2314      	movs	r3, #20
 8001698:	001a      	movs	r2, r3
 800169a:	2100      	movs	r1, #0
 800169c:	f003 feb1 	bl	8005402 <memset>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80016a0:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <cmt_spi3_sda_in+0x5c>)
 80016a2:	695a      	ldr	r2, [r3, #20]
 80016a4:	4b10      	ldr	r3, [pc, #64]	; (80016e8 <cmt_spi3_sda_in+0x5c>)
 80016a6:	2180      	movs	r1, #128	; 0x80
 80016a8:	0289      	lsls	r1, r1, #10
 80016aa:	430a      	orrs	r2, r1
 80016ac:	615a      	str	r2, [r3, #20]
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <cmt_spi3_sda_in+0x5c>)
 80016b0:	695a      	ldr	r2, [r3, #20]
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	029b      	lsls	r3, r3, #10
 80016b6:	4013      	ands	r3, r2
 80016b8:	603b      	str	r3, [r7, #0]
 80016ba:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 80016bc:	1d3b      	adds	r3, r7, #4
 80016be:	2280      	movs	r2, #128	; 0x80
 80016c0:	0052      	lsls	r2, r2, #1
 80016c2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	2200      	movs	r2, #0
 80016c8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2200      	movs	r2, #0
 80016ce:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 80016d0:	1d3a      	adds	r2, r7, #4
 80016d2:	2390      	movs	r3, #144	; 0x90
 80016d4:	05db      	lsls	r3, r3, #23
 80016d6:	0011      	movs	r1, r2
 80016d8:	0018      	movs	r0, r3
 80016da:	f001 f80d 	bl	80026f8 <HAL_GPIO_Init>
    GPIO_InitStructure.GPIO_Pin = cmt_spi_sda_pin;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
    GPIO_Init(cmt_spi_sda_port, &GPIO_InitStructure);
#endif
}
 80016de:	46c0      	nop			; (mov r8, r8)
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b006      	add	sp, #24
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_GPIO_EXTI_Callback>:
  NVIC_Init(&NVIC_InitStructure);
#endif
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	0002      	movs	r2, r0
 80016f4:	1dbb      	adds	r3, r7, #6
 80016f6:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == GPIO_RF_GPIO3_Pin)
 80016f8:	1dbb      	adds	r3, r7, #6
 80016fa:	881a      	ldrh	r2, [r3, #0]
 80016fc:	2380      	movs	r3, #128	; 0x80
 80016fe:	015b      	lsls	r3, r3, #5
 8001700:	429a      	cmp	r2, r3
 8001702:	d102      	bne.n	800170a <HAL_GPIO_EXTI_Callback+0x1e>
	{
		cmt2300_irq_request = 1;
 8001704:	4b03      	ldr	r3, [pc, #12]	; (8001714 <HAL_GPIO_EXTI_Callback+0x28>)
 8001706:	2201      	movs	r2, #1
 8001708:	701a      	strb	r2, [r3, #0]
	}
}
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	46bd      	mov	sp, r7
 800170e:	b002      	add	sp, #8
 8001710:	bd80      	pop	{r7, pc}
 8001712:	46c0      	nop			; (mov r8, r8)
 8001714:	2000013e 	.word	0x2000013e

08001718 <HAL_TIM_PeriodElapsedCallback>:
 * @brief Timer interrupt callback function
 * @param htim timer handler
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
    //	if(htim->Instance == htim16.Instance)
    //	{
    //		time100ms_flag = 1;
    //		timer100InterruptHandler();
    //	}
    if (htim->Instance == htim17.Instance) {
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b05      	ldr	r3, [pc, #20]	; (800173c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	429a      	cmp	r2, r3
 800172a:	d103      	bne.n	8001734 <HAL_TIM_PeriodElapsedCallback+0x1c>
        uartTimerIrqHandler(htim);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	0018      	movs	r0, r3
 8001730:	f000 f964 	bl	80019fc <uartTimerIrqHandler>
    }
}
 8001734:	46c0      	nop			; (mov r8, r8)
 8001736:	46bd      	mov	sp, r7
 8001738:	b002      	add	sp, #8
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000268 	.word	0x20000268

08001740 <HAL_SysTick_Handler>:

void HAL_SysTick_Handler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	g_nSysTickCount++;
 8001744:	4b03      	ldr	r3, [pc, #12]	; (8001754 <HAL_SysTick_Handler+0x14>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	1c5a      	adds	r2, r3, #1
 800174a:	4b02      	ldr	r3, [pc, #8]	; (8001754 <HAL_SysTick_Handler+0x14>)
 800174c:	601a      	str	r2, [r3, #0]
}
 800174e:	46c0      	nop			; (mov r8, r8)
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000140 	.word	0x20000140

08001758 <kfifo_reset>:
/**
 * kfifo_reset - removes the entire FIFO contents
 * @fifo: the fifo to be emptied.
 */
static __inline void kfifo_reset(struct kfifo *fifo)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	60da      	str	r2, [r3, #12]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68da      	ldr	r2, [r3, #12]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	609a      	str	r2, [r3, #8]
}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	46bd      	mov	sp, r7
 8001772:	b002      	add	sp, #8
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <uartInitRxFifo>:
 * @brief Init uart fifo
 * @param None
 * @retval None
 */
static void uartInitRxFifo(uartChannel_t channel)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	0002      	movs	r2, r0
 8001780:	1dfb      	adds	r3, r7, #7
 8001782:	701a      	strb	r2, [r3, #0]
    kfifo_init(&uart_rx_fifo[channel], uart_rx_buffer[channel], UART_BUFFER_SIZE);
 8001784:	1dfb      	adds	r3, r7, #7
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	011a      	lsls	r2, r3, #4
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <uartInitRxFifo+0x34>)
 800178c:	18d0      	adds	r0, r2, r3
 800178e:	1dfb      	adds	r3, r7, #7
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	021a      	lsls	r2, r3, #8
 8001794:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <uartInitRxFifo+0x38>)
 8001796:	18d3      	adds	r3, r2, r3
 8001798:	2280      	movs	r2, #128	; 0x80
 800179a:	0052      	lsls	r2, r2, #1
 800179c:	0019      	movs	r1, r3
 800179e:	f003 fc23 	bl	8004fe8 <kfifo_init>
}
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b002      	add	sp, #8
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	46c0      	nop			; (mov r8, r8)
 80017ac:	20000248 	.word	0x20000248
 80017b0:	20000148 	.word	0x20000148

080017b4 <UART_Receive_IT>:
 * @param pData data
 * @param Size size
 * @return HAL_StatusTypeDef return handle status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80017b4:	b5b0      	push	{r4, r5, r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	60b9      	str	r1, [r7, #8]
 80017be:	1dbb      	adds	r3, r7, #6
 80017c0:	801a      	strh	r2, [r3, #0]
    HAL_StatusTypeDef status = HAL_OK;
 80017c2:	2517      	movs	r5, #23
 80017c4:	197b      	adds	r3, r7, r5
 80017c6:	2200      	movs	r2, #0
 80017c8:	701a      	strb	r2, [r3, #0]

    status = HAL_UART_Receive_IT(huart, pData, Size);
 80017ca:	197c      	adds	r4, r7, r5
 80017cc:	1dbb      	adds	r3, r7, #6
 80017ce:	881a      	ldrh	r2, [r3, #0]
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	0018      	movs	r0, r3
 80017d6:	f002 fa6b 	bl	8003cb0 <HAL_UART_Receive_IT>
 80017da:	0003      	movs	r3, r0
 80017dc:	7023      	strb	r3, [r4, #0]
    if (status != HAL_OK) {
 80017de:	197b      	adds	r3, r7, r5
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d007      	beq.n	80017f6 <UART_Receive_IT+0x42>
        // if (HAL_UART_STATE_READY == huart->RxState && HAL_LOCKED == huart->Lock) {
        // {
        // 	__HAL_UNLOCK(huart);
        // }
        /* strategy2 */
        huart->RxState = HAL_UART_STATE_READY;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2280      	movs	r2, #128	; 0x80
 80017ea:	2120      	movs	r1, #32
 80017ec:	5099      	str	r1, [r3, r2]
        __HAL_UNLOCK(huart);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2278      	movs	r2, #120	; 0x78
 80017f2:	2100      	movs	r1, #0
 80017f4:	5499      	strb	r1, [r3, r2]
    }

    return status;
 80017f6:	2317      	movs	r3, #23
 80017f8:	18fb      	adds	r3, r7, r3
 80017fa:	781b      	ldrb	r3, [r3, #0]
}
 80017fc:	0018      	movs	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	b006      	add	sp, #24
 8001802:	bdb0      	pop	{r4, r5, r7, pc}

08001804 <uartInit>:
 * @brief Uart init
 * @param channel uart channel
 * @retval None
 */
void uartInit(uartChannel_t channel)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	0002      	movs	r2, r0
 800180c:	1dfb      	adds	r3, r7, #7
 800180e:	701a      	strb	r2, [r3, #0]
    uartInitRxFifo(channel);
 8001810:	1dfb      	adds	r3, r7, #7
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	0018      	movs	r0, r3
 8001816:	f7ff ffaf 	bl	8001778 <uartInitRxFifo>
    uart_rx_counter[channel] = 0;
 800181a:	1dfb      	adds	r3, r7, #7
 800181c:	781a      	ldrb	r2, [r3, #0]
 800181e:	4b11      	ldr	r3, [pc, #68]	; (8001864 <uartInit+0x60>)
 8001820:	0052      	lsls	r2, r2, #1
 8001822:	2100      	movs	r1, #0
 8001824:	52d1      	strh	r1, [r2, r3]
    uart_rx_size[channel] = 0;
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781a      	ldrb	r2, [r3, #0]
 800182a:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <uartInit+0x64>)
 800182c:	0052      	lsls	r2, r2, #1
 800182e:	2100      	movs	r1, #0
 8001830:	52d1      	strh	r1, [r2, r3]
    uart_tx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 8001832:	4b0e      	ldr	r3, [pc, #56]	; (800186c <uartInit+0x68>)
 8001834:	2200      	movs	r2, #0
 8001836:	705a      	strb	r2, [r3, #1]
    uart_rx_status[UART_ENABLED_CHANNEL] = BSP_UART_IDLE;
 8001838:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <uartInit+0x6c>)
 800183a:	2200      	movs	r2, #0
 800183c:	705a      	strb	r2, [r3, #1]
    UART_Receive_IT(uartPara[channel].uart_handle_addr, &uart_rx_byte[channel], 1);
 800183e:	1dfb      	adds	r3, r7, #7
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	4a0c      	ldr	r2, [pc, #48]	; (8001874 <uartInit+0x70>)
 8001844:	011b      	lsls	r3, r3, #4
 8001846:	18d3      	adds	r3, r2, r3
 8001848:	3304      	adds	r3, #4
 800184a:	6818      	ldr	r0, [r3, #0]
 800184c:	1dfb      	adds	r3, r7, #7
 800184e:	781a      	ldrb	r2, [r3, #0]
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <uartInit+0x74>)
 8001852:	18d3      	adds	r3, r2, r3
 8001854:	2201      	movs	r2, #1
 8001856:	0019      	movs	r1, r3
 8001858:	f7ff ffac 	bl	80017b4 <UART_Receive_IT>
}
 800185c:	46c0      	nop			; (mov r8, r8)
 800185e:	46bd      	mov	sp, r7
 8001860:	b002      	add	sp, #8
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000258 	.word	0x20000258
 8001868:	2000025c 	.word	0x2000025c
 800186c:	20000260 	.word	0x20000260
 8001870:	20000264 	.word	0x20000264
 8001874:	20000008 	.word	0x20000008
 8001878:	20000144 	.word	0x20000144

0800187c <uartRecovery>:
/**
 * @brief uart recovery mode
 * @param channel 
 */
static void uartRecovery(uartChannel_t channel)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	0002      	movs	r2, r0
 8001884:	1dfb      	adds	r3, r7, #7
 8001886:	701a      	strb	r2, [r3, #0]
    HAL_UART_DeInit(uartPara[channel].uart_handle_addr);
 8001888:	1dfb      	adds	r3, r7, #7
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	4a08      	ldr	r2, [pc, #32]	; (80018b0 <uartRecovery+0x34>)
 800188e:	011b      	lsls	r3, r3, #4
 8001890:	18d3      	adds	r3, r2, r3
 8001892:	3304      	adds	r3, #4
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	0018      	movs	r0, r3
 8001898:	f002 f9cc 	bl	8003c34 <HAL_UART_DeInit>
    uartInit(channel);
 800189c:	1dfb      	adds	r3, r7, #7
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	0018      	movs	r0, r3
 80018a2:	f7ff ffaf 	bl	8001804 <uartInit>
}
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	46bd      	mov	sp, r7
 80018aa:	b002      	add	sp, #8
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	46c0      	nop			; (mov r8, r8)
 80018b0:	20000008 	.word	0x20000008

080018b4 <HAL_UART_TxCpltCallback>:
 * @brief uart send done callback function
 * @param huart 
 * @retval None
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 80018bc:	230f      	movs	r3, #15
 80018be:	18fb      	adds	r3, r7, r3
 80018c0:	2200      	movs	r2, #0
 80018c2:	701a      	strb	r2, [r3, #0]
 80018c4:	e015      	b.n	80018f2 <HAL_UART_TxCpltCallback+0x3e>
	{
        if (uartPara[i].uart_instance == huart->Instance) 
 80018c6:	210f      	movs	r1, #15
 80018c8:	187b      	adds	r3, r7, r1
 80018ca:	781a      	ldrb	r2, [r3, #0]
 80018cc:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <HAL_UART_TxCpltCallback+0x54>)
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	58d2      	ldr	r2, [r2, r3]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	429a      	cmp	r2, r3
 80018d8:	d105      	bne.n	80018e6 <HAL_UART_TxCpltCallback+0x32>
        {
            uart_tx_status[i] = BSP_UART_TX_COMPLETED; 
 80018da:	187b      	adds	r3, r7, r1
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	4a0b      	ldr	r2, [pc, #44]	; (800190c <HAL_UART_TxCpltCallback+0x58>)
 80018e0:	2102      	movs	r1, #2
 80018e2:	54d1      	strb	r1, [r2, r3]
            break;
 80018e4:	e00b      	b.n	80018fe <HAL_UART_TxCpltCallback+0x4a>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 80018e6:	210f      	movs	r1, #15
 80018e8:	187b      	adds	r3, r7, r1
 80018ea:	781a      	ldrb	r2, [r3, #0]
 80018ec:	187b      	adds	r3, r7, r1
 80018ee:	3201      	adds	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
 80018f2:	230f      	movs	r3, #15
 80018f4:	18fb      	adds	r3, r7, r3
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d0e4      	beq.n	80018c6 <HAL_UART_TxCpltCallback+0x12>
        }
    }
}
 80018fc:	46c0      	nop			; (mov r8, r8)
 80018fe:	46c0      	nop			; (mov r8, r8)
 8001900:	46bd      	mov	sp, r7
 8001902:	b004      	add	sp, #16
 8001904:	bd80      	pop	{r7, pc}
 8001906:	46c0      	nop			; (mov r8, r8)
 8001908:	20000008 	.word	0x20000008
 800190c:	20000260 	.word	0x20000260

08001910 <HAL_UART_RxCpltCallback>:
/**
 * @brief Uart rx callback
 * @param huart 
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001910:	b590      	push	{r4, r7, lr}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 8001918:	230f      	movs	r3, #15
 800191a:	18fb      	adds	r3, r7, r3
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	e059      	b.n	80019d6 <HAL_UART_RxCpltCallback+0xc6>
    {
        if (uartPara[i].uart_instance == huart->Instance) 
 8001922:	240f      	movs	r4, #15
 8001924:	193b      	adds	r3, r7, r4
 8001926:	781a      	ldrb	r2, [r3, #0]
 8001928:	4b2f      	ldr	r3, [pc, #188]	; (80019e8 <HAL_UART_RxCpltCallback+0xd8>)
 800192a:	0112      	lsls	r2, r2, #4
 800192c:	58d2      	ldr	r2, [r2, r3]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d149      	bne.n	80019ca <HAL_UART_RxCpltCallback+0xba>
		{
            uart_rx_status[i] = BSP_UART_RX_START; 
 8001936:	193b      	adds	r3, r7, r4
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	4a2c      	ldr	r2, [pc, #176]	; (80019ec <HAL_UART_RxCpltCallback+0xdc>)
 800193c:	2103      	movs	r1, #3
 800193e:	54d1      	strb	r1, [r2, r3]
            uartPara[i].tim_instance->SR = 0; 
 8001940:	193b      	adds	r3, r7, r4
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	4a28      	ldr	r2, [pc, #160]	; (80019e8 <HAL_UART_RxCpltCallback+0xd8>)
 8001946:	011b      	lsls	r3, r3, #4
 8001948:	18d3      	adds	r3, r2, r3
 800194a:	3308      	adds	r3, #8
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]
            uartPara[i].tim_instance->CNT = 1;
 8001952:	193b      	adds	r3, r7, r4
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	4a24      	ldr	r2, [pc, #144]	; (80019e8 <HAL_UART_RxCpltCallback+0xd8>)
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	18d3      	adds	r3, r2, r3
 800195c:	3308      	adds	r3, #8
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2201      	movs	r2, #1
 8001962:	625a      	str	r2, [r3, #36]	; 0x24
            HAL_TIM_Base_Start_IT(uartPara[i].tim_handle_addr); 
 8001964:	193b      	adds	r3, r7, r4
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	4a1f      	ldr	r2, [pc, #124]	; (80019e8 <HAL_UART_RxCpltCallback+0xd8>)
 800196a:	011b      	lsls	r3, r3, #4
 800196c:	18d3      	adds	r3, r2, r3
 800196e:	330c      	adds	r3, #12
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	0018      	movs	r0, r3
 8001974:	f001 fed4 	bl	8003720 <HAL_TIM_Base_Start_IT>
            kfifo_in(&uart_rx_fifo[i], &uart_rx_byte[i], sizeof(uart_rx_byte[i]));
 8001978:	193b      	adds	r3, r7, r4
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	011a      	lsls	r2, r3, #4
 800197e:	4b1c      	ldr	r3, [pc, #112]	; (80019f0 <HAL_UART_RxCpltCallback+0xe0>)
 8001980:	18d0      	adds	r0, r2, r3
 8001982:	193b      	adds	r3, r7, r4
 8001984:	781a      	ldrb	r2, [r3, #0]
 8001986:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 8001988:	18d3      	adds	r3, r2, r3
 800198a:	2201      	movs	r2, #1
 800198c:	0019      	movs	r1, r3
 800198e:	f003 fb72 	bl	8005076 <kfifo_in>
            uart_rx_counter[i]++;
 8001992:	0020      	movs	r0, r4
 8001994:	193b      	adds	r3, r7, r4
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4a17      	ldr	r2, [pc, #92]	; (80019f8 <HAL_UART_RxCpltCallback+0xe8>)
 800199a:	0059      	lsls	r1, r3, #1
 800199c:	5a8a      	ldrh	r2, [r1, r2]
 800199e:	3201      	adds	r2, #1
 80019a0:	b291      	uxth	r1, r2
 80019a2:	4a15      	ldr	r2, [pc, #84]	; (80019f8 <HAL_UART_RxCpltCallback+0xe8>)
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	5299      	strh	r1, [r3, r2]
            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
 80019a8:	0001      	movs	r1, r0
 80019aa:	187b      	adds	r3, r7, r1
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	4a0e      	ldr	r2, [pc, #56]	; (80019e8 <HAL_UART_RxCpltCallback+0xd8>)
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	18d3      	adds	r3, r2, r3
 80019b4:	3304      	adds	r3, #4
 80019b6:	6818      	ldr	r0, [r3, #0]
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	781a      	ldrb	r2, [r3, #0]
 80019bc:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 80019be:	18d3      	adds	r3, r2, r3
 80019c0:	2201      	movs	r2, #1
 80019c2:	0019      	movs	r1, r3
 80019c4:	f7ff fef6 	bl	80017b4 <UART_Receive_IT>
            return;
 80019c8:	e00a      	b.n	80019e0 <HAL_UART_RxCpltCallback+0xd0>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++) 
 80019ca:	210f      	movs	r1, #15
 80019cc:	187b      	adds	r3, r7, r1
 80019ce:	781a      	ldrb	r2, [r3, #0]
 80019d0:	187b      	adds	r3, r7, r1
 80019d2:	3201      	adds	r2, #1
 80019d4:	701a      	strb	r2, [r3, #0]
 80019d6:	230f      	movs	r3, #15
 80019d8:	18fb      	adds	r3, r7, r3
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d0a0      	beq.n	8001922 <HAL_UART_RxCpltCallback+0x12>
        }
    }
}
 80019e0:	46bd      	mov	sp, r7
 80019e2:	b005      	add	sp, #20
 80019e4:	bd90      	pop	{r4, r7, pc}
 80019e6:	46c0      	nop			; (mov r8, r8)
 80019e8:	20000008 	.word	0x20000008
 80019ec:	20000264 	.word	0x20000264
 80019f0:	20000248 	.word	0x20000248
 80019f4:	20000144 	.word	0x20000144
 80019f8:	20000258 	.word	0x20000258

080019fc <uartTimerIrqHandler>:
/**
 * @brief Uart rx timeout callback
 * @param htim 
 */
void uartTimerIrqHandler(TIM_HandleTypeDef *htim)
{
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001a04:	230f      	movs	r3, #15
 8001a06:	18fb      	adds	r3, r7, r3
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
 8001a0c:	e05d      	b.n	8001aca <uartTimerIrqHandler+0xce>
    {
        if (uartPara[i].tim_instance == htim->Instance)
 8001a0e:	210f      	movs	r1, #15
 8001a10:	187b      	adds	r3, r7, r1
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	4a32      	ldr	r2, [pc, #200]	; (8001ae0 <uartTimerIrqHandler+0xe4>)
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	18d3      	adds	r3, r2, r3
 8001a1a:	3308      	adds	r3, #8
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d14b      	bne.n	8001abe <uartTimerIrqHandler+0xc2>
		{
            HAL_TIM_Base_Stop_IT(uartPara[i].tim_handle_addr); 
 8001a26:	000c      	movs	r4, r1
 8001a28:	187b      	adds	r3, r7, r1
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4a2c      	ldr	r2, [pc, #176]	; (8001ae0 <uartTimerIrqHandler+0xe4>)
 8001a2e:	011b      	lsls	r3, r3, #4
 8001a30:	18d3      	adds	r3, r2, r3
 8001a32:	330c      	adds	r3, #12
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	0018      	movs	r0, r3
 8001a38:	f001 febe 	bl	80037b8 <HAL_TIM_Base_Stop_IT>
            uart_rx_status[i] = BSP_UART_RX_COMPLETED;
 8001a3c:	0020      	movs	r0, r4
 8001a3e:	183b      	adds	r3, r7, r0
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	4a28      	ldr	r2, [pc, #160]	; (8001ae4 <uartTimerIrqHandler+0xe8>)
 8001a44:	2104      	movs	r1, #4
 8001a46:	54d1      	strb	r1, [r2, r3]
            uart_rx_size[i] += uart_rx_counter[i];
 8001a48:	183b      	adds	r3, r7, r0
 8001a4a:	781a      	ldrb	r2, [r3, #0]
 8001a4c:	4b26      	ldr	r3, [pc, #152]	; (8001ae8 <uartTimerIrqHandler+0xec>)
 8001a4e:	0052      	lsls	r2, r2, #1
 8001a50:	5ad1      	ldrh	r1, [r2, r3]
 8001a52:	183b      	adds	r3, r7, r0
 8001a54:	781a      	ldrb	r2, [r3, #0]
 8001a56:	4b25      	ldr	r3, [pc, #148]	; (8001aec <uartTimerIrqHandler+0xf0>)
 8001a58:	0052      	lsls	r2, r2, #1
 8001a5a:	5ad3      	ldrh	r3, [r2, r3]
 8001a5c:	183a      	adds	r2, r7, r0
 8001a5e:	7812      	ldrb	r2, [r2, #0]
 8001a60:	18cb      	adds	r3, r1, r3
 8001a62:	b299      	uxth	r1, r3
 8001a64:	4b20      	ldr	r3, [pc, #128]	; (8001ae8 <uartTimerIrqHandler+0xec>)
 8001a66:	0052      	lsls	r2, r2, #1
 8001a68:	52d1      	strh	r1, [r2, r3]
            /* uart fifo overflow, discard one package */
            if (uart_rx_size[i] > UART_BUFFER_SIZE)
 8001a6a:	183b      	adds	r3, r7, r0
 8001a6c:	781a      	ldrb	r2, [r3, #0]
 8001a6e:	4b1e      	ldr	r3, [pc, #120]	; (8001ae8 <uartTimerIrqHandler+0xec>)
 8001a70:	0052      	lsls	r2, r2, #1
 8001a72:	5ad2      	ldrh	r2, [r2, r3]
 8001a74:	2380      	movs	r3, #128	; 0x80
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d918      	bls.n	8001aae <uartTimerIrqHandler+0xb2>
            {
            	uart_rx_size[i] = uart_rx_counter[i];
 8001a7c:	183b      	adds	r3, r7, r0
 8001a7e:	7819      	ldrb	r1, [r3, #0]
 8001a80:	183b      	adds	r3, r7, r0
 8001a82:	781a      	ldrb	r2, [r3, #0]
 8001a84:	4b19      	ldr	r3, [pc, #100]	; (8001aec <uartTimerIrqHandler+0xf0>)
 8001a86:	0049      	lsls	r1, r1, #1
 8001a88:	5ac9      	ldrh	r1, [r1, r3]
 8001a8a:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <uartTimerIrqHandler+0xec>)
 8001a8c:	0052      	lsls	r2, r2, #1
 8001a8e:	52d1      	strh	r1, [r2, r3]
            	kfifo_reset(&uart_rx_fifo[i]);
 8001a90:	0004      	movs	r4, r0
 8001a92:	183b      	adds	r3, r7, r0
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	011a      	lsls	r2, r3, #4
 8001a98:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <uartTimerIrqHandler+0xf4>)
 8001a9a:	18d3      	adds	r3, r2, r3
 8001a9c:	0018      	movs	r0, r3
 8001a9e:	f7ff fe5b 	bl	8001758 <kfifo_reset>
            	uart_rx_size[i] = 0;
 8001aa2:	193b      	adds	r3, r7, r4
 8001aa4:	781a      	ldrb	r2, [r3, #0]
 8001aa6:	4b10      	ldr	r3, [pc, #64]	; (8001ae8 <uartTimerIrqHandler+0xec>)
 8001aa8:	0052      	lsls	r2, r2, #1
 8001aaa:	2100      	movs	r1, #0
 8001aac:	52d1      	strh	r1, [r2, r3]
            }
            uart_rx_counter[i] = 0;
 8001aae:	230f      	movs	r3, #15
 8001ab0:	18fb      	adds	r3, r7, r3
 8001ab2:	781a      	ldrb	r2, [r3, #0]
 8001ab4:	4b0d      	ldr	r3, [pc, #52]	; (8001aec <uartTimerIrqHandler+0xf0>)
 8001ab6:	0052      	lsls	r2, r2, #1
 8001ab8:	2100      	movs	r1, #0
 8001aba:	52d1      	strh	r1, [r2, r3]
//            UART_Receive_IT(uartPara[i].uart_handle_addr, &uart_rx_byte[i], 1);
            break;
 8001abc:	e00b      	b.n	8001ad6 <uartTimerIrqHandler+0xda>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001abe:	210f      	movs	r1, #15
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	781a      	ldrb	r2, [r3, #0]
 8001ac4:	187b      	adds	r3, r7, r1
 8001ac6:	3201      	adds	r2, #1
 8001ac8:	701a      	strb	r2, [r3, #0]
 8001aca:	230f      	movs	r3, #15
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d09c      	beq.n	8001a0e <uartTimerIrqHandler+0x12>
        }
    }
}
 8001ad4:	46c0      	nop			; (mov r8, r8)
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b005      	add	sp, #20
 8001adc:	bd90      	pop	{r4, r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	20000008 	.word	0x20000008
 8001ae4:	20000264 	.word	0x20000264
 8001ae8:	2000025c 	.word	0x2000025c
 8001aec:	20000258 	.word	0x20000258
 8001af0:	20000248 	.word	0x20000248

08001af4 <HAL_UART_ErrorCallback>:
/**
 * @brief uart error callback
 * @param huart 
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001afc:	230f      	movs	r3, #15
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	2200      	movs	r2, #0
 8001b02:	701a      	strb	r2, [r3, #0]
 8001b04:	e014      	b.n	8001b30 <HAL_UART_ErrorCallback+0x3c>
    {
        if (uartPara[i].uart_instance == huart->Instance)
 8001b06:	210f      	movs	r1, #15
 8001b08:	187b      	adds	r3, r7, r1
 8001b0a:	781a      	ldrb	r2, [r3, #0]
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <HAL_UART_ErrorCallback+0x50>)
 8001b0e:	0112      	lsls	r2, r2, #4
 8001b10:	58d2      	ldr	r2, [r2, r3]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d104      	bne.n	8001b24 <HAL_UART_ErrorCallback+0x30>
        {
            uartRecovery(i);
 8001b1a:	187b      	adds	r3, r7, r1
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f7ff feac 	bl	800187c <uartRecovery>
    for (uint8_t i = 0; i < UART_ENABLED_CHANNEL; i++)
 8001b24:	210f      	movs	r1, #15
 8001b26:	187b      	adds	r3, r7, r1
 8001b28:	781a      	ldrb	r2, [r3, #0]
 8001b2a:	187b      	adds	r3, r7, r1
 8001b2c:	3201      	adds	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
 8001b30:	230f      	movs	r3, #15
 8001b32:	18fb      	adds	r3, r7, r3
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0e5      	beq.n	8001b06 <HAL_UART_ErrorCallback+0x12>
        }
    }
}
 8001b3a:	46c0      	nop			; (mov r8, r8)
 8001b3c:	46c0      	nop			; (mov r8, r8)
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	b004      	add	sp, #16
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20000008 	.word	0x20000008

08001b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b0c2      	sub	sp, #264	; 0x108
 8001b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  uint8_t buffer[256] = { 0 };
 8001b4e:	4b23      	ldr	r3, [pc, #140]	; (8001bdc <main+0x94>)
 8001b50:	2284      	movs	r2, #132	; 0x84
 8001b52:	0052      	lsls	r2, r2, #1
 8001b54:	189b      	adds	r3, r3, r2
 8001b56:	19db      	adds	r3, r3, r7
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	3304      	adds	r3, #4
 8001b5e:	22fc      	movs	r2, #252	; 0xfc
 8001b60:	2100      	movs	r1, #0
 8001b62:	0018      	movs	r0, r3
 8001b64:	f003 fc4d 	bl	8005402 <memset>
  uint32_t bufferSize = 0;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	1d7a      	adds	r2, r7, #5
 8001b6c:	32ff      	adds	r2, #255	; 0xff
 8001b6e:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b70:	f000 fbd0 	bl	8002314 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b74:	f000 f836 	bl	8001be4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b78:	f000 f91c 	bl	8001db4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001b7c:	f000 f8ba 	bl	8001cf4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001b80:	f000 f8e8 	bl	8001d54 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 8001b84:	f000 f88e 	bl	8001ca4 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  uartInit(BSP_TTL_CHANNEL1);
 8001b88:	2000      	movs	r0, #0
 8001b8a:	f7ff fe3b 	bl	8001804 <uartInit>
  RF_Init();
 8001b8e:	f7ff fb51 	bl	8001234 <RF_Init>
  /* check rf is inited ok */
  if (Cmt2300_IsExist())
 8001b92:	f7fe ff3d 	bl	8000a10 <Cmt2300_IsExist>
 8001b96:	1e03      	subs	r3, r0, #0
 8001b98:	d006      	beq.n	8001ba8 <main+0x60>
  {
	  led1On();
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <main+0x98>)
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	2110      	movs	r1, #16
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f001 f806 	bl	8002bb2 <HAL_GPIO_WritePin>
 8001ba6:	e005      	b.n	8001bb4 <main+0x6c>
  }
  else
  {
	  led2On();
 8001ba8:	4b0d      	ldr	r3, [pc, #52]	; (8001be0 <main+0x98>)
 8001baa:	2201      	movs	r2, #1
 8001bac:	2120      	movs	r1, #32
 8001bae:	0018      	movs	r0, r3
 8001bb0:	f000 ffff 	bl	8002bb2 <HAL_GPIO_WritePin>
  }

  /* level7: 20dbm */
  Cmt2300_ConfigTxPower(7);
 8001bb4:	2007      	movs	r0, #7
 8001bb6:	f7fe fec3 	bl	8000940 <Cmt2300_ConfigTxPower>
  /* rate:1.2kbps */
  Cmt2300_ConfigDataRate(rf_rate_1K2);
 8001bba:	2001      	movs	r0, #1
 8001bbc:	f7fe fdea 	bl	8000794 <Cmt2300_ConfigDataRate>
  /* packet type */
  Cmt2300_ConfigPktLenthType(CMT2300_PKT_TYPE_VARIABLE);
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	f7fe fb6c 	bl	800029e <Cmt2300_ConfigPktLenthType>
  /* packet mode */
  Cmt2300_ConfigDataMode(CMT2300_DATA_MODE_PACKET);
 8001bc6:	2002      	movs	r0, #2
 8001bc8:	f7fe fe9a 	bl	8000900 <Cmt2300_ConfigDataMode>
  /* enable fifo */
  Cmt2300_EnableFifoMerge(true);
 8001bcc:	2001      	movs	r0, #1
 8001bce:	f7fe fc59 	bl	8000484 <Cmt2300_EnableFifoMerge>

  messageQueueTest();
 8001bd2:	f003 fb87 	bl	80052e4 <messageQueueTest>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#if BSP_TEST_ENABLE
	bspTest();
 8001bd6:	f7ff fcf5 	bl	80015c4 <bspTest>
 8001bda:	e7fc      	b.n	8001bd6 <main+0x8e>
 8001bdc:	fffffefc 	.word	0xfffffefc
 8001be0:	48000400 	.word	0x48000400

08001be4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be4:	b590      	push	{r4, r7, lr}
 8001be6:	b095      	sub	sp, #84	; 0x54
 8001be8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bea:	2420      	movs	r4, #32
 8001bec:	193b      	adds	r3, r7, r4
 8001bee:	0018      	movs	r0, r3
 8001bf0:	2330      	movs	r3, #48	; 0x30
 8001bf2:	001a      	movs	r2, r3
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	f003 fc04 	bl	8005402 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bfa:	2310      	movs	r3, #16
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	0018      	movs	r0, r3
 8001c00:	2310      	movs	r3, #16
 8001c02:	001a      	movs	r2, r3
 8001c04:	2100      	movs	r1, #0
 8001c06:	f003 fbfc 	bl	8005402 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c0a:	003b      	movs	r3, r7
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	2310      	movs	r3, #16
 8001c10:	001a      	movs	r2, r3
 8001c12:	2100      	movs	r1, #0
 8001c14:	f003 fbf5 	bl	8005402 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c18:	0021      	movs	r1, r4
 8001c1a:	187b      	adds	r3, r7, r1
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c20:	187b      	adds	r3, r7, r1
 8001c22:	2201      	movs	r2, #1
 8001c24:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c26:	187b      	adds	r3, r7, r1
 8001c28:	2202      	movs	r2, #2
 8001c2a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c2c:	187b      	adds	r3, r7, r1
 8001c2e:	2280      	movs	r2, #128	; 0x80
 8001c30:	0252      	lsls	r2, r2, #9
 8001c32:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8001c34:	187b      	adds	r3, r7, r1
 8001c36:	2280      	movs	r2, #128	; 0x80
 8001c38:	02d2      	lsls	r2, r2, #11
 8001c3a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001c3c:	187b      	adds	r3, r7, r1
 8001c3e:	2200      	movs	r2, #0
 8001c40:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c42:	187b      	adds	r3, r7, r1
 8001c44:	0018      	movs	r0, r3
 8001c46:	f000 ffed 	bl	8002c24 <HAL_RCC_OscConfig>
 8001c4a:	1e03      	subs	r3, r0, #0
 8001c4c:	d001      	beq.n	8001c52 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001c4e:	f000 f99f 	bl	8001f90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c52:	2110      	movs	r1, #16
 8001c54:	187b      	adds	r3, r7, r1
 8001c56:	2207      	movs	r2, #7
 8001c58:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c5a:	187b      	adds	r3, r7, r1
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c60:	187b      	adds	r3, r7, r1
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c66:	187b      	adds	r3, r7, r1
 8001c68:	2200      	movs	r2, #0
 8001c6a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c6c:	187b      	adds	r3, r7, r1
 8001c6e:	2101      	movs	r1, #1
 8001c70:	0018      	movs	r0, r3
 8001c72:	f001 faf1 	bl	8003258 <HAL_RCC_ClockConfig>
 8001c76:	1e03      	subs	r3, r0, #0
 8001c78:	d001      	beq.n	8001c7e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c7a:	f000 f989 	bl	8001f90 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c7e:	003b      	movs	r3, r7
 8001c80:	2201      	movs	r2, #1
 8001c82:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001c84:	003b      	movs	r3, r7
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c8a:	003b      	movs	r3, r7
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f001 fc29 	bl	80034e4 <HAL_RCCEx_PeriphCLKConfig>
 8001c92:	1e03      	subs	r3, r0, #0
 8001c94:	d001      	beq.n	8001c9a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001c96:	f000 f97b 	bl	8001f90 <Error_Handler>
  }
}
 8001c9a:	46c0      	nop			; (mov r8, r8)
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	b015      	add	sp, #84	; 0x54
 8001ca0:	bd90      	pop	{r4, r7, pc}
	...

08001ca4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001caa:	4a10      	ldr	r2, [pc, #64]	; (8001cec <MX_TIM17_Init+0x48>)
 8001cac:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 4800-1;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001cb0:	4a0f      	ldr	r2, [pc, #60]	; (8001cf0 <MX_TIM17_Init+0x4c>)
 8001cb2:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 36-1;
 8001cba:	4b0b      	ldr	r3, [pc, #44]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001cbc:	2223      	movs	r2, #35	; 0x23
 8001cbe:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <MX_TIM17_Init+0x44>)
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	f001 fcd3 	bl	8003680 <HAL_TIM_Base_Init>
 8001cda:	1e03      	subs	r3, r0, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM17_Init+0x3e>
  {
    Error_Handler();
 8001cde:	f000 f957 	bl	8001f90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000268 	.word	0x20000268
 8001cec:	40014800 	.word	0x40014800
 8001cf0:	000012bf 	.word	0x000012bf

08001cf4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cf8:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001cfa:	4a15      	ldr	r2, [pc, #84]	; (8001d50 <MX_USART1_UART_Init+0x5c>)
 8001cfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001cfe:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d00:	22e1      	movs	r2, #225	; 0xe1
 8001d02:	0252      	lsls	r2, r2, #9
 8001d04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d18:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d1a:	220c      	movs	r2, #12
 8001d1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d24:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d2a:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d36:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <MX_USART1_UART_Init+0x58>)
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f001 ff27 	bl	8003b8c <HAL_UART_Init>
 8001d3e:	1e03      	subs	r3, r0, #0
 8001d40:	d001      	beq.n	8001d46 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d42:	f000 f925 	bl	8001f90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d46:	46c0      	nop			; (mov r8, r8)
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	200002b0 	.word	0x200002b0
 8001d50:	40013800 	.word	0x40013800

08001d54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d5a:	4a15      	ldr	r2, [pc, #84]	; (8001db0 <MX_USART2_UART_Init+0x5c>)
 8001d5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d5e:	4b13      	ldr	r3, [pc, #76]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d60:	22e1      	movs	r2, #225	; 0xe1
 8001d62:	0252      	lsls	r2, r2, #9
 8001d64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d66:	4b11      	ldr	r3, [pc, #68]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d72:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d7a:	220c      	movs	r2, #12
 8001d7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7e:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d84:	4b09      	ldr	r3, [pc, #36]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d8a:	4b08      	ldr	r3, [pc, #32]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d90:	4b06      	ldr	r3, [pc, #24]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d96:	4b05      	ldr	r3, [pc, #20]	; (8001dac <MX_USART2_UART_Init+0x58>)
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f001 fef7 	bl	8003b8c <HAL_UART_Init>
 8001d9e:	1e03      	subs	r3, r0, #0
 8001da0:	d001      	beq.n	8001da6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001da2:	f000 f8f5 	bl	8001f90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001da6:	46c0      	nop			; (mov r8, r8)
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000338 	.word	0x20000338
 8001db0:	40004400 	.word	0x40004400

08001db4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001db4:	b590      	push	{r4, r7, lr}
 8001db6:	b089      	sub	sp, #36	; 0x24
 8001db8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dba:	240c      	movs	r4, #12
 8001dbc:	193b      	adds	r3, r7, r4
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	2314      	movs	r3, #20
 8001dc2:	001a      	movs	r2, r3
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	f003 fb1c 	bl	8005402 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001dca:	4b6e      	ldr	r3, [pc, #440]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001dcc:	695a      	ldr	r2, [r3, #20]
 8001dce:	4b6d      	ldr	r3, [pc, #436]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001dd0:	2180      	movs	r1, #128	; 0x80
 8001dd2:	03c9      	lsls	r1, r1, #15
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	615a      	str	r2, [r3, #20]
 8001dd8:	4b6a      	ldr	r3, [pc, #424]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001dda:	695a      	ldr	r2, [r3, #20]
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	03db      	lsls	r3, r3, #15
 8001de0:	4013      	ands	r3, r2
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	4b67      	ldr	r3, [pc, #412]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001de8:	695a      	ldr	r2, [r3, #20]
 8001dea:	4b66      	ldr	r3, [pc, #408]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001dec:	2180      	movs	r1, #128	; 0x80
 8001dee:	0289      	lsls	r1, r1, #10
 8001df0:	430a      	orrs	r2, r1
 8001df2:	615a      	str	r2, [r3, #20]
 8001df4:	4b63      	ldr	r3, [pc, #396]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001df6:	695a      	ldr	r2, [r3, #20]
 8001df8:	2380      	movs	r3, #128	; 0x80
 8001dfa:	029b      	lsls	r3, r3, #10
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	607b      	str	r3, [r7, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e02:	4b60      	ldr	r3, [pc, #384]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001e04:	695a      	ldr	r2, [r3, #20]
 8001e06:	4b5f      	ldr	r3, [pc, #380]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001e08:	2180      	movs	r1, #128	; 0x80
 8001e0a:	02c9      	lsls	r1, r1, #11
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	615a      	str	r2, [r3, #20]
 8001e10:	4b5c      	ldr	r3, [pc, #368]	; (8001f84 <MX_GPIO_Init+0x1d0>)
 8001e12:	695a      	ldr	r2, [r3, #20]
 8001e14:	2380      	movs	r3, #128	; 0x80
 8001e16:	02db      	lsls	r3, r3, #11
 8001e18:	4013      	ands	r3, r2
 8001e1a:	603b      	str	r3, [r7, #0]
 8001e1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_RS485_EN_Pin|GPIO_RF_SCK_Pin, GPIO_PIN_RESET);
 8001e1e:	2381      	movs	r3, #129	; 0x81
 8001e20:	0119      	lsls	r1, r3, #4
 8001e22:	2390      	movs	r3, #144	; 0x90
 8001e24:	05db      	lsls	r3, r3, #23
 8001e26:	2200      	movs	r2, #0
 8001e28:	0018      	movs	r0, r3
 8001e2a:	f000 fec2 	bl	8002bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin|GPIO_LED1_Pin|GPIO_LED2_Pin, GPIO_PIN_RESET);
 8001e2e:	4956      	ldr	r1, [pc, #344]	; (8001f88 <MX_GPIO_Init+0x1d4>)
 8001e30:	4b56      	ldr	r3, [pc, #344]	; (8001f8c <MX_GPIO_Init+0x1d8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	0018      	movs	r0, r3
 8001e36:	f000 febc 	bl	8002bb2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_RS485_EN_Pin */
  GPIO_InitStruct.Pin = GPIO_RS485_EN_Pin;
 8001e3a:	193b      	adds	r3, r7, r4
 8001e3c:	2210      	movs	r2, #16
 8001e3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e40:	193b      	adds	r3, r7, r4
 8001e42:	2201      	movs	r2, #1
 8001e44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	193b      	adds	r3, r7, r4
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001e4c:	193b      	adds	r3, r7, r4
 8001e4e:	2201      	movs	r2, #1
 8001e50:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RS485_EN_GPIO_Port, &GPIO_InitStruct);
 8001e52:	193a      	adds	r2, r7, r4
 8001e54:	2390      	movs	r3, #144	; 0x90
 8001e56:	05db      	lsls	r3, r3, #23
 8001e58:	0011      	movs	r1, r2
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f000 fc4c 	bl	80026f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO1_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO1_Pin;
 8001e60:	0021      	movs	r1, r4
 8001e62:	187b      	adds	r3, r7, r1
 8001e64:	2280      	movs	r2, #128	; 0x80
 8001e66:	0152      	lsls	r2, r2, #5
 8001e68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e6a:	000c      	movs	r4, r1
 8001e6c:	193b      	adds	r3, r7, r4
 8001e6e:	2200      	movs	r2, #0
 8001e70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e72:	193b      	adds	r3, r7, r4
 8001e74:	2201      	movs	r2, #1
 8001e76:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO1_GPIO_Port, &GPIO_InitStruct);
 8001e78:	193b      	adds	r3, r7, r4
 8001e7a:	4a44      	ldr	r2, [pc, #272]	; (8001f8c <MX_GPIO_Init+0x1d8>)
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	0010      	movs	r0, r2
 8001e80:	f000 fc3a 	bl	80026f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO2_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO2_Pin;
 8001e84:	0021      	movs	r1, r4
 8001e86:	187b      	adds	r3, r7, r1
 8001e88:	2280      	movs	r2, #128	; 0x80
 8001e8a:	0192      	lsls	r2, r2, #6
 8001e8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e8e:	187b      	adds	r3, r7, r1
 8001e90:	2288      	movs	r2, #136	; 0x88
 8001e92:	0352      	lsls	r2, r2, #13
 8001e94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e96:	187b      	adds	r3, r7, r1
 8001e98:	2201      	movs	r2, #1
 8001e9a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO2_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	000c      	movs	r4, r1
 8001e9e:	187b      	adds	r3, r7, r1
 8001ea0:	4a3a      	ldr	r2, [pc, #232]	; (8001f8c <MX_GPIO_Init+0x1d8>)
 8001ea2:	0019      	movs	r1, r3
 8001ea4:	0010      	movs	r0, r2
 8001ea6:	f000 fc27 	bl	80026f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_RF_FCSB_Pin GPIO_RF_CSB_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_FCSB_Pin|GPIO_RF_CSB_Pin;
 8001eaa:	0021      	movs	r1, r4
 8001eac:	187b      	adds	r3, r7, r1
 8001eae:	22c0      	movs	r2, #192	; 0xc0
 8001eb0:	0212      	lsls	r2, r2, #8
 8001eb2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb4:	000c      	movs	r4, r1
 8001eb6:	193b      	adds	r3, r7, r4
 8001eb8:	2201      	movs	r2, #1
 8001eba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	193b      	adds	r3, r7, r4
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ec2:	193b      	adds	r3, r7, r4
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec8:	193b      	adds	r3, r7, r4
 8001eca:	4a30      	ldr	r2, [pc, #192]	; (8001f8c <MX_GPIO_Init+0x1d8>)
 8001ecc:	0019      	movs	r1, r3
 8001ece:	0010      	movs	r0, r2
 8001ed0:	f000 fc12 	bl	80026f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SDIO_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SDIO_Pin;
 8001ed4:	193b      	adds	r3, r7, r4
 8001ed6:	2280      	movs	r2, #128	; 0x80
 8001ed8:	0052      	lsls	r2, r2, #1
 8001eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001edc:	193b      	adds	r3, r7, r4
 8001ede:	2200      	movs	r2, #0
 8001ee0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	193b      	adds	r3, r7, r4
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_SDIO_GPIO_Port, &GPIO_InitStruct);
 8001ee8:	193a      	adds	r2, r7, r4
 8001eea:	2390      	movs	r3, #144	; 0x90
 8001eec:	05db      	lsls	r3, r3, #23
 8001eee:	0011      	movs	r1, r2
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f000 fc01 	bl	80026f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_SCK_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_SCK_Pin;
 8001ef6:	0021      	movs	r1, r4
 8001ef8:	187b      	adds	r3, r7, r1
 8001efa:	2280      	movs	r2, #128	; 0x80
 8001efc:	0112      	lsls	r2, r2, #4
 8001efe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f00:	000c      	movs	r4, r1
 8001f02:	193b      	adds	r3, r7, r4
 8001f04:	2201      	movs	r2, #1
 8001f06:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	193b      	adds	r3, r7, r4
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f0e:	193b      	adds	r3, r7, r4
 8001f10:	2203      	movs	r2, #3
 8001f12:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIO_RF_SCK_GPIO_Port, &GPIO_InitStruct);
 8001f14:	193a      	adds	r2, r7, r4
 8001f16:	2390      	movs	r3, #144	; 0x90
 8001f18:	05db      	lsls	r3, r3, #23
 8001f1a:	0011      	movs	r1, r2
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 fbeb 	bl	80026f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_RF_GPIO3_Pin */
  GPIO_InitStruct.Pin = GPIO_RF_GPIO3_Pin;
 8001f22:	193b      	adds	r3, r7, r4
 8001f24:	2280      	movs	r2, #128	; 0x80
 8001f26:	0152      	lsls	r2, r2, #5
 8001f28:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f2a:	193b      	adds	r3, r7, r4
 8001f2c:	2288      	movs	r2, #136	; 0x88
 8001f2e:	0352      	lsls	r2, r2, #13
 8001f30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f32:	193b      	adds	r3, r7, r4
 8001f34:	2201      	movs	r2, #1
 8001f36:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIO_RF_GPIO3_GPIO_Port, &GPIO_InitStruct);
 8001f38:	193a      	adds	r2, r7, r4
 8001f3a:	2390      	movs	r3, #144	; 0x90
 8001f3c:	05db      	lsls	r3, r3, #23
 8001f3e:	0011      	movs	r1, r2
 8001f40:	0018      	movs	r0, r3
 8001f42:	f000 fbd9 	bl	80026f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin GPIO_LED2_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|GPIO_LED2_Pin;
 8001f46:	0021      	movs	r1, r4
 8001f48:	187b      	adds	r3, r7, r1
 8001f4a:	2230      	movs	r2, #48	; 0x30
 8001f4c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f4e:	187b      	adds	r3, r7, r1
 8001f50:	2201      	movs	r2, #1
 8001f52:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	187b      	adds	r3, r7, r1
 8001f56:	2200      	movs	r2, #0
 8001f58:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001f5a:	187b      	adds	r3, r7, r1
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f60:	187b      	adds	r3, r7, r1
 8001f62:	4a0a      	ldr	r2, [pc, #40]	; (8001f8c <MX_GPIO_Init+0x1d8>)
 8001f64:	0019      	movs	r1, r3
 8001f66:	0010      	movs	r0, r2
 8001f68:	f000 fbc6 	bl	80026f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2100      	movs	r1, #0
 8001f70:	2007      	movs	r0, #7
 8001f72:	f000 fb01 	bl	8002578 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001f76:	2007      	movs	r0, #7
 8001f78:	f000 fb13 	bl	80025a2 <HAL_NVIC_EnableIRQ>

}
 8001f7c:	46c0      	nop			; (mov r8, r8)
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b009      	add	sp, #36	; 0x24
 8001f82:	bd90      	pop	{r4, r7, pc}
 8001f84:	40021000 	.word	0x40021000
 8001f88:	0000c030 	.word	0x0000c030
 8001f8c:	48000400 	.word	0x48000400

08001f90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f94:	b672      	cpsid	i
}
 8001f96:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f98:	e7fe      	b.n	8001f98 <Error_Handler+0x8>
	...

08001f9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa2:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <HAL_MspInit+0x44>)
 8001fa4:	699a      	ldr	r2, [r3, #24]
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <HAL_MspInit+0x44>)
 8001fa8:	2101      	movs	r1, #1
 8001faa:	430a      	orrs	r2, r1
 8001fac:	619a      	str	r2, [r3, #24]
 8001fae:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <HAL_MspInit+0x44>)
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	607b      	str	r3, [r7, #4]
 8001fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	4b09      	ldr	r3, [pc, #36]	; (8001fe0 <HAL_MspInit+0x44>)
 8001fbc:	69da      	ldr	r2, [r3, #28]
 8001fbe:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <HAL_MspInit+0x44>)
 8001fc0:	2180      	movs	r1, #128	; 0x80
 8001fc2:	0549      	lsls	r1, r1, #21
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	61da      	str	r2, [r3, #28]
 8001fc8:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <HAL_MspInit+0x44>)
 8001fca:	69da      	ldr	r2, [r3, #28]
 8001fcc:	2380      	movs	r3, #128	; 0x80
 8001fce:	055b      	lsls	r3, r3, #21
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	603b      	str	r3, [r7, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd6:	46c0      	nop			; (mov r8, r8)
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	b002      	add	sp, #8
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	46c0      	nop			; (mov r8, r8)
 8001fe0:	40021000 	.word	0x40021000

08001fe4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a0e      	ldr	r2, [pc, #56]	; (800202c <HAL_TIM_Base_MspInit+0x48>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d115      	bne.n	8002022 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	; (8002030 <HAL_TIM_Base_MspInit+0x4c>)
 8001ff8:	699a      	ldr	r2, [r3, #24]
 8001ffa:	4b0d      	ldr	r3, [pc, #52]	; (8002030 <HAL_TIM_Base_MspInit+0x4c>)
 8001ffc:	2180      	movs	r1, #128	; 0x80
 8001ffe:	02c9      	lsls	r1, r1, #11
 8002000:	430a      	orrs	r2, r1
 8002002:	619a      	str	r2, [r3, #24]
 8002004:	4b0a      	ldr	r3, [pc, #40]	; (8002030 <HAL_TIM_Base_MspInit+0x4c>)
 8002006:	699a      	ldr	r2, [r3, #24]
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	02db      	lsls	r3, r3, #11
 800200c:	4013      	ands	r3, r2
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8002012:	2200      	movs	r2, #0
 8002014:	2100      	movs	r1, #0
 8002016:	2016      	movs	r0, #22
 8002018:	f000 faae 	bl	8002578 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 800201c:	2016      	movs	r0, #22
 800201e:	f000 fac0 	bl	80025a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	46bd      	mov	sp, r7
 8002026:	b004      	add	sp, #16
 8002028:	bd80      	pop	{r7, pc}
 800202a:	46c0      	nop			; (mov r8, r8)
 800202c:	40014800 	.word	0x40014800
 8002030:	40021000 	.word	0x40021000

08002034 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002034:	b590      	push	{r4, r7, lr}
 8002036:	b08d      	sub	sp, #52	; 0x34
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	241c      	movs	r4, #28
 800203e:	193b      	adds	r3, r7, r4
 8002040:	0018      	movs	r0, r3
 8002042:	2314      	movs	r3, #20
 8002044:	001a      	movs	r2, r3
 8002046:	2100      	movs	r1, #0
 8002048:	f003 f9db 	bl	8005402 <memset>
  if(huart->Instance==USART1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a3d      	ldr	r2, [pc, #244]	; (8002148 <HAL_UART_MspInit+0x114>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d13c      	bne.n	80020d0 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002056:	4b3d      	ldr	r3, [pc, #244]	; (800214c <HAL_UART_MspInit+0x118>)
 8002058:	699a      	ldr	r2, [r3, #24]
 800205a:	4b3c      	ldr	r3, [pc, #240]	; (800214c <HAL_UART_MspInit+0x118>)
 800205c:	2180      	movs	r1, #128	; 0x80
 800205e:	01c9      	lsls	r1, r1, #7
 8002060:	430a      	orrs	r2, r1
 8002062:	619a      	str	r2, [r3, #24]
 8002064:	4b39      	ldr	r3, [pc, #228]	; (800214c <HAL_UART_MspInit+0x118>)
 8002066:	699a      	ldr	r2, [r3, #24]
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	01db      	lsls	r3, r3, #7
 800206c:	4013      	ands	r3, r2
 800206e:	61bb      	str	r3, [r7, #24]
 8002070:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002072:	4b36      	ldr	r3, [pc, #216]	; (800214c <HAL_UART_MspInit+0x118>)
 8002074:	695a      	ldr	r2, [r3, #20]
 8002076:	4b35      	ldr	r3, [pc, #212]	; (800214c <HAL_UART_MspInit+0x118>)
 8002078:	2180      	movs	r1, #128	; 0x80
 800207a:	0289      	lsls	r1, r1, #10
 800207c:	430a      	orrs	r2, r1
 800207e:	615a      	str	r2, [r3, #20]
 8002080:	4b32      	ldr	r3, [pc, #200]	; (800214c <HAL_UART_MspInit+0x118>)
 8002082:	695a      	ldr	r2, [r3, #20]
 8002084:	2380      	movs	r3, #128	; 0x80
 8002086:	029b      	lsls	r3, r3, #10
 8002088:	4013      	ands	r3, r2
 800208a:	617b      	str	r3, [r7, #20]
 800208c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800208e:	193b      	adds	r3, r7, r4
 8002090:	22c0      	movs	r2, #192	; 0xc0
 8002092:	00d2      	lsls	r2, r2, #3
 8002094:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002096:	0021      	movs	r1, r4
 8002098:	187b      	adds	r3, r7, r1
 800209a:	2202      	movs	r2, #2
 800209c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209e:	187b      	adds	r3, r7, r1
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020a4:	187b      	adds	r3, r7, r1
 80020a6:	2203      	movs	r2, #3
 80020a8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80020aa:	187b      	adds	r3, r7, r1
 80020ac:	2201      	movs	r2, #1
 80020ae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b0:	187a      	adds	r2, r7, r1
 80020b2:	2390      	movs	r3, #144	; 0x90
 80020b4:	05db      	lsls	r3, r3, #23
 80020b6:	0011      	movs	r1, r2
 80020b8:	0018      	movs	r0, r3
 80020ba:	f000 fb1d 	bl	80026f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2101      	movs	r1, #1
 80020c2:	201b      	movs	r0, #27
 80020c4:	f000 fa58 	bl	8002578 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020c8:	201b      	movs	r0, #27
 80020ca:	f000 fa6a 	bl	80025a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020ce:	e037      	b.n	8002140 <HAL_UART_MspInit+0x10c>
  else if(huart->Instance==USART2)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a1e      	ldr	r2, [pc, #120]	; (8002150 <HAL_UART_MspInit+0x11c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d132      	bne.n	8002140 <HAL_UART_MspInit+0x10c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020da:	4b1c      	ldr	r3, [pc, #112]	; (800214c <HAL_UART_MspInit+0x118>)
 80020dc:	69da      	ldr	r2, [r3, #28]
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <HAL_UART_MspInit+0x118>)
 80020e0:	2180      	movs	r1, #128	; 0x80
 80020e2:	0289      	lsls	r1, r1, #10
 80020e4:	430a      	orrs	r2, r1
 80020e6:	61da      	str	r2, [r3, #28]
 80020e8:	4b18      	ldr	r3, [pc, #96]	; (800214c <HAL_UART_MspInit+0x118>)
 80020ea:	69da      	ldr	r2, [r3, #28]
 80020ec:	2380      	movs	r3, #128	; 0x80
 80020ee:	029b      	lsls	r3, r3, #10
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f6:	4b15      	ldr	r3, [pc, #84]	; (800214c <HAL_UART_MspInit+0x118>)
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	4b14      	ldr	r3, [pc, #80]	; (800214c <HAL_UART_MspInit+0x118>)
 80020fc:	2180      	movs	r1, #128	; 0x80
 80020fe:	0289      	lsls	r1, r1, #10
 8002100:	430a      	orrs	r2, r1
 8002102:	615a      	str	r2, [r3, #20]
 8002104:	4b11      	ldr	r3, [pc, #68]	; (800214c <HAL_UART_MspInit+0x118>)
 8002106:	695a      	ldr	r2, [r3, #20]
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	029b      	lsls	r3, r3, #10
 800210c:	4013      	ands	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]
 8002110:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002112:	211c      	movs	r1, #28
 8002114:	187b      	adds	r3, r7, r1
 8002116:	220c      	movs	r2, #12
 8002118:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211a:	187b      	adds	r3, r7, r1
 800211c:	2202      	movs	r2, #2
 800211e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	187b      	adds	r3, r7, r1
 8002122:	2200      	movs	r2, #0
 8002124:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002126:	187b      	adds	r3, r7, r1
 8002128:	2203      	movs	r2, #3
 800212a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800212c:	187b      	adds	r3, r7, r1
 800212e:	2201      	movs	r2, #1
 8002130:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002132:	187a      	adds	r2, r7, r1
 8002134:	2390      	movs	r3, #144	; 0x90
 8002136:	05db      	lsls	r3, r3, #23
 8002138:	0011      	movs	r1, r2
 800213a:	0018      	movs	r0, r3
 800213c:	f000 fadc 	bl	80026f8 <HAL_GPIO_Init>
}
 8002140:	46c0      	nop			; (mov r8, r8)
 8002142:	46bd      	mov	sp, r7
 8002144:	b00d      	add	sp, #52	; 0x34
 8002146:	bd90      	pop	{r4, r7, pc}
 8002148:	40013800 	.word	0x40013800
 800214c:	40021000 	.word	0x40021000
 8002150:	40004400 	.word	0x40004400

08002154 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b082      	sub	sp, #8
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a14      	ldr	r2, [pc, #80]	; (80021b4 <HAL_UART_MspDeInit+0x60>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d111      	bne.n	800218a <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002166:	4b14      	ldr	r3, [pc, #80]	; (80021b8 <HAL_UART_MspDeInit+0x64>)
 8002168:	699a      	ldr	r2, [r3, #24]
 800216a:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <HAL_UART_MspDeInit+0x64>)
 800216c:	4913      	ldr	r1, [pc, #76]	; (80021bc <HAL_UART_MspDeInit+0x68>)
 800216e:	400a      	ands	r2, r1
 8002170:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8002172:	23c0      	movs	r3, #192	; 0xc0
 8002174:	00da      	lsls	r2, r3, #3
 8002176:	2390      	movs	r3, #144	; 0x90
 8002178:	05db      	lsls	r3, r3, #23
 800217a:	0011      	movs	r1, r2
 800217c:	0018      	movs	r0, r3
 800217e:	f000 fc2b 	bl	80029d8 <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002182:	201b      	movs	r0, #27
 8002184:	f000 fa1d 	bl	80025c2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8002188:	e010      	b.n	80021ac <HAL_UART_MspDeInit+0x58>
  else if(huart->Instance==USART2)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a0c      	ldr	r2, [pc, #48]	; (80021c0 <HAL_UART_MspDeInit+0x6c>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d10b      	bne.n	80021ac <HAL_UART_MspDeInit+0x58>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002194:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <HAL_UART_MspDeInit+0x64>)
 8002196:	69da      	ldr	r2, [r3, #28]
 8002198:	4b07      	ldr	r3, [pc, #28]	; (80021b8 <HAL_UART_MspDeInit+0x64>)
 800219a:	490a      	ldr	r1, [pc, #40]	; (80021c4 <HAL_UART_MspDeInit+0x70>)
 800219c:	400a      	ands	r2, r1
 800219e:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80021a0:	2390      	movs	r3, #144	; 0x90
 80021a2:	05db      	lsls	r3, r3, #23
 80021a4:	210c      	movs	r1, #12
 80021a6:	0018      	movs	r0, r3
 80021a8:	f000 fc16 	bl	80029d8 <HAL_GPIO_DeInit>
}
 80021ac:	46c0      	nop			; (mov r8, r8)
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b002      	add	sp, #8
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40013800 	.word	0x40013800
 80021b8:	40021000 	.word	0x40021000
 80021bc:	ffffbfff 	.word	0xffffbfff
 80021c0:	40004400 	.word	0x40004400
 80021c4:	fffdffff 	.word	0xfffdffff

080021c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021cc:	e7fe      	b.n	80021cc <NMI_Handler+0x4>

080021ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d2:	e7fe      	b.n	80021d2 <HardFault_Handler+0x4>

080021d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ec:	f000 f8da 	bl	80023a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SysTick_Handler();
 80021f0:	f7ff faa6 	bl	8001740 <HAL_SysTick_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80021f4:	46c0      	nop			; (mov r8, r8)
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	015b      	lsls	r3, r3, #5
 8002202:	0018      	movs	r0, r3
 8002204:	f000 fcf2 	bl	8002bec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002208:	2380      	movs	r3, #128	; 0x80
 800220a:	019b      	lsls	r3, r3, #6
 800220c:	0018      	movs	r0, r3
 800220e:	f000 fced 	bl	8002bec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800221c:	4b03      	ldr	r3, [pc, #12]	; (800222c <TIM17_IRQHandler+0x14>)
 800221e:	0018      	movs	r0, r3
 8002220:	f001 faf8 	bl	8003814 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8002224:	46c0      	nop			; (mov r8, r8)
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	46c0      	nop			; (mov r8, r8)
 800222c:	20000268 	.word	0x20000268

08002230 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002234:	4b03      	ldr	r3, [pc, #12]	; (8002244 <USART1_IRQHandler+0x14>)
 8002236:	0018      	movs	r0, r3
 8002238:	f001 fd92 	bl	8003d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800223c:	46c0      	nop			; (mov r8, r8)
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	200002b0 	.word	0x200002b0

08002248 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002250:	4a14      	ldr	r2, [pc, #80]	; (80022a4 <_sbrk+0x5c>)
 8002252:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <_sbrk+0x60>)
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800225c:	4b13      	ldr	r3, [pc, #76]	; (80022ac <_sbrk+0x64>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d102      	bne.n	800226a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <_sbrk+0x64>)
 8002266:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <_sbrk+0x68>)
 8002268:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <_sbrk+0x64>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	18d3      	adds	r3, r2, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	429a      	cmp	r2, r3
 8002276:	d207      	bcs.n	8002288 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002278:	f003 f886 	bl	8005388 <__errno>
 800227c:	0003      	movs	r3, r0
 800227e:	220c      	movs	r2, #12
 8002280:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002282:	2301      	movs	r3, #1
 8002284:	425b      	negs	r3, r3
 8002286:	e009      	b.n	800229c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <_sbrk+0x64>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228e:	4b07      	ldr	r3, [pc, #28]	; (80022ac <_sbrk+0x64>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	18d2      	adds	r2, r2, r3
 8002296:	4b05      	ldr	r3, [pc, #20]	; (80022ac <_sbrk+0x64>)
 8002298:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800229a:	68fb      	ldr	r3, [r7, #12]
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	b006      	add	sp, #24
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20002000 	.word	0x20002000
 80022a8:	00000400 	.word	0x00000400
 80022ac:	200003c0 	.word	0x200003c0
 80022b0:	200003e8 	.word	0x200003e8

080022b4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80022b8:	46c0      	nop			; (mov r8, r8)
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
	...

080022c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022c0:	480d      	ldr	r0, [pc, #52]	; (80022f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022c2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80022c4:	f7ff fff6 	bl	80022b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022c8:	480c      	ldr	r0, [pc, #48]	; (80022fc <LoopForever+0x6>)
  ldr r1, =_edata
 80022ca:	490d      	ldr	r1, [pc, #52]	; (8002300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022cc:	4a0d      	ldr	r2, [pc, #52]	; (8002304 <LoopForever+0xe>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d0:	e002      	b.n	80022d8 <LoopCopyDataInit>

080022d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d6:	3304      	adds	r3, #4

080022d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022dc:	d3f9      	bcc.n	80022d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022de:	4a0a      	ldr	r2, [pc, #40]	; (8002308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022e0:	4c0a      	ldr	r4, [pc, #40]	; (800230c <LoopForever+0x16>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e4:	e001      	b.n	80022ea <LoopFillZerobss>

080022e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e8:	3204      	adds	r2, #4

080022ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ec:	d3fb      	bcc.n	80022e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80022ee:	f003 f851 	bl	8005394 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022f2:	f7ff fc29 	bl	8001b48 <main>

080022f6 <LoopForever>:

LoopForever:
    b LoopForever
 80022f6:	e7fe      	b.n	80022f6 <LoopForever>
  ldr   r0, =_estack
 80022f8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80022fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002300:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 8002304:	080057b0 	.word	0x080057b0
  ldr r2, =_sbss
 8002308:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 800230c:	200003e8 	.word	0x200003e8

08002310 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002310:	e7fe      	b.n	8002310 <ADC1_IRQHandler>
	...

08002314 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002318:	4b07      	ldr	r3, [pc, #28]	; (8002338 <HAL_Init+0x24>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_Init+0x24>)
 800231e:	2110      	movs	r1, #16
 8002320:	430a      	orrs	r2, r1
 8002322:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002324:	2000      	movs	r0, #0
 8002326:	f000 f809 	bl	800233c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800232a:	f7ff fe37 	bl	8001f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	40022000 	.word	0x40022000

0800233c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800233c:	b590      	push	{r4, r7, lr}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002344:	4b14      	ldr	r3, [pc, #80]	; (8002398 <HAL_InitTick+0x5c>)
 8002346:	681c      	ldr	r4, [r3, #0]
 8002348:	4b14      	ldr	r3, [pc, #80]	; (800239c <HAL_InitTick+0x60>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	0019      	movs	r1, r3
 800234e:	23fa      	movs	r3, #250	; 0xfa
 8002350:	0098      	lsls	r0, r3, #2
 8002352:	f7fd fed9 	bl	8000108 <__udivsi3>
 8002356:	0003      	movs	r3, r0
 8002358:	0019      	movs	r1, r3
 800235a:	0020      	movs	r0, r4
 800235c:	f7fd fed4 	bl	8000108 <__udivsi3>
 8002360:	0003      	movs	r3, r0
 8002362:	0018      	movs	r0, r3
 8002364:	f000 f93d 	bl	80025e2 <HAL_SYSTICK_Config>
 8002368:	1e03      	subs	r3, r0, #0
 800236a:	d001      	beq.n	8002370 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e00f      	b.n	8002390 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b03      	cmp	r3, #3
 8002374:	d80b      	bhi.n	800238e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	2301      	movs	r3, #1
 800237a:	425b      	negs	r3, r3
 800237c:	2200      	movs	r2, #0
 800237e:	0018      	movs	r0, r3
 8002380:	f000 f8fa 	bl	8002578 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002384:	4b06      	ldr	r3, [pc, #24]	; (80023a0 <HAL_InitTick+0x64>)
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800238a:	2300      	movs	r3, #0
 800238c:	e000      	b.n	8002390 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
}
 8002390:	0018      	movs	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	b003      	add	sp, #12
 8002396:	bd90      	pop	{r4, r7, pc}
 8002398:	20000018 	.word	0x20000018
 800239c:	20000020 	.word	0x20000020
 80023a0:	2000001c 	.word	0x2000001c

080023a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023a8:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <HAL_IncTick+0x1c>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	001a      	movs	r2, r3
 80023ae:	4b05      	ldr	r3, [pc, #20]	; (80023c4 <HAL_IncTick+0x20>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	18d2      	adds	r2, r2, r3
 80023b4:	4b03      	ldr	r3, [pc, #12]	; (80023c4 <HAL_IncTick+0x20>)
 80023b6:	601a      	str	r2, [r3, #0]
}
 80023b8:	46c0      	nop			; (mov r8, r8)
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	20000020 	.word	0x20000020
 80023c4:	200003c4 	.word	0x200003c4

080023c8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  return uwTick;
 80023cc:	4b02      	ldr	r3, [pc, #8]	; (80023d8 <HAL_GetTick+0x10>)
 80023ce:	681b      	ldr	r3, [r3, #0]
}
 80023d0:	0018      	movs	r0, r3
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	46c0      	nop			; (mov r8, r8)
 80023d8:	200003c4 	.word	0x200003c4

080023dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	0002      	movs	r2, r0
 80023e4:	1dfb      	adds	r3, r7, #7
 80023e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023e8:	1dfb      	adds	r3, r7, #7
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	2b7f      	cmp	r3, #127	; 0x7f
 80023ee:	d809      	bhi.n	8002404 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023f0:	1dfb      	adds	r3, r7, #7
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	001a      	movs	r2, r3
 80023f6:	231f      	movs	r3, #31
 80023f8:	401a      	ands	r2, r3
 80023fa:	4b04      	ldr	r3, [pc, #16]	; (800240c <__NVIC_EnableIRQ+0x30>)
 80023fc:	2101      	movs	r1, #1
 80023fe:	4091      	lsls	r1, r2
 8002400:	000a      	movs	r2, r1
 8002402:	601a      	str	r2, [r3, #0]
  }
}
 8002404:	46c0      	nop			; (mov r8, r8)
 8002406:	46bd      	mov	sp, r7
 8002408:	b002      	add	sp, #8
 800240a:	bd80      	pop	{r7, pc}
 800240c:	e000e100 	.word	0xe000e100

08002410 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	0002      	movs	r2, r0
 8002418:	1dfb      	adds	r3, r7, #7
 800241a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800241c:	1dfb      	adds	r3, r7, #7
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b7f      	cmp	r3, #127	; 0x7f
 8002422:	d810      	bhi.n	8002446 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002424:	1dfb      	adds	r3, r7, #7
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	001a      	movs	r2, r3
 800242a:	231f      	movs	r3, #31
 800242c:	4013      	ands	r3, r2
 800242e:	4908      	ldr	r1, [pc, #32]	; (8002450 <__NVIC_DisableIRQ+0x40>)
 8002430:	2201      	movs	r2, #1
 8002432:	409a      	lsls	r2, r3
 8002434:	0013      	movs	r3, r2
 8002436:	2280      	movs	r2, #128	; 0x80
 8002438:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800243a:	f3bf 8f4f 	dsb	sy
}
 800243e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002440:	f3bf 8f6f 	isb	sy
}
 8002444:	46c0      	nop			; (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8002446:	46c0      	nop			; (mov r8, r8)
 8002448:	46bd      	mov	sp, r7
 800244a:	b002      	add	sp, #8
 800244c:	bd80      	pop	{r7, pc}
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	e000e100 	.word	0xe000e100

08002454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002454:	b590      	push	{r4, r7, lr}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	0002      	movs	r2, r0
 800245c:	6039      	str	r1, [r7, #0]
 800245e:	1dfb      	adds	r3, r7, #7
 8002460:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002462:	1dfb      	adds	r3, r7, #7
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	2b7f      	cmp	r3, #127	; 0x7f
 8002468:	d828      	bhi.n	80024bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800246a:	4a2f      	ldr	r2, [pc, #188]	; (8002528 <__NVIC_SetPriority+0xd4>)
 800246c:	1dfb      	adds	r3, r7, #7
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	b25b      	sxtb	r3, r3
 8002472:	089b      	lsrs	r3, r3, #2
 8002474:	33c0      	adds	r3, #192	; 0xc0
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	589b      	ldr	r3, [r3, r2]
 800247a:	1dfa      	adds	r2, r7, #7
 800247c:	7812      	ldrb	r2, [r2, #0]
 800247e:	0011      	movs	r1, r2
 8002480:	2203      	movs	r2, #3
 8002482:	400a      	ands	r2, r1
 8002484:	00d2      	lsls	r2, r2, #3
 8002486:	21ff      	movs	r1, #255	; 0xff
 8002488:	4091      	lsls	r1, r2
 800248a:	000a      	movs	r2, r1
 800248c:	43d2      	mvns	r2, r2
 800248e:	401a      	ands	r2, r3
 8002490:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	019b      	lsls	r3, r3, #6
 8002496:	22ff      	movs	r2, #255	; 0xff
 8002498:	401a      	ands	r2, r3
 800249a:	1dfb      	adds	r3, r7, #7
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	0018      	movs	r0, r3
 80024a0:	2303      	movs	r3, #3
 80024a2:	4003      	ands	r3, r0
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024a8:	481f      	ldr	r0, [pc, #124]	; (8002528 <__NVIC_SetPriority+0xd4>)
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	b25b      	sxtb	r3, r3
 80024b0:	089b      	lsrs	r3, r3, #2
 80024b2:	430a      	orrs	r2, r1
 80024b4:	33c0      	adds	r3, #192	; 0xc0
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80024ba:	e031      	b.n	8002520 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024bc:	4a1b      	ldr	r2, [pc, #108]	; (800252c <__NVIC_SetPriority+0xd8>)
 80024be:	1dfb      	adds	r3, r7, #7
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	0019      	movs	r1, r3
 80024c4:	230f      	movs	r3, #15
 80024c6:	400b      	ands	r3, r1
 80024c8:	3b08      	subs	r3, #8
 80024ca:	089b      	lsrs	r3, r3, #2
 80024cc:	3306      	adds	r3, #6
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	18d3      	adds	r3, r2, r3
 80024d2:	3304      	adds	r3, #4
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	1dfa      	adds	r2, r7, #7
 80024d8:	7812      	ldrb	r2, [r2, #0]
 80024da:	0011      	movs	r1, r2
 80024dc:	2203      	movs	r2, #3
 80024de:	400a      	ands	r2, r1
 80024e0:	00d2      	lsls	r2, r2, #3
 80024e2:	21ff      	movs	r1, #255	; 0xff
 80024e4:	4091      	lsls	r1, r2
 80024e6:	000a      	movs	r2, r1
 80024e8:	43d2      	mvns	r2, r2
 80024ea:	401a      	ands	r2, r3
 80024ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	019b      	lsls	r3, r3, #6
 80024f2:	22ff      	movs	r2, #255	; 0xff
 80024f4:	401a      	ands	r2, r3
 80024f6:	1dfb      	adds	r3, r7, #7
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	0018      	movs	r0, r3
 80024fc:	2303      	movs	r3, #3
 80024fe:	4003      	ands	r3, r0
 8002500:	00db      	lsls	r3, r3, #3
 8002502:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002504:	4809      	ldr	r0, [pc, #36]	; (800252c <__NVIC_SetPriority+0xd8>)
 8002506:	1dfb      	adds	r3, r7, #7
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	001c      	movs	r4, r3
 800250c:	230f      	movs	r3, #15
 800250e:	4023      	ands	r3, r4
 8002510:	3b08      	subs	r3, #8
 8002512:	089b      	lsrs	r3, r3, #2
 8002514:	430a      	orrs	r2, r1
 8002516:	3306      	adds	r3, #6
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	18c3      	adds	r3, r0, r3
 800251c:	3304      	adds	r3, #4
 800251e:	601a      	str	r2, [r3, #0]
}
 8002520:	46c0      	nop			; (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	b003      	add	sp, #12
 8002526:	bd90      	pop	{r4, r7, pc}
 8002528:	e000e100 	.word	0xe000e100
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	1e5a      	subs	r2, r3, #1
 800253c:	2380      	movs	r3, #128	; 0x80
 800253e:	045b      	lsls	r3, r3, #17
 8002540:	429a      	cmp	r2, r3
 8002542:	d301      	bcc.n	8002548 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002544:	2301      	movs	r3, #1
 8002546:	e010      	b.n	800256a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002548:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <SysTick_Config+0x44>)
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	3a01      	subs	r2, #1
 800254e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002550:	2301      	movs	r3, #1
 8002552:	425b      	negs	r3, r3
 8002554:	2103      	movs	r1, #3
 8002556:	0018      	movs	r0, r3
 8002558:	f7ff ff7c 	bl	8002454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800255c:	4b05      	ldr	r3, [pc, #20]	; (8002574 <SysTick_Config+0x44>)
 800255e:	2200      	movs	r2, #0
 8002560:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002562:	4b04      	ldr	r3, [pc, #16]	; (8002574 <SysTick_Config+0x44>)
 8002564:	2207      	movs	r2, #7
 8002566:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002568:	2300      	movs	r3, #0
}
 800256a:	0018      	movs	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	b002      	add	sp, #8
 8002570:	bd80      	pop	{r7, pc}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	e000e010 	.word	0xe000e010

08002578 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	210f      	movs	r1, #15
 8002584:	187b      	adds	r3, r7, r1
 8002586:	1c02      	adds	r2, r0, #0
 8002588:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	187b      	adds	r3, r7, r1
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	b25b      	sxtb	r3, r3
 8002592:	0011      	movs	r1, r2
 8002594:	0018      	movs	r0, r3
 8002596:	f7ff ff5d 	bl	8002454 <__NVIC_SetPriority>
}
 800259a:	46c0      	nop			; (mov r8, r8)
 800259c:	46bd      	mov	sp, r7
 800259e:	b004      	add	sp, #16
 80025a0:	bd80      	pop	{r7, pc}

080025a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a2:	b580      	push	{r7, lr}
 80025a4:	b082      	sub	sp, #8
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	0002      	movs	r2, r0
 80025aa:	1dfb      	adds	r3, r7, #7
 80025ac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025ae:	1dfb      	adds	r3, r7, #7
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	b25b      	sxtb	r3, r3
 80025b4:	0018      	movs	r0, r3
 80025b6:	f7ff ff11 	bl	80023dc <__NVIC_EnableIRQ>
}
 80025ba:	46c0      	nop			; (mov r8, r8)
 80025bc:	46bd      	mov	sp, r7
 80025be:	b002      	add	sp, #8
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b082      	sub	sp, #8
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	0002      	movs	r2, r0
 80025ca:	1dfb      	adds	r3, r7, #7
 80025cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80025ce:	1dfb      	adds	r3, r7, #7
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	b25b      	sxtb	r3, r3
 80025d4:	0018      	movs	r0, r3
 80025d6:	f7ff ff1b 	bl	8002410 <__NVIC_DisableIRQ>
}
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	46bd      	mov	sp, r7
 80025de:	b002      	add	sp, #8
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025e2:	b580      	push	{r7, lr}
 80025e4:	b082      	sub	sp, #8
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	0018      	movs	r0, r3
 80025ee:	f7ff ff9f 	bl	8002530 <SysTick_Config>
 80025f2:	0003      	movs	r3, r0
}
 80025f4:	0018      	movs	r0, r3
 80025f6:	46bd      	mov	sp, r7
 80025f8:	b002      	add	sp, #8
 80025fa:	bd80      	pop	{r7, pc}

080025fc <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2221      	movs	r2, #33	; 0x21
 8002608:	5c9b      	ldrb	r3, [r3, r2]
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d008      	beq.n	8002622 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2204      	movs	r2, #4
 8002614:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2220      	movs	r2, #32
 800261a:	2100      	movs	r1, #0
 800261c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e020      	b.n	8002664 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	210e      	movs	r1, #14
 800262e:	438a      	bics	r2, r1
 8002630:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2101      	movs	r1, #1
 800263e:	438a      	bics	r2, r1
 8002640:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800264a:	2101      	movs	r1, #1
 800264c:	4091      	lsls	r1, r2
 800264e:	000a      	movs	r2, r1
 8002650:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2221      	movs	r2, #33	; 0x21
 8002656:	2101      	movs	r1, #1
 8002658:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2220      	movs	r2, #32
 800265e:	2100      	movs	r1, #0
 8002660:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	0018      	movs	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	b002      	add	sp, #8
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002674:	210f      	movs	r1, #15
 8002676:	187b      	adds	r3, r7, r1
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2221      	movs	r2, #33	; 0x21
 8002680:	5c9b      	ldrb	r3, [r3, r2]
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d006      	beq.n	8002696 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2204      	movs	r2, #4
 800268c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800268e:	187b      	adds	r3, r7, r1
 8002690:	2201      	movs	r2, #1
 8002692:	701a      	strb	r2, [r3, #0]
 8002694:	e028      	b.n	80026e8 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	210e      	movs	r1, #14
 80026a2:	438a      	bics	r2, r1
 80026a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2101      	movs	r1, #1
 80026b2:	438a      	bics	r2, r1
 80026b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026be:	2101      	movs	r1, #1
 80026c0:	4091      	lsls	r1, r2
 80026c2:	000a      	movs	r2, r1
 80026c4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2221      	movs	r2, #33	; 0x21
 80026ca:	2101      	movs	r1, #1
 80026cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2220      	movs	r2, #32
 80026d2:	2100      	movs	r1, #0
 80026d4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d004      	beq.n	80026e8 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	0010      	movs	r0, r2
 80026e6:	4798      	blx	r3
    }
  }
  return status;
 80026e8:	230f      	movs	r3, #15
 80026ea:	18fb      	adds	r3, r7, r3
 80026ec:	781b      	ldrb	r3, [r3, #0]
}
 80026ee:	0018      	movs	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	b004      	add	sp, #16
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002702:	2300      	movs	r3, #0
 8002704:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002706:	e14f      	b.n	80029a8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2101      	movs	r1, #1
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	4091      	lsls	r1, r2
 8002712:	000a      	movs	r2, r1
 8002714:	4013      	ands	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d100      	bne.n	8002720 <HAL_GPIO_Init+0x28>
 800271e:	e140      	b.n	80029a2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	2203      	movs	r2, #3
 8002726:	4013      	ands	r3, r2
 8002728:	2b01      	cmp	r3, #1
 800272a:	d005      	beq.n	8002738 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2203      	movs	r2, #3
 8002732:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002734:	2b02      	cmp	r3, #2
 8002736:	d130      	bne.n	800279a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	2203      	movs	r2, #3
 8002744:	409a      	lsls	r2, r3
 8002746:	0013      	movs	r3, r2
 8002748:	43da      	mvns	r2, r3
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	4013      	ands	r3, r2
 800274e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	68da      	ldr	r2, [r3, #12]
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	409a      	lsls	r2, r3
 800275a:	0013      	movs	r3, r2
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800276e:	2201      	movs	r2, #1
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	409a      	lsls	r2, r3
 8002774:	0013      	movs	r3, r2
 8002776:	43da      	mvns	r2, r3
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	4013      	ands	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	091b      	lsrs	r3, r3, #4
 8002784:	2201      	movs	r2, #1
 8002786:	401a      	ands	r2, r3
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	409a      	lsls	r2, r3
 800278c:	0013      	movs	r3, r2
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4313      	orrs	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2203      	movs	r2, #3
 80027a0:	4013      	ands	r3, r2
 80027a2:	2b03      	cmp	r3, #3
 80027a4:	d017      	beq.n	80027d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	2203      	movs	r2, #3
 80027b2:	409a      	lsls	r2, r3
 80027b4:	0013      	movs	r3, r2
 80027b6:	43da      	mvns	r2, r3
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	409a      	lsls	r2, r3
 80027c8:	0013      	movs	r3, r2
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2203      	movs	r2, #3
 80027dc:	4013      	ands	r3, r2
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d123      	bne.n	800282a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	08da      	lsrs	r2, r3, #3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3208      	adds	r2, #8
 80027ea:	0092      	lsls	r2, r2, #2
 80027ec:	58d3      	ldr	r3, [r2, r3]
 80027ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	2207      	movs	r2, #7
 80027f4:	4013      	ands	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	220f      	movs	r2, #15
 80027fa:	409a      	lsls	r2, r3
 80027fc:	0013      	movs	r3, r2
 80027fe:	43da      	mvns	r2, r3
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4013      	ands	r3, r2
 8002804:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	691a      	ldr	r2, [r3, #16]
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	2107      	movs	r1, #7
 800280e:	400b      	ands	r3, r1
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	409a      	lsls	r2, r3
 8002814:	0013      	movs	r3, r2
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4313      	orrs	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	08da      	lsrs	r2, r3, #3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3208      	adds	r2, #8
 8002824:	0092      	lsls	r2, r2, #2
 8002826:	6939      	ldr	r1, [r7, #16]
 8002828:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	2203      	movs	r2, #3
 8002836:	409a      	lsls	r2, r3
 8002838:	0013      	movs	r3, r2
 800283a:	43da      	mvns	r2, r3
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	4013      	ands	r3, r2
 8002840:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2203      	movs	r2, #3
 8002848:	401a      	ands	r2, r3
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	409a      	lsls	r2, r3
 8002850:	0013      	movs	r3, r2
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4313      	orrs	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	23c0      	movs	r3, #192	; 0xc0
 8002864:	029b      	lsls	r3, r3, #10
 8002866:	4013      	ands	r3, r2
 8002868:	d100      	bne.n	800286c <HAL_GPIO_Init+0x174>
 800286a:	e09a      	b.n	80029a2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800286c:	4b54      	ldr	r3, [pc, #336]	; (80029c0 <HAL_GPIO_Init+0x2c8>)
 800286e:	699a      	ldr	r2, [r3, #24]
 8002870:	4b53      	ldr	r3, [pc, #332]	; (80029c0 <HAL_GPIO_Init+0x2c8>)
 8002872:	2101      	movs	r1, #1
 8002874:	430a      	orrs	r2, r1
 8002876:	619a      	str	r2, [r3, #24]
 8002878:	4b51      	ldr	r3, [pc, #324]	; (80029c0 <HAL_GPIO_Init+0x2c8>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	2201      	movs	r2, #1
 800287e:	4013      	ands	r3, r2
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002884:	4a4f      	ldr	r2, [pc, #316]	; (80029c4 <HAL_GPIO_Init+0x2cc>)
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	089b      	lsrs	r3, r3, #2
 800288a:	3302      	adds	r3, #2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	589b      	ldr	r3, [r3, r2]
 8002890:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2203      	movs	r2, #3
 8002896:	4013      	ands	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	220f      	movs	r2, #15
 800289c:	409a      	lsls	r2, r3
 800289e:	0013      	movs	r3, r2
 80028a0:	43da      	mvns	r2, r3
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	4013      	ands	r3, r2
 80028a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	2390      	movs	r3, #144	; 0x90
 80028ac:	05db      	lsls	r3, r3, #23
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d013      	beq.n	80028da <HAL_GPIO_Init+0x1e2>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a44      	ldr	r2, [pc, #272]	; (80029c8 <HAL_GPIO_Init+0x2d0>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d00d      	beq.n	80028d6 <HAL_GPIO_Init+0x1de>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a43      	ldr	r2, [pc, #268]	; (80029cc <HAL_GPIO_Init+0x2d4>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d007      	beq.n	80028d2 <HAL_GPIO_Init+0x1da>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a42      	ldr	r2, [pc, #264]	; (80029d0 <HAL_GPIO_Init+0x2d8>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d101      	bne.n	80028ce <HAL_GPIO_Init+0x1d6>
 80028ca:	2303      	movs	r3, #3
 80028cc:	e006      	b.n	80028dc <HAL_GPIO_Init+0x1e4>
 80028ce:	2305      	movs	r3, #5
 80028d0:	e004      	b.n	80028dc <HAL_GPIO_Init+0x1e4>
 80028d2:	2302      	movs	r3, #2
 80028d4:	e002      	b.n	80028dc <HAL_GPIO_Init+0x1e4>
 80028d6:	2301      	movs	r3, #1
 80028d8:	e000      	b.n	80028dc <HAL_GPIO_Init+0x1e4>
 80028da:	2300      	movs	r3, #0
 80028dc:	697a      	ldr	r2, [r7, #20]
 80028de:	2103      	movs	r1, #3
 80028e0:	400a      	ands	r2, r1
 80028e2:	0092      	lsls	r2, r2, #2
 80028e4:	4093      	lsls	r3, r2
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80028ec:	4935      	ldr	r1, [pc, #212]	; (80029c4 <HAL_GPIO_Init+0x2cc>)
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	089b      	lsrs	r3, r3, #2
 80028f2:	3302      	adds	r3, #2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028fa:	4b36      	ldr	r3, [pc, #216]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	43da      	mvns	r2, r3
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4013      	ands	r3, r2
 8002908:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685a      	ldr	r2, [r3, #4]
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	035b      	lsls	r3, r3, #13
 8002912:	4013      	ands	r3, r2
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800291e:	4b2d      	ldr	r3, [pc, #180]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002924:	4b2b      	ldr	r3, [pc, #172]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	43da      	mvns	r2, r3
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4013      	ands	r3, r2
 8002932:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685a      	ldr	r2, [r3, #4]
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	039b      	lsls	r3, r3, #14
 800293c:	4013      	ands	r3, r2
 800293e:	d003      	beq.n	8002948 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002940:	693a      	ldr	r2, [r7, #16]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4313      	orrs	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002948:	4b22      	ldr	r3, [pc, #136]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800294e:	4b21      	ldr	r3, [pc, #132]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	43da      	mvns	r2, r3
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4013      	ands	r3, r2
 800295c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	2380      	movs	r3, #128	; 0x80
 8002964:	029b      	lsls	r3, r3, #10
 8002966:	4013      	ands	r3, r2
 8002968:	d003      	beq.n	8002972 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800296a:	693a      	ldr	r2, [r7, #16]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	4313      	orrs	r3, r2
 8002970:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002972:	4b18      	ldr	r3, [pc, #96]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002978:	4b16      	ldr	r3, [pc, #88]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	43da      	mvns	r2, r3
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4013      	ands	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	2380      	movs	r3, #128	; 0x80
 800298e:	025b      	lsls	r3, r3, #9
 8002990:	4013      	ands	r3, r2
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	4313      	orrs	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800299c:	4b0d      	ldr	r3, [pc, #52]	; (80029d4 <HAL_GPIO_Init+0x2dc>)
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	3301      	adds	r3, #1
 80029a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	40da      	lsrs	r2, r3
 80029b0:	1e13      	subs	r3, r2, #0
 80029b2:	d000      	beq.n	80029b6 <HAL_GPIO_Init+0x2be>
 80029b4:	e6a8      	b.n	8002708 <HAL_GPIO_Init+0x10>
  } 
}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b006      	add	sp, #24
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40010000 	.word	0x40010000
 80029c8:	48000400 	.word	0x48000400
 80029cc:	48000800 	.word	0x48000800
 80029d0:	48000c00 	.word	0x48000c00
 80029d4:	40010400 	.word	0x40010400

080029d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80029e6:	e0b1      	b.n	8002b4c <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80029e8:	2201      	movs	r2, #1
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	409a      	lsls	r2, r3
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	4013      	ands	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d100      	bne.n	80029fc <HAL_GPIO_DeInit+0x24>
 80029fa:	e0a4      	b.n	8002b46 <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80029fc:	4a59      	ldr	r2, [pc, #356]	; (8002b64 <HAL_GPIO_DeInit+0x18c>)
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	089b      	lsrs	r3, r3, #2
 8002a02:	3302      	adds	r3, #2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	589b      	ldr	r3, [r3, r2]
 8002a08:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	2203      	movs	r2, #3
 8002a0e:	4013      	ands	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	220f      	movs	r2, #15
 8002a14:	409a      	lsls	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	2390      	movs	r3, #144	; 0x90
 8002a20:	05db      	lsls	r3, r3, #23
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d013      	beq.n	8002a4e <HAL_GPIO_DeInit+0x76>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a4f      	ldr	r2, [pc, #316]	; (8002b68 <HAL_GPIO_DeInit+0x190>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d00d      	beq.n	8002a4a <HAL_GPIO_DeInit+0x72>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4e      	ldr	r2, [pc, #312]	; (8002b6c <HAL_GPIO_DeInit+0x194>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d007      	beq.n	8002a46 <HAL_GPIO_DeInit+0x6e>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4d      	ldr	r2, [pc, #308]	; (8002b70 <HAL_GPIO_DeInit+0x198>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d101      	bne.n	8002a42 <HAL_GPIO_DeInit+0x6a>
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e006      	b.n	8002a50 <HAL_GPIO_DeInit+0x78>
 8002a42:	2305      	movs	r3, #5
 8002a44:	e004      	b.n	8002a50 <HAL_GPIO_DeInit+0x78>
 8002a46:	2302      	movs	r3, #2
 8002a48:	e002      	b.n	8002a50 <HAL_GPIO_DeInit+0x78>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e000      	b.n	8002a50 <HAL_GPIO_DeInit+0x78>
 8002a4e:	2300      	movs	r3, #0
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	2103      	movs	r1, #3
 8002a54:	400a      	ands	r2, r1
 8002a56:	0092      	lsls	r2, r2, #2
 8002a58:	4093      	lsls	r3, r2
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d132      	bne.n	8002ac6 <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002a60:	4b44      	ldr	r3, [pc, #272]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	43d9      	mvns	r1, r3
 8002a68:	4b42      	ldr	r3, [pc, #264]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a6a:	400a      	ands	r2, r1
 8002a6c:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002a6e:	4b41      	ldr	r3, [pc, #260]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	43d9      	mvns	r1, r3
 8002a76:	4b3f      	ldr	r3, [pc, #252]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a78:	400a      	ands	r2, r1
 8002a7a:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002a7c:	4b3d      	ldr	r3, [pc, #244]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a7e:	68da      	ldr	r2, [r3, #12]
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	43d9      	mvns	r1, r3
 8002a84:	4b3b      	ldr	r3, [pc, #236]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a86:	400a      	ands	r2, r1
 8002a88:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002a8a:	4b3a      	ldr	r3, [pc, #232]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a8c:	689a      	ldr	r2, [r3, #8]
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	43d9      	mvns	r1, r3
 8002a92:	4b38      	ldr	r3, [pc, #224]	; (8002b74 <HAL_GPIO_DeInit+0x19c>)
 8002a94:	400a      	ands	r2, r1
 8002a96:	609a      	str	r2, [r3, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	2203      	movs	r2, #3
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	220f      	movs	r2, #15
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	0013      	movs	r3, r2
 8002aa6:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002aa8:	4a2e      	ldr	r2, [pc, #184]	; (8002b64 <HAL_GPIO_DeInit+0x18c>)
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	089b      	lsrs	r3, r3, #2
 8002aae:	3302      	adds	r3, #2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	589a      	ldr	r2, [r3, r2]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	43d9      	mvns	r1, r3
 8002ab8:	482a      	ldr	r0, [pc, #168]	; (8002b64 <HAL_GPIO_DeInit+0x18c>)
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	089b      	lsrs	r3, r3, #2
 8002abe:	400a      	ands	r2, r1
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	0052      	lsls	r2, r2, #1
 8002ace:	2103      	movs	r1, #3
 8002ad0:	4091      	lsls	r1, r2
 8002ad2:	000a      	movs	r2, r1
 8002ad4:	43d2      	mvns	r2, r2
 8002ad6:	401a      	ands	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	08da      	lsrs	r2, r3, #3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3208      	adds	r2, #8
 8002ae4:	0092      	lsls	r2, r2, #2
 8002ae6:	58d3      	ldr	r3, [r2, r3]
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	2107      	movs	r1, #7
 8002aec:	400a      	ands	r2, r1
 8002aee:	0092      	lsls	r2, r2, #2
 8002af0:	210f      	movs	r1, #15
 8002af2:	4091      	lsls	r1, r2
 8002af4:	000a      	movs	r2, r1
 8002af6:	43d1      	mvns	r1, r2
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	08d2      	lsrs	r2, r2, #3
 8002afc:	4019      	ands	r1, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	3208      	adds	r2, #8
 8002b02:	0092      	lsls	r2, r2, #2
 8002b04:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	0052      	lsls	r2, r2, #1
 8002b0e:	2103      	movs	r1, #3
 8002b10:	4091      	lsls	r1, r2
 8002b12:	000a      	movs	r2, r1
 8002b14:	43d2      	mvns	r2, r2
 8002b16:	401a      	ands	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	2101      	movs	r1, #1
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	4091      	lsls	r1, r2
 8002b26:	000a      	movs	r2, r1
 8002b28:	43d2      	mvns	r2, r2
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	0052      	lsls	r2, r2, #1
 8002b38:	2103      	movs	r1, #3
 8002b3a:	4091      	lsls	r1, r2
 8002b3c:	000a      	movs	r2, r1
 8002b3e:	43d2      	mvns	r2, r2
 8002b40:	401a      	ands	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	609a      	str	r2, [r3, #8]

    }

    position++;
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	40da      	lsrs	r2, r3
 8002b52:	1e13      	subs	r3, r2, #0
 8002b54:	d000      	beq.n	8002b58 <HAL_GPIO_DeInit+0x180>
 8002b56:	e747      	b.n	80029e8 <HAL_GPIO_DeInit+0x10>
  }
}
 8002b58:	46c0      	nop			; (mov r8, r8)
 8002b5a:	46c0      	nop			; (mov r8, r8)
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	b006      	add	sp, #24
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	40010000 	.word	0x40010000
 8002b68:	48000400 	.word	0x48000400
 8002b6c:	48000800 	.word	0x48000800
 8002b70:	48000c00 	.word	0x48000c00
 8002b74:	40010400 	.word	0x40010400

08002b78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	000a      	movs	r2, r1
 8002b82:	1cbb      	adds	r3, r7, #2
 8002b84:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	1cba      	adds	r2, r7, #2
 8002b8c:	8812      	ldrh	r2, [r2, #0]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	d004      	beq.n	8002b9c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002b92:	230f      	movs	r3, #15
 8002b94:	18fb      	adds	r3, r7, r3
 8002b96:	2201      	movs	r2, #1
 8002b98:	701a      	strb	r2, [r3, #0]
 8002b9a:	e003      	b.n	8002ba4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b9c:	230f      	movs	r3, #15
 8002b9e:	18fb      	adds	r3, r7, r3
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002ba4:	230f      	movs	r3, #15
 8002ba6:	18fb      	adds	r3, r7, r3
 8002ba8:	781b      	ldrb	r3, [r3, #0]
  }
 8002baa:	0018      	movs	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	b004      	add	sp, #16
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b082      	sub	sp, #8
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
 8002bba:	0008      	movs	r0, r1
 8002bbc:	0011      	movs	r1, r2
 8002bbe:	1cbb      	adds	r3, r7, #2
 8002bc0:	1c02      	adds	r2, r0, #0
 8002bc2:	801a      	strh	r2, [r3, #0]
 8002bc4:	1c7b      	adds	r3, r7, #1
 8002bc6:	1c0a      	adds	r2, r1, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bca:	1c7b      	adds	r3, r7, #1
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d004      	beq.n	8002bdc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bd2:	1cbb      	adds	r3, r7, #2
 8002bd4:	881a      	ldrh	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bda:	e003      	b.n	8002be4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bdc:	1cbb      	adds	r3, r7, #2
 8002bde:	881a      	ldrh	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002be4:	46c0      	nop			; (mov r8, r8)
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b002      	add	sp, #8
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	0002      	movs	r2, r0
 8002bf4:	1dbb      	adds	r3, r7, #6
 8002bf6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002bf8:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	1dba      	adds	r2, r7, #6
 8002bfe:	8812      	ldrh	r2, [r2, #0]
 8002c00:	4013      	ands	r3, r2
 8002c02:	d008      	beq.n	8002c16 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c04:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002c06:	1dba      	adds	r2, r7, #6
 8002c08:	8812      	ldrh	r2, [r2, #0]
 8002c0a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c0c:	1dbb      	adds	r3, r7, #6
 8002c0e:	881b      	ldrh	r3, [r3, #0]
 8002c10:	0018      	movs	r0, r3
 8002c12:	f7fe fd6b 	bl	80016ec <HAL_GPIO_EXTI_Callback>
  }
}
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b002      	add	sp, #8
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	40010400 	.word	0x40010400

08002c24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e301      	b.n	800323a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	d100      	bne.n	8002c42 <HAL_RCC_OscConfig+0x1e>
 8002c40:	e08d      	b.n	8002d5e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002c42:	4bc3      	ldr	r3, [pc, #780]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	220c      	movs	r2, #12
 8002c48:	4013      	ands	r3, r2
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d00e      	beq.n	8002c6c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c4e:	4bc0      	ldr	r3, [pc, #768]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	220c      	movs	r2, #12
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d116      	bne.n	8002c88 <HAL_RCC_OscConfig+0x64>
 8002c5a:	4bbd      	ldr	r3, [pc, #756]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	2380      	movs	r3, #128	; 0x80
 8002c60:	025b      	lsls	r3, r3, #9
 8002c62:	401a      	ands	r2, r3
 8002c64:	2380      	movs	r3, #128	; 0x80
 8002c66:	025b      	lsls	r3, r3, #9
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d10d      	bne.n	8002c88 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c6c:	4bb8      	ldr	r3, [pc, #736]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	2380      	movs	r3, #128	; 0x80
 8002c72:	029b      	lsls	r3, r3, #10
 8002c74:	4013      	ands	r3, r2
 8002c76:	d100      	bne.n	8002c7a <HAL_RCC_OscConfig+0x56>
 8002c78:	e070      	b.n	8002d5c <HAL_RCC_OscConfig+0x138>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d000      	beq.n	8002c84 <HAL_RCC_OscConfig+0x60>
 8002c82:	e06b      	b.n	8002d5c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	e2d8      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d107      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x7c>
 8002c90:	4baf      	ldr	r3, [pc, #700]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	4bae      	ldr	r3, [pc, #696]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002c96:	2180      	movs	r1, #128	; 0x80
 8002c98:	0249      	lsls	r1, r1, #9
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	e02f      	b.n	8002d00 <HAL_RCC_OscConfig+0xdc>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d10c      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x9e>
 8002ca8:	4ba9      	ldr	r3, [pc, #676]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	4ba8      	ldr	r3, [pc, #672]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cae:	49a9      	ldr	r1, [pc, #676]	; (8002f54 <HAL_RCC_OscConfig+0x330>)
 8002cb0:	400a      	ands	r2, r1
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	4ba6      	ldr	r3, [pc, #664]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	4ba5      	ldr	r3, [pc, #660]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cba:	49a7      	ldr	r1, [pc, #668]	; (8002f58 <HAL_RCC_OscConfig+0x334>)
 8002cbc:	400a      	ands	r2, r1
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	e01e      	b.n	8002d00 <HAL_RCC_OscConfig+0xdc>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b05      	cmp	r3, #5
 8002cc8:	d10e      	bne.n	8002ce8 <HAL_RCC_OscConfig+0xc4>
 8002cca:	4ba1      	ldr	r3, [pc, #644]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	4ba0      	ldr	r3, [pc, #640]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cd0:	2180      	movs	r1, #128	; 0x80
 8002cd2:	02c9      	lsls	r1, r1, #11
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	4b9d      	ldr	r3, [pc, #628]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	4b9c      	ldr	r3, [pc, #624]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cde:	2180      	movs	r1, #128	; 0x80
 8002ce0:	0249      	lsls	r1, r1, #9
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	e00b      	b.n	8002d00 <HAL_RCC_OscConfig+0xdc>
 8002ce8:	4b99      	ldr	r3, [pc, #612]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	4b98      	ldr	r3, [pc, #608]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cee:	4999      	ldr	r1, [pc, #612]	; (8002f54 <HAL_RCC_OscConfig+0x330>)
 8002cf0:	400a      	ands	r2, r1
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	4b96      	ldr	r3, [pc, #600]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	4b95      	ldr	r3, [pc, #596]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002cfa:	4997      	ldr	r1, [pc, #604]	; (8002f58 <HAL_RCC_OscConfig+0x334>)
 8002cfc:	400a      	ands	r2, r1
 8002cfe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d014      	beq.n	8002d32 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7ff fb5e 	bl	80023c8 <HAL_GetTick>
 8002d0c:	0003      	movs	r3, r0
 8002d0e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d10:	e008      	b.n	8002d24 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d12:	f7ff fb59 	bl	80023c8 <HAL_GetTick>
 8002d16:	0002      	movs	r2, r0
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b64      	cmp	r3, #100	; 0x64
 8002d1e:	d901      	bls.n	8002d24 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e28a      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d24:	4b8a      	ldr	r3, [pc, #552]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	2380      	movs	r3, #128	; 0x80
 8002d2a:	029b      	lsls	r3, r3, #10
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	d0f0      	beq.n	8002d12 <HAL_RCC_OscConfig+0xee>
 8002d30:	e015      	b.n	8002d5e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d32:	f7ff fb49 	bl	80023c8 <HAL_GetTick>
 8002d36:	0003      	movs	r3, r0
 8002d38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d3c:	f7ff fb44 	bl	80023c8 <HAL_GetTick>
 8002d40:	0002      	movs	r2, r0
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	; 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e275      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d4e:	4b80      	ldr	r3, [pc, #512]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	2380      	movs	r3, #128	; 0x80
 8002d54:	029b      	lsls	r3, r3, #10
 8002d56:	4013      	ands	r3, r2
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0x118>
 8002d5a:	e000      	b.n	8002d5e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2202      	movs	r2, #2
 8002d64:	4013      	ands	r3, r2
 8002d66:	d100      	bne.n	8002d6a <HAL_RCC_OscConfig+0x146>
 8002d68:	e069      	b.n	8002e3e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d6a:	4b79      	ldr	r3, [pc, #484]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	220c      	movs	r2, #12
 8002d70:	4013      	ands	r3, r2
 8002d72:	d00b      	beq.n	8002d8c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d74:	4b76      	ldr	r3, [pc, #472]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	220c      	movs	r2, #12
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	2b08      	cmp	r3, #8
 8002d7e:	d11c      	bne.n	8002dba <HAL_RCC_OscConfig+0x196>
 8002d80:	4b73      	ldr	r3, [pc, #460]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	2380      	movs	r3, #128	; 0x80
 8002d86:	025b      	lsls	r3, r3, #9
 8002d88:	4013      	ands	r3, r2
 8002d8a:	d116      	bne.n	8002dba <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d8c:	4b70      	ldr	r3, [pc, #448]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2202      	movs	r2, #2
 8002d92:	4013      	ands	r3, r2
 8002d94:	d005      	beq.n	8002da2 <HAL_RCC_OscConfig+0x17e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d001      	beq.n	8002da2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e24b      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da2:	4b6b      	ldr	r3, [pc, #428]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	22f8      	movs	r2, #248	; 0xf8
 8002da8:	4393      	bics	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	00da      	lsls	r2, r3, #3
 8002db2:	4b67      	ldr	r3, [pc, #412]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002db4:	430a      	orrs	r2, r1
 8002db6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db8:	e041      	b.n	8002e3e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d024      	beq.n	8002e0c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dc2:	4b63      	ldr	r3, [pc, #396]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	4b62      	ldr	r3, [pc, #392]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002dc8:	2101      	movs	r1, #1
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dce:	f7ff fafb 	bl	80023c8 <HAL_GetTick>
 8002dd2:	0003      	movs	r3, r0
 8002dd4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dd8:	f7ff faf6 	bl	80023c8 <HAL_GetTick>
 8002ddc:	0002      	movs	r2, r0
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e227      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dea:	4b59      	ldr	r3, [pc, #356]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2202      	movs	r2, #2
 8002df0:	4013      	ands	r3, r2
 8002df2:	d0f1      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df4:	4b56      	ldr	r3, [pc, #344]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	22f8      	movs	r2, #248	; 0xf8
 8002dfa:	4393      	bics	r3, r2
 8002dfc:	0019      	movs	r1, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	00da      	lsls	r2, r3, #3
 8002e04:	4b52      	ldr	r3, [pc, #328]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e06:	430a      	orrs	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]
 8002e0a:	e018      	b.n	8002e3e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e0c:	4b50      	ldr	r3, [pc, #320]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	4b4f      	ldr	r3, [pc, #316]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e12:	2101      	movs	r1, #1
 8002e14:	438a      	bics	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e18:	f7ff fad6 	bl	80023c8 <HAL_GetTick>
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e20:	e008      	b.n	8002e34 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e22:	f7ff fad1 	bl	80023c8 <HAL_GetTick>
 8002e26:	0002      	movs	r2, r0
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e202      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e34:	4b46      	ldr	r3, [pc, #280]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2202      	movs	r2, #2
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d1f1      	bne.n	8002e22 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2208      	movs	r2, #8
 8002e44:	4013      	ands	r3, r2
 8002e46:	d036      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d019      	beq.n	8002e84 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e50:	4b3f      	ldr	r3, [pc, #252]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e54:	4b3e      	ldr	r3, [pc, #248]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e56:	2101      	movs	r1, #1
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5c:	f7ff fab4 	bl	80023c8 <HAL_GetTick>
 8002e60:	0003      	movs	r3, r0
 8002e62:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e66:	f7ff faaf 	bl	80023c8 <HAL_GetTick>
 8002e6a:	0002      	movs	r2, r0
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e1e0      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e78:	4b35      	ldr	r3, [pc, #212]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	4013      	ands	r3, r2
 8002e80:	d0f1      	beq.n	8002e66 <HAL_RCC_OscConfig+0x242>
 8002e82:	e018      	b.n	8002eb6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e84:	4b32      	ldr	r3, [pc, #200]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e88:	4b31      	ldr	r3, [pc, #196]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	438a      	bics	r2, r1
 8002e8e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e90:	f7ff fa9a 	bl	80023c8 <HAL_GetTick>
 8002e94:	0003      	movs	r3, r0
 8002e96:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e98:	e008      	b.n	8002eac <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e9a:	f7ff fa95 	bl	80023c8 <HAL_GetTick>
 8002e9e:	0002      	movs	r2, r0
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	1ad3      	subs	r3, r2, r3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e1c6      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eac:	4b28      	ldr	r3, [pc, #160]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d1f1      	bne.n	8002e9a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2204      	movs	r2, #4
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d100      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x29e>
 8002ec0:	e0b4      	b.n	800302c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ec2:	201f      	movs	r0, #31
 8002ec4:	183b      	adds	r3, r7, r0
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eca:	4b21      	ldr	r3, [pc, #132]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002ecc:	69da      	ldr	r2, [r3, #28]
 8002ece:	2380      	movs	r3, #128	; 0x80
 8002ed0:	055b      	lsls	r3, r3, #21
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d110      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed6:	4b1e      	ldr	r3, [pc, #120]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002ed8:	69da      	ldr	r2, [r3, #28]
 8002eda:	4b1d      	ldr	r3, [pc, #116]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002edc:	2180      	movs	r1, #128	; 0x80
 8002ede:	0549      	lsls	r1, r1, #21
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	61da      	str	r2, [r3, #28]
 8002ee4:	4b1a      	ldr	r3, [pc, #104]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002ee6:	69da      	ldr	r2, [r3, #28]
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	055b      	lsls	r3, r3, #21
 8002eec:	4013      	ands	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
 8002ef0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ef2:	183b      	adds	r3, r7, r0
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef8:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <HAL_RCC_OscConfig+0x338>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	2380      	movs	r3, #128	; 0x80
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	4013      	ands	r3, r2
 8002f02:	d11a      	bne.n	8002f3a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f04:	4b15      	ldr	r3, [pc, #84]	; (8002f5c <HAL_RCC_OscConfig+0x338>)
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	4b14      	ldr	r3, [pc, #80]	; (8002f5c <HAL_RCC_OscConfig+0x338>)
 8002f0a:	2180      	movs	r1, #128	; 0x80
 8002f0c:	0049      	lsls	r1, r1, #1
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f12:	f7ff fa59 	bl	80023c8 <HAL_GetTick>
 8002f16:	0003      	movs	r3, r0
 8002f18:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1c:	f7ff fa54 	bl	80023c8 <HAL_GetTick>
 8002f20:	0002      	movs	r2, r0
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b64      	cmp	r3, #100	; 0x64
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e185      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f2e:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <HAL_RCC_OscConfig+0x338>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	2380      	movs	r3, #128	; 0x80
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	4013      	ands	r3, r2
 8002f38:	d0f0      	beq.n	8002f1c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d10e      	bne.n	8002f60 <HAL_RCC_OscConfig+0x33c>
 8002f42:	4b03      	ldr	r3, [pc, #12]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002f44:	6a1a      	ldr	r2, [r3, #32]
 8002f46:	4b02      	ldr	r3, [pc, #8]	; (8002f50 <HAL_RCC_OscConfig+0x32c>)
 8002f48:	2101      	movs	r1, #1
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	621a      	str	r2, [r3, #32]
 8002f4e:	e035      	b.n	8002fbc <HAL_RCC_OscConfig+0x398>
 8002f50:	40021000 	.word	0x40021000
 8002f54:	fffeffff 	.word	0xfffeffff
 8002f58:	fffbffff 	.word	0xfffbffff
 8002f5c:	40007000 	.word	0x40007000
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d10c      	bne.n	8002f82 <HAL_RCC_OscConfig+0x35e>
 8002f68:	4bb6      	ldr	r3, [pc, #728]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f6a:	6a1a      	ldr	r2, [r3, #32]
 8002f6c:	4bb5      	ldr	r3, [pc, #724]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f6e:	2101      	movs	r1, #1
 8002f70:	438a      	bics	r2, r1
 8002f72:	621a      	str	r2, [r3, #32]
 8002f74:	4bb3      	ldr	r3, [pc, #716]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f76:	6a1a      	ldr	r2, [r3, #32]
 8002f78:	4bb2      	ldr	r3, [pc, #712]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f7a:	2104      	movs	r1, #4
 8002f7c:	438a      	bics	r2, r1
 8002f7e:	621a      	str	r2, [r3, #32]
 8002f80:	e01c      	b.n	8002fbc <HAL_RCC_OscConfig+0x398>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b05      	cmp	r3, #5
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x380>
 8002f8a:	4bae      	ldr	r3, [pc, #696]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f8c:	6a1a      	ldr	r2, [r3, #32]
 8002f8e:	4bad      	ldr	r3, [pc, #692]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f90:	2104      	movs	r1, #4
 8002f92:	430a      	orrs	r2, r1
 8002f94:	621a      	str	r2, [r3, #32]
 8002f96:	4bab      	ldr	r3, [pc, #684]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f98:	6a1a      	ldr	r2, [r3, #32]
 8002f9a:	4baa      	ldr	r3, [pc, #680]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	621a      	str	r2, [r3, #32]
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCC_OscConfig+0x398>
 8002fa4:	4ba7      	ldr	r3, [pc, #668]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002fa6:	6a1a      	ldr	r2, [r3, #32]
 8002fa8:	4ba6      	ldr	r3, [pc, #664]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002faa:	2101      	movs	r1, #1
 8002fac:	438a      	bics	r2, r1
 8002fae:	621a      	str	r2, [r3, #32]
 8002fb0:	4ba4      	ldr	r3, [pc, #656]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002fb2:	6a1a      	ldr	r2, [r3, #32]
 8002fb4:	4ba3      	ldr	r3, [pc, #652]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002fb6:	2104      	movs	r1, #4
 8002fb8:	438a      	bics	r2, r1
 8002fba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d014      	beq.n	8002fee <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fc4:	f7ff fa00 	bl	80023c8 <HAL_GetTick>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fcc:	e009      	b.n	8002fe2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fce:	f7ff f9fb 	bl	80023c8 <HAL_GetTick>
 8002fd2:	0002      	movs	r2, r0
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	4a9b      	ldr	r2, [pc, #620]	; (8003248 <HAL_RCC_OscConfig+0x624>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e12b      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe2:	4b98      	ldr	r3, [pc, #608]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d0f0      	beq.n	8002fce <HAL_RCC_OscConfig+0x3aa>
 8002fec:	e013      	b.n	8003016 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fee:	f7ff f9eb 	bl	80023c8 <HAL_GetTick>
 8002ff2:	0003      	movs	r3, r0
 8002ff4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ff6:	e009      	b.n	800300c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff8:	f7ff f9e6 	bl	80023c8 <HAL_GetTick>
 8002ffc:	0002      	movs	r2, r0
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	4a91      	ldr	r2, [pc, #580]	; (8003248 <HAL_RCC_OscConfig+0x624>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e116      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800300c:	4b8d      	ldr	r3, [pc, #564]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	2202      	movs	r2, #2
 8003012:	4013      	ands	r3, r2
 8003014:	d1f0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003016:	231f      	movs	r3, #31
 8003018:	18fb      	adds	r3, r7, r3
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d105      	bne.n	800302c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003020:	4b88      	ldr	r3, [pc, #544]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003022:	69da      	ldr	r2, [r3, #28]
 8003024:	4b87      	ldr	r3, [pc, #540]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003026:	4989      	ldr	r1, [pc, #548]	; (800324c <HAL_RCC_OscConfig+0x628>)
 8003028:	400a      	ands	r2, r1
 800302a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2210      	movs	r2, #16
 8003032:	4013      	ands	r3, r2
 8003034:	d063      	beq.n	80030fe <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	2b01      	cmp	r3, #1
 800303c:	d12a      	bne.n	8003094 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800303e:	4b81      	ldr	r3, [pc, #516]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003040:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003042:	4b80      	ldr	r3, [pc, #512]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003044:	2104      	movs	r1, #4
 8003046:	430a      	orrs	r2, r1
 8003048:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800304a:	4b7e      	ldr	r3, [pc, #504]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 800304c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800304e:	4b7d      	ldr	r3, [pc, #500]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003050:	2101      	movs	r1, #1
 8003052:	430a      	orrs	r2, r1
 8003054:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003056:	f7ff f9b7 	bl	80023c8 <HAL_GetTick>
 800305a:	0003      	movs	r3, r0
 800305c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003060:	f7ff f9b2 	bl	80023c8 <HAL_GetTick>
 8003064:	0002      	movs	r2, r0
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e0e3      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003072:	4b74      	ldr	r3, [pc, #464]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003076:	2202      	movs	r2, #2
 8003078:	4013      	ands	r3, r2
 800307a:	d0f1      	beq.n	8003060 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800307c:	4b71      	ldr	r3, [pc, #452]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 800307e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003080:	22f8      	movs	r2, #248	; 0xf8
 8003082:	4393      	bics	r3, r2
 8003084:	0019      	movs	r1, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	00da      	lsls	r2, r3, #3
 800308c:	4b6d      	ldr	r3, [pc, #436]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 800308e:	430a      	orrs	r2, r1
 8003090:	635a      	str	r2, [r3, #52]	; 0x34
 8003092:	e034      	b.n	80030fe <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	695b      	ldr	r3, [r3, #20]
 8003098:	3305      	adds	r3, #5
 800309a:	d111      	bne.n	80030c0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800309c:	4b69      	ldr	r3, [pc, #420]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 800309e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030a0:	4b68      	ldr	r3, [pc, #416]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030a2:	2104      	movs	r1, #4
 80030a4:	438a      	bics	r2, r1
 80030a6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80030a8:	4b66      	ldr	r3, [pc, #408]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ac:	22f8      	movs	r2, #248	; 0xf8
 80030ae:	4393      	bics	r3, r2
 80030b0:	0019      	movs	r1, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	00da      	lsls	r2, r3, #3
 80030b8:	4b62      	ldr	r3, [pc, #392]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030ba:	430a      	orrs	r2, r1
 80030bc:	635a      	str	r2, [r3, #52]	; 0x34
 80030be:	e01e      	b.n	80030fe <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80030c0:	4b60      	ldr	r3, [pc, #384]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030c4:	4b5f      	ldr	r3, [pc, #380]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030c6:	2104      	movs	r1, #4
 80030c8:	430a      	orrs	r2, r1
 80030ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80030cc:	4b5d      	ldr	r3, [pc, #372]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030d0:	4b5c      	ldr	r3, [pc, #368]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030d2:	2101      	movs	r1, #1
 80030d4:	438a      	bics	r2, r1
 80030d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d8:	f7ff f976 	bl	80023c8 <HAL_GetTick>
 80030dc:	0003      	movs	r3, r0
 80030de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80030e0:	e008      	b.n	80030f4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80030e2:	f7ff f971 	bl	80023c8 <HAL_GetTick>
 80030e6:	0002      	movs	r2, r0
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d901      	bls.n	80030f4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e0a2      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80030f4:	4b53      	ldr	r3, [pc, #332]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80030f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030f8:	2202      	movs	r2, #2
 80030fa:	4013      	ands	r3, r2
 80030fc:	d1f1      	bne.n	80030e2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d100      	bne.n	8003108 <HAL_RCC_OscConfig+0x4e4>
 8003106:	e097      	b.n	8003238 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003108:	4b4e      	ldr	r3, [pc, #312]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	220c      	movs	r2, #12
 800310e:	4013      	ands	r3, r2
 8003110:	2b08      	cmp	r3, #8
 8003112:	d100      	bne.n	8003116 <HAL_RCC_OscConfig+0x4f2>
 8003114:	e06b      	b.n	80031ee <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	2b02      	cmp	r3, #2
 800311c:	d14c      	bne.n	80031b8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800311e:	4b49      	ldr	r3, [pc, #292]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	4b48      	ldr	r3, [pc, #288]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003124:	494a      	ldr	r1, [pc, #296]	; (8003250 <HAL_RCC_OscConfig+0x62c>)
 8003126:	400a      	ands	r2, r1
 8003128:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312a:	f7ff f94d 	bl	80023c8 <HAL_GetTick>
 800312e:	0003      	movs	r3, r0
 8003130:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003132:	e008      	b.n	8003146 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003134:	f7ff f948 	bl	80023c8 <HAL_GetTick>
 8003138:	0002      	movs	r2, r0
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e079      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003146:	4b3f      	ldr	r3, [pc, #252]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	2380      	movs	r3, #128	; 0x80
 800314c:	049b      	lsls	r3, r3, #18
 800314e:	4013      	ands	r3, r2
 8003150:	d1f0      	bne.n	8003134 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003152:	4b3c      	ldr	r3, [pc, #240]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003156:	220f      	movs	r2, #15
 8003158:	4393      	bics	r3, r2
 800315a:	0019      	movs	r1, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003160:	4b38      	ldr	r3, [pc, #224]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003162:	430a      	orrs	r2, r1
 8003164:	62da      	str	r2, [r3, #44]	; 0x2c
 8003166:	4b37      	ldr	r3, [pc, #220]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	4a3a      	ldr	r2, [pc, #232]	; (8003254 <HAL_RCC_OscConfig+0x630>)
 800316c:	4013      	ands	r3, r2
 800316e:	0019      	movs	r1, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	431a      	orrs	r2, r3
 800317a:	4b32      	ldr	r3, [pc, #200]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 800317c:	430a      	orrs	r2, r1
 800317e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003180:	4b30      	ldr	r3, [pc, #192]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	4b2f      	ldr	r3, [pc, #188]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003186:	2180      	movs	r1, #128	; 0x80
 8003188:	0449      	lsls	r1, r1, #17
 800318a:	430a      	orrs	r2, r1
 800318c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800318e:	f7ff f91b 	bl	80023c8 <HAL_GetTick>
 8003192:	0003      	movs	r3, r0
 8003194:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003198:	f7ff f916 	bl	80023c8 <HAL_GetTick>
 800319c:	0002      	movs	r2, r0
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e047      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031aa:	4b26      	ldr	r3, [pc, #152]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	2380      	movs	r3, #128	; 0x80
 80031b0:	049b      	lsls	r3, r3, #18
 80031b2:	4013      	ands	r3, r2
 80031b4:	d0f0      	beq.n	8003198 <HAL_RCC_OscConfig+0x574>
 80031b6:	e03f      	b.n	8003238 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031b8:	4b22      	ldr	r3, [pc, #136]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	4b21      	ldr	r3, [pc, #132]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80031be:	4924      	ldr	r1, [pc, #144]	; (8003250 <HAL_RCC_OscConfig+0x62c>)
 80031c0:	400a      	ands	r2, r1
 80031c2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c4:	f7ff f900 	bl	80023c8 <HAL_GetTick>
 80031c8:	0003      	movs	r3, r0
 80031ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031cc:	e008      	b.n	80031e0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ce:	f7ff f8fb 	bl	80023c8 <HAL_GetTick>
 80031d2:	0002      	movs	r2, r0
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e02c      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e0:	4b18      	ldr	r3, [pc, #96]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	2380      	movs	r3, #128	; 0x80
 80031e6:	049b      	lsls	r3, r3, #18
 80031e8:	4013      	ands	r3, r2
 80031ea:	d1f0      	bne.n	80031ce <HAL_RCC_OscConfig+0x5aa>
 80031ec:	e024      	b.n	8003238 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e01f      	b.n	800323a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80031fa:	4b12      	ldr	r3, [pc, #72]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003200:	4b10      	ldr	r3, [pc, #64]	; (8003244 <HAL_RCC_OscConfig+0x620>)
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	2380      	movs	r3, #128	; 0x80
 800320a:	025b      	lsls	r3, r3, #9
 800320c:	401a      	ands	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	429a      	cmp	r2, r3
 8003214:	d10e      	bne.n	8003234 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	220f      	movs	r2, #15
 800321a:	401a      	ands	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003220:	429a      	cmp	r2, r3
 8003222:	d107      	bne.n	8003234 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003224:	697a      	ldr	r2, [r7, #20]
 8003226:	23f0      	movs	r3, #240	; 0xf0
 8003228:	039b      	lsls	r3, r3, #14
 800322a:	401a      	ands	r2, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003230:	429a      	cmp	r2, r3
 8003232:	d001      	beq.n	8003238 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e000      	b.n	800323a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	0018      	movs	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	b008      	add	sp, #32
 8003240:	bd80      	pop	{r7, pc}
 8003242:	46c0      	nop			; (mov r8, r8)
 8003244:	40021000 	.word	0x40021000
 8003248:	00001388 	.word	0x00001388
 800324c:	efffffff 	.word	0xefffffff
 8003250:	feffffff 	.word	0xfeffffff
 8003254:	ffc2ffff 	.word	0xffc2ffff

08003258 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e0b3      	b.n	80033d4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800326c:	4b5b      	ldr	r3, [pc, #364]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2201      	movs	r2, #1
 8003272:	4013      	ands	r3, r2
 8003274:	683a      	ldr	r2, [r7, #0]
 8003276:	429a      	cmp	r2, r3
 8003278:	d911      	bls.n	800329e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327a:	4b58      	ldr	r3, [pc, #352]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2201      	movs	r2, #1
 8003280:	4393      	bics	r3, r2
 8003282:	0019      	movs	r1, r3
 8003284:	4b55      	ldr	r3, [pc, #340]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800328c:	4b53      	ldr	r3, [pc, #332]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2201      	movs	r2, #1
 8003292:	4013      	ands	r3, r2
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d001      	beq.n	800329e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e09a      	b.n	80033d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2202      	movs	r2, #2
 80032a4:	4013      	ands	r3, r2
 80032a6:	d015      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2204      	movs	r2, #4
 80032ae:	4013      	ands	r3, r2
 80032b0:	d006      	beq.n	80032c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80032b2:	4b4b      	ldr	r3, [pc, #300]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	4b4a      	ldr	r3, [pc, #296]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 80032b8:	21e0      	movs	r1, #224	; 0xe0
 80032ba:	00c9      	lsls	r1, r1, #3
 80032bc:	430a      	orrs	r2, r1
 80032be:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032c0:	4b47      	ldr	r3, [pc, #284]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	22f0      	movs	r2, #240	; 0xf0
 80032c6:	4393      	bics	r3, r2
 80032c8:	0019      	movs	r1, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	4b44      	ldr	r3, [pc, #272]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 80032d0:	430a      	orrs	r2, r1
 80032d2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2201      	movs	r2, #1
 80032da:	4013      	ands	r3, r2
 80032dc:	d040      	beq.n	8003360 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d107      	bne.n	80032f6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e6:	4b3e      	ldr	r3, [pc, #248]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	2380      	movs	r3, #128	; 0x80
 80032ec:	029b      	lsls	r3, r3, #10
 80032ee:	4013      	ands	r3, r2
 80032f0:	d114      	bne.n	800331c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e06e      	b.n	80033d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d107      	bne.n	800330e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fe:	4b38      	ldr	r3, [pc, #224]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	2380      	movs	r3, #128	; 0x80
 8003304:	049b      	lsls	r3, r3, #18
 8003306:	4013      	ands	r3, r2
 8003308:	d108      	bne.n	800331c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e062      	b.n	80033d4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330e:	4b34      	ldr	r3, [pc, #208]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2202      	movs	r2, #2
 8003314:	4013      	ands	r3, r2
 8003316:	d101      	bne.n	800331c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e05b      	b.n	80033d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800331c:	4b30      	ldr	r3, [pc, #192]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2203      	movs	r2, #3
 8003322:	4393      	bics	r3, r2
 8003324:	0019      	movs	r1, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	4b2d      	ldr	r3, [pc, #180]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 800332c:	430a      	orrs	r2, r1
 800332e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003330:	f7ff f84a 	bl	80023c8 <HAL_GetTick>
 8003334:	0003      	movs	r3, r0
 8003336:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003338:	e009      	b.n	800334e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800333a:	f7ff f845 	bl	80023c8 <HAL_GetTick>
 800333e:	0002      	movs	r2, r0
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	4a27      	ldr	r2, [pc, #156]	; (80033e4 <HAL_RCC_ClockConfig+0x18c>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e042      	b.n	80033d4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334e:	4b24      	ldr	r3, [pc, #144]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	220c      	movs	r2, #12
 8003354:	401a      	ands	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	429a      	cmp	r2, r3
 800335e:	d1ec      	bne.n	800333a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003360:	4b1e      	ldr	r3, [pc, #120]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2201      	movs	r2, #1
 8003366:	4013      	ands	r3, r2
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	429a      	cmp	r2, r3
 800336c:	d211      	bcs.n	8003392 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336e:	4b1b      	ldr	r3, [pc, #108]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2201      	movs	r2, #1
 8003374:	4393      	bics	r3, r2
 8003376:	0019      	movs	r1, r3
 8003378:	4b18      	ldr	r3, [pc, #96]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	430a      	orrs	r2, r1
 800337e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003380:	4b16      	ldr	r3, [pc, #88]	; (80033dc <HAL_RCC_ClockConfig+0x184>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2201      	movs	r2, #1
 8003386:	4013      	ands	r3, r2
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d001      	beq.n	8003392 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e020      	b.n	80033d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2204      	movs	r2, #4
 8003398:	4013      	ands	r3, r2
 800339a:	d009      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800339c:	4b10      	ldr	r3, [pc, #64]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	4a11      	ldr	r2, [pc, #68]	; (80033e8 <HAL_RCC_ClockConfig+0x190>)
 80033a2:	4013      	ands	r3, r2
 80033a4:	0019      	movs	r1, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	68da      	ldr	r2, [r3, #12]
 80033aa:	4b0d      	ldr	r3, [pc, #52]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 80033ac:	430a      	orrs	r2, r1
 80033ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80033b0:	f000 f820 	bl	80033f4 <HAL_RCC_GetSysClockFreq>
 80033b4:	0001      	movs	r1, r0
 80033b6:	4b0a      	ldr	r3, [pc, #40]	; (80033e0 <HAL_RCC_ClockConfig+0x188>)
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	091b      	lsrs	r3, r3, #4
 80033bc:	220f      	movs	r2, #15
 80033be:	4013      	ands	r3, r2
 80033c0:	4a0a      	ldr	r2, [pc, #40]	; (80033ec <HAL_RCC_ClockConfig+0x194>)
 80033c2:	5cd3      	ldrb	r3, [r2, r3]
 80033c4:	000a      	movs	r2, r1
 80033c6:	40da      	lsrs	r2, r3
 80033c8:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <HAL_RCC_ClockConfig+0x198>)
 80033ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80033cc:	2000      	movs	r0, #0
 80033ce:	f7fe ffb5 	bl	800233c <HAL_InitTick>
  
  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	0018      	movs	r0, r3
 80033d6:	46bd      	mov	sp, r7
 80033d8:	b004      	add	sp, #16
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40022000 	.word	0x40022000
 80033e0:	40021000 	.word	0x40021000
 80033e4:	00001388 	.word	0x00001388
 80033e8:	fffff8ff 	.word	0xfffff8ff
 80033ec:	08005770 	.word	0x08005770
 80033f0:	20000018 	.word	0x20000018

080033f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]
 80033fe:	2300      	movs	r3, #0
 8003400:	60bb      	str	r3, [r7, #8]
 8003402:	2300      	movs	r3, #0
 8003404:	617b      	str	r3, [r7, #20]
 8003406:	2300      	movs	r3, #0
 8003408:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800340e:	4b20      	ldr	r3, [pc, #128]	; (8003490 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	220c      	movs	r2, #12
 8003418:	4013      	ands	r3, r2
 800341a:	2b04      	cmp	r3, #4
 800341c:	d002      	beq.n	8003424 <HAL_RCC_GetSysClockFreq+0x30>
 800341e:	2b08      	cmp	r3, #8
 8003420:	d003      	beq.n	800342a <HAL_RCC_GetSysClockFreq+0x36>
 8003422:	e02c      	b.n	800347e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003424:	4b1b      	ldr	r3, [pc, #108]	; (8003494 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003426:	613b      	str	r3, [r7, #16]
      break;
 8003428:	e02c      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	0c9b      	lsrs	r3, r3, #18
 800342e:	220f      	movs	r2, #15
 8003430:	4013      	ands	r3, r2
 8003432:	4a19      	ldr	r2, [pc, #100]	; (8003498 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003434:	5cd3      	ldrb	r3, [r2, r3]
 8003436:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003438:	4b15      	ldr	r3, [pc, #84]	; (8003490 <HAL_RCC_GetSysClockFreq+0x9c>)
 800343a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343c:	220f      	movs	r2, #15
 800343e:	4013      	ands	r3, r2
 8003440:	4a16      	ldr	r2, [pc, #88]	; (800349c <HAL_RCC_GetSysClockFreq+0xa8>)
 8003442:	5cd3      	ldrb	r3, [r2, r3]
 8003444:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	2380      	movs	r3, #128	; 0x80
 800344a:	025b      	lsls	r3, r3, #9
 800344c:	4013      	ands	r3, r2
 800344e:	d009      	beq.n	8003464 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003450:	68b9      	ldr	r1, [r7, #8]
 8003452:	4810      	ldr	r0, [pc, #64]	; (8003494 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003454:	f7fc fe58 	bl	8000108 <__udivsi3>
 8003458:	0003      	movs	r3, r0
 800345a:	001a      	movs	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4353      	muls	r3, r2
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	e009      	b.n	8003478 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	000a      	movs	r2, r1
 8003468:	0152      	lsls	r2, r2, #5
 800346a:	1a52      	subs	r2, r2, r1
 800346c:	0193      	lsls	r3, r2, #6
 800346e:	1a9b      	subs	r3, r3, r2
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	185b      	adds	r3, r3, r1
 8003474:	021b      	lsls	r3, r3, #8
 8003476:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	613b      	str	r3, [r7, #16]
      break;
 800347c:	e002      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800347e:	4b08      	ldr	r3, [pc, #32]	; (80034a0 <HAL_RCC_GetSysClockFreq+0xac>)
 8003480:	613b      	str	r3, [r7, #16]
      break;
 8003482:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003484:	693b      	ldr	r3, [r7, #16]
}
 8003486:	0018      	movs	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	b006      	add	sp, #24
 800348c:	bd80      	pop	{r7, pc}
 800348e:	46c0      	nop			; (mov r8, r8)
 8003490:	40021000 	.word	0x40021000
 8003494:	00f42400 	.word	0x00f42400
 8003498:	08005788 	.word	0x08005788
 800349c:	08005798 	.word	0x08005798
 80034a0:	007a1200 	.word	0x007a1200

080034a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034a8:	4b02      	ldr	r3, [pc, #8]	; (80034b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80034aa:	681b      	ldr	r3, [r3, #0]
}
 80034ac:	0018      	movs	r0, r3
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	20000018 	.word	0x20000018

080034b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80034bc:	f7ff fff2 	bl	80034a4 <HAL_RCC_GetHCLKFreq>
 80034c0:	0001      	movs	r1, r0
 80034c2:	4b06      	ldr	r3, [pc, #24]	; (80034dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	2207      	movs	r2, #7
 80034ca:	4013      	ands	r3, r2
 80034cc:	4a04      	ldr	r2, [pc, #16]	; (80034e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034ce:	5cd3      	ldrb	r3, [r2, r3]
 80034d0:	40d9      	lsrs	r1, r3
 80034d2:	000b      	movs	r3, r1
}    
 80034d4:	0018      	movs	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	46c0      	nop			; (mov r8, r8)
 80034dc:	40021000 	.word	0x40021000
 80034e0:	08005780 	.word	0x08005780

080034e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034ec:	2300      	movs	r3, #0
 80034ee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80034f0:	2300      	movs	r3, #0
 80034f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	2380      	movs	r3, #128	; 0x80
 80034fa:	025b      	lsls	r3, r3, #9
 80034fc:	4013      	ands	r3, r2
 80034fe:	d100      	bne.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003500:	e08e      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003502:	2017      	movs	r0, #23
 8003504:	183b      	adds	r3, r7, r0
 8003506:	2200      	movs	r2, #0
 8003508:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800350a:	4b57      	ldr	r3, [pc, #348]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800350c:	69da      	ldr	r2, [r3, #28]
 800350e:	2380      	movs	r3, #128	; 0x80
 8003510:	055b      	lsls	r3, r3, #21
 8003512:	4013      	ands	r3, r2
 8003514:	d110      	bne.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003516:	4b54      	ldr	r3, [pc, #336]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003518:	69da      	ldr	r2, [r3, #28]
 800351a:	4b53      	ldr	r3, [pc, #332]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800351c:	2180      	movs	r1, #128	; 0x80
 800351e:	0549      	lsls	r1, r1, #21
 8003520:	430a      	orrs	r2, r1
 8003522:	61da      	str	r2, [r3, #28]
 8003524:	4b50      	ldr	r3, [pc, #320]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003526:	69da      	ldr	r2, [r3, #28]
 8003528:	2380      	movs	r3, #128	; 0x80
 800352a:	055b      	lsls	r3, r3, #21
 800352c:	4013      	ands	r3, r2
 800352e:	60bb      	str	r3, [r7, #8]
 8003530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003532:	183b      	adds	r3, r7, r0
 8003534:	2201      	movs	r2, #1
 8003536:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003538:	4b4c      	ldr	r3, [pc, #304]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	2380      	movs	r3, #128	; 0x80
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	4013      	ands	r3, r2
 8003542:	d11a      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003544:	4b49      	ldr	r3, [pc, #292]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	4b48      	ldr	r3, [pc, #288]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800354a:	2180      	movs	r1, #128	; 0x80
 800354c:	0049      	lsls	r1, r1, #1
 800354e:	430a      	orrs	r2, r1
 8003550:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003552:	f7fe ff39 	bl	80023c8 <HAL_GetTick>
 8003556:	0003      	movs	r3, r0
 8003558:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800355a:	e008      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800355c:	f7fe ff34 	bl	80023c8 <HAL_GetTick>
 8003560:	0002      	movs	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b64      	cmp	r3, #100	; 0x64
 8003568:	d901      	bls.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e077      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800356e:	4b3f      	ldr	r3, [pc, #252]	; (800366c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	2380      	movs	r3, #128	; 0x80
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	4013      	ands	r3, r2
 8003578:	d0f0      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800357a:	4b3b      	ldr	r3, [pc, #236]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800357c:	6a1a      	ldr	r2, [r3, #32]
 800357e:	23c0      	movs	r3, #192	; 0xc0
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4013      	ands	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d034      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	23c0      	movs	r3, #192	; 0xc0
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4013      	ands	r3, r2
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	429a      	cmp	r2, r3
 800359a:	d02c      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800359c:	4b32      	ldr	r3, [pc, #200]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800359e:	6a1b      	ldr	r3, [r3, #32]
 80035a0:	4a33      	ldr	r2, [pc, #204]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80035a2:	4013      	ands	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80035a6:	4b30      	ldr	r3, [pc, #192]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035a8:	6a1a      	ldr	r2, [r3, #32]
 80035aa:	4b2f      	ldr	r3, [pc, #188]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035ac:	2180      	movs	r1, #128	; 0x80
 80035ae:	0249      	lsls	r1, r1, #9
 80035b0:	430a      	orrs	r2, r1
 80035b2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80035b4:	4b2c      	ldr	r3, [pc, #176]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035b6:	6a1a      	ldr	r2, [r3, #32]
 80035b8:	4b2b      	ldr	r3, [pc, #172]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035ba:	492e      	ldr	r1, [pc, #184]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80035bc:	400a      	ands	r2, r1
 80035be:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035c0:	4b29      	ldr	r3, [pc, #164]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2201      	movs	r2, #1
 80035ca:	4013      	ands	r3, r2
 80035cc:	d013      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ce:	f7fe fefb 	bl	80023c8 <HAL_GetTick>
 80035d2:	0003      	movs	r3, r0
 80035d4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035d6:	e009      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d8:	f7fe fef6 	bl	80023c8 <HAL_GetTick>
 80035dc:	0002      	movs	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	4a25      	ldr	r2, [pc, #148]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d901      	bls.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e038      	b.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ec:	4b1e      	ldr	r3, [pc, #120]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	2202      	movs	r2, #2
 80035f2:	4013      	ands	r3, r2
 80035f4:	d0f0      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035f6:	4b1c      	ldr	r3, [pc, #112]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035f8:	6a1b      	ldr	r3, [r3, #32]
 80035fa:	4a1d      	ldr	r2, [pc, #116]	; (8003670 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	0019      	movs	r1, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	4b18      	ldr	r3, [pc, #96]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003606:	430a      	orrs	r2, r1
 8003608:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800360a:	2317      	movs	r3, #23
 800360c:	18fb      	adds	r3, r7, r3
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	2b01      	cmp	r3, #1
 8003612:	d105      	bne.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003614:	4b14      	ldr	r3, [pc, #80]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003616:	69da      	ldr	r2, [r3, #28]
 8003618:	4b13      	ldr	r3, [pc, #76]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800361a:	4918      	ldr	r1, [pc, #96]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800361c:	400a      	ands	r2, r1
 800361e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2201      	movs	r2, #1
 8003626:	4013      	ands	r3, r2
 8003628:	d009      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800362a:	4b0f      	ldr	r3, [pc, #60]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	2203      	movs	r2, #3
 8003630:	4393      	bics	r3, r2
 8003632:	0019      	movs	r1, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	4b0b      	ldr	r3, [pc, #44]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800363a:	430a      	orrs	r2, r1
 800363c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2220      	movs	r2, #32
 8003644:	4013      	ands	r3, r2
 8003646:	d009      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003648:	4b07      	ldr	r3, [pc, #28]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800364a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364c:	2210      	movs	r2, #16
 800364e:	4393      	bics	r3, r2
 8003650:	0019      	movs	r1, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	4b04      	ldr	r3, [pc, #16]	; (8003668 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003658:	430a      	orrs	r2, r1
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	0018      	movs	r0, r3
 8003660:	46bd      	mov	sp, r7
 8003662:	b006      	add	sp, #24
 8003664:	bd80      	pop	{r7, pc}
 8003666:	46c0      	nop			; (mov r8, r8)
 8003668:	40021000 	.word	0x40021000
 800366c:	40007000 	.word	0x40007000
 8003670:	fffffcff 	.word	0xfffffcff
 8003674:	fffeffff 	.word	0xfffeffff
 8003678:	00001388 	.word	0x00001388
 800367c:	efffffff 	.word	0xefffffff

08003680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d101      	bne.n	8003692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e042      	b.n	8003718 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	223d      	movs	r2, #61	; 0x3d
 8003696:	5c9b      	ldrb	r3, [r3, r2]
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d107      	bne.n	80036ae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	223c      	movs	r2, #60	; 0x3c
 80036a2:	2100      	movs	r1, #0
 80036a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	0018      	movs	r0, r3
 80036aa:	f7fe fc9b 	bl	8001fe4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	223d      	movs	r2, #61	; 0x3d
 80036b2:	2102      	movs	r1, #2
 80036b4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	3304      	adds	r3, #4
 80036be:	0019      	movs	r1, r3
 80036c0:	0010      	movs	r0, r2
 80036c2:	f000 f9dd 	bl	8003a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2246      	movs	r2, #70	; 0x46
 80036ca:	2101      	movs	r1, #1
 80036cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	223e      	movs	r2, #62	; 0x3e
 80036d2:	2101      	movs	r1, #1
 80036d4:	5499      	strb	r1, [r3, r2]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	223f      	movs	r2, #63	; 0x3f
 80036da:	2101      	movs	r1, #1
 80036dc:	5499      	strb	r1, [r3, r2]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2240      	movs	r2, #64	; 0x40
 80036e2:	2101      	movs	r1, #1
 80036e4:	5499      	strb	r1, [r3, r2]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2241      	movs	r2, #65	; 0x41
 80036ea:	2101      	movs	r1, #1
 80036ec:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2242      	movs	r2, #66	; 0x42
 80036f2:	2101      	movs	r1, #1
 80036f4:	5499      	strb	r1, [r3, r2]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2243      	movs	r2, #67	; 0x43
 80036fa:	2101      	movs	r1, #1
 80036fc:	5499      	strb	r1, [r3, r2]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2244      	movs	r2, #68	; 0x44
 8003702:	2101      	movs	r1, #1
 8003704:	5499      	strb	r1, [r3, r2]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2245      	movs	r2, #69	; 0x45
 800370a:	2101      	movs	r1, #1
 800370c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	223d      	movs	r2, #61	; 0x3d
 8003712:	2101      	movs	r1, #1
 8003714:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	0018      	movs	r0, r3
 800371a:	46bd      	mov	sp, r7
 800371c:	b002      	add	sp, #8
 800371e:	bd80      	pop	{r7, pc}

08003720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b084      	sub	sp, #16
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	223d      	movs	r2, #61	; 0x3d
 800372c:	5c9b      	ldrb	r3, [r3, r2]
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2b01      	cmp	r3, #1
 8003732:	d001      	beq.n	8003738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e035      	b.n	80037a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	223d      	movs	r2, #61	; 0x3d
 800373c:	2102      	movs	r1, #2
 800373e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68da      	ldr	r2, [r3, #12]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2101      	movs	r1, #1
 800374c:	430a      	orrs	r2, r1
 800374e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a15      	ldr	r2, [pc, #84]	; (80037ac <HAL_TIM_Base_Start_IT+0x8c>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d009      	beq.n	800376e <HAL_TIM_Base_Start_IT+0x4e>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a14      	ldr	r2, [pc, #80]	; (80037b0 <HAL_TIM_Base_Start_IT+0x90>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d004      	beq.n	800376e <HAL_TIM_Base_Start_IT+0x4e>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a12      	ldr	r2, [pc, #72]	; (80037b4 <HAL_TIM_Base_Start_IT+0x94>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d111      	bne.n	8003792 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	2207      	movs	r2, #7
 8003776:	4013      	ands	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2b06      	cmp	r3, #6
 800377e:	d010      	beq.n	80037a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2101      	movs	r1, #1
 800378c:	430a      	orrs	r2, r1
 800378e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003790:	e007      	b.n	80037a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2101      	movs	r1, #1
 800379e:	430a      	orrs	r2, r1
 80037a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	0018      	movs	r0, r3
 80037a6:	46bd      	mov	sp, r7
 80037a8:	b004      	add	sp, #16
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40012c00 	.word	0x40012c00
 80037b0:	40000400 	.word	0x40000400
 80037b4:	40014000 	.word	0x40014000

080037b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2101      	movs	r1, #1
 80037cc:	438a      	bics	r2, r1
 80037ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	4a0d      	ldr	r2, [pc, #52]	; (800380c <HAL_TIM_Base_Stop_IT+0x54>)
 80037d8:	4013      	ands	r3, r2
 80037da:	d10d      	bne.n	80037f8 <HAL_TIM_Base_Stop_IT+0x40>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	4a0b      	ldr	r2, [pc, #44]	; (8003810 <HAL_TIM_Base_Stop_IT+0x58>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	d107      	bne.n	80037f8 <HAL_TIM_Base_Stop_IT+0x40>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2101      	movs	r1, #1
 80037f4:	438a      	bics	r2, r1
 80037f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	223d      	movs	r2, #61	; 0x3d
 80037fc:	2101      	movs	r1, #1
 80037fe:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	0018      	movs	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	b002      	add	sp, #8
 8003808:	bd80      	pop	{r7, pc}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	00001111 	.word	0x00001111
 8003810:	00000444 	.word	0x00000444

08003814 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	2202      	movs	r2, #2
 8003824:	4013      	ands	r3, r2
 8003826:	2b02      	cmp	r3, #2
 8003828:	d124      	bne.n	8003874 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	2202      	movs	r2, #2
 8003832:	4013      	ands	r3, r2
 8003834:	2b02      	cmp	r3, #2
 8003836:	d11d      	bne.n	8003874 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2203      	movs	r2, #3
 800383e:	4252      	negs	r2, r2
 8003840:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	2203      	movs	r2, #3
 8003850:	4013      	ands	r3, r2
 8003852:	d004      	beq.n	800385e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	0018      	movs	r0, r3
 8003858:	f000 f8fa 	bl	8003a50 <HAL_TIM_IC_CaptureCallback>
 800385c:	e007      	b.n	800386e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	0018      	movs	r0, r3
 8003862:	f000 f8ed 	bl	8003a40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	0018      	movs	r0, r3
 800386a:	f000 f8f9 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	2204      	movs	r2, #4
 800387c:	4013      	ands	r3, r2
 800387e:	2b04      	cmp	r3, #4
 8003880:	d125      	bne.n	80038ce <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	2204      	movs	r2, #4
 800388a:	4013      	ands	r3, r2
 800388c:	2b04      	cmp	r3, #4
 800388e:	d11e      	bne.n	80038ce <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2205      	movs	r2, #5
 8003896:	4252      	negs	r2, r2
 8003898:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2202      	movs	r2, #2
 800389e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699a      	ldr	r2, [r3, #24]
 80038a6:	23c0      	movs	r3, #192	; 0xc0
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	4013      	ands	r3, r2
 80038ac:	d004      	beq.n	80038b8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	0018      	movs	r0, r3
 80038b2:	f000 f8cd 	bl	8003a50 <HAL_TIM_IC_CaptureCallback>
 80038b6:	e007      	b.n	80038c8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	0018      	movs	r0, r3
 80038bc:	f000 f8c0 	bl	8003a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	0018      	movs	r0, r3
 80038c4:	f000 f8cc 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	2208      	movs	r2, #8
 80038d6:	4013      	ands	r3, r2
 80038d8:	2b08      	cmp	r3, #8
 80038da:	d124      	bne.n	8003926 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	2208      	movs	r2, #8
 80038e4:	4013      	ands	r3, r2
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	d11d      	bne.n	8003926 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2209      	movs	r2, #9
 80038f0:	4252      	negs	r2, r2
 80038f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2204      	movs	r2, #4
 80038f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	69db      	ldr	r3, [r3, #28]
 8003900:	2203      	movs	r2, #3
 8003902:	4013      	ands	r3, r2
 8003904:	d004      	beq.n	8003910 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	0018      	movs	r0, r3
 800390a:	f000 f8a1 	bl	8003a50 <HAL_TIM_IC_CaptureCallback>
 800390e:	e007      	b.n	8003920 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	0018      	movs	r0, r3
 8003914:	f000 f894 	bl	8003a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	0018      	movs	r0, r3
 800391c:	f000 f8a0 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	2210      	movs	r2, #16
 800392e:	4013      	ands	r3, r2
 8003930:	2b10      	cmp	r3, #16
 8003932:	d125      	bne.n	8003980 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	2210      	movs	r2, #16
 800393c:	4013      	ands	r3, r2
 800393e:	2b10      	cmp	r3, #16
 8003940:	d11e      	bne.n	8003980 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2211      	movs	r2, #17
 8003948:	4252      	negs	r2, r2
 800394a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2208      	movs	r2, #8
 8003950:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	69da      	ldr	r2, [r3, #28]
 8003958:	23c0      	movs	r3, #192	; 0xc0
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	4013      	ands	r3, r2
 800395e:	d004      	beq.n	800396a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	0018      	movs	r0, r3
 8003964:	f000 f874 	bl	8003a50 <HAL_TIM_IC_CaptureCallback>
 8003968:	e007      	b.n	800397a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	0018      	movs	r0, r3
 800396e:	f000 f867 	bl	8003a40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	0018      	movs	r0, r3
 8003976:	f000 f873 	bl	8003a60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	2201      	movs	r2, #1
 8003988:	4013      	ands	r3, r2
 800398a:	2b01      	cmp	r3, #1
 800398c:	d10f      	bne.n	80039ae <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2201      	movs	r2, #1
 8003996:	4013      	ands	r3, r2
 8003998:	2b01      	cmp	r3, #1
 800399a:	d108      	bne.n	80039ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2202      	movs	r2, #2
 80039a2:	4252      	negs	r2, r2
 80039a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7fd feb5 	bl	8001718 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	2280      	movs	r2, #128	; 0x80
 80039b6:	4013      	ands	r3, r2
 80039b8:	2b80      	cmp	r3, #128	; 0x80
 80039ba:	d10f      	bne.n	80039dc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	2280      	movs	r2, #128	; 0x80
 80039c4:	4013      	ands	r3, r2
 80039c6:	2b80      	cmp	r3, #128	; 0x80
 80039c8:	d108      	bne.n	80039dc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2281      	movs	r2, #129	; 0x81
 80039d0:	4252      	negs	r2, r2
 80039d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	0018      	movs	r0, r3
 80039d8:	f000 f8d0 	bl	8003b7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	2240      	movs	r2, #64	; 0x40
 80039e4:	4013      	ands	r3, r2
 80039e6:	2b40      	cmp	r3, #64	; 0x40
 80039e8:	d10f      	bne.n	8003a0a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	2240      	movs	r2, #64	; 0x40
 80039f2:	4013      	ands	r3, r2
 80039f4:	2b40      	cmp	r3, #64	; 0x40
 80039f6:	d108      	bne.n	8003a0a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2241      	movs	r2, #65	; 0x41
 80039fe:	4252      	negs	r2, r2
 8003a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	0018      	movs	r0, r3
 8003a06:	f000 f833 	bl	8003a70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	2220      	movs	r2, #32
 8003a12:	4013      	ands	r3, r2
 8003a14:	2b20      	cmp	r3, #32
 8003a16:	d10f      	bne.n	8003a38 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b20      	cmp	r3, #32
 8003a24:	d108      	bne.n	8003a38 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2221      	movs	r2, #33	; 0x21
 8003a2c:	4252      	negs	r2, r2
 8003a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	0018      	movs	r0, r3
 8003a34:	f000 f89a 	bl	8003b6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a38:	46c0      	nop			; (mov r8, r8)
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	b002      	add	sp, #8
 8003a3e:	bd80      	pop	{r7, pc}

08003a40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a48:	46c0      	nop			; (mov r8, r8)
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	b002      	add	sp, #8
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a58:	46c0      	nop			; (mov r8, r8)
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	b002      	add	sp, #8
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a68:	46c0      	nop			; (mov r8, r8)
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	b002      	add	sp, #8
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a78:	46c0      	nop			; (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b002      	add	sp, #8
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a2f      	ldr	r2, [pc, #188]	; (8003b50 <TIM_Base_SetConfig+0xd0>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d003      	beq.n	8003aa0 <TIM_Base_SetConfig+0x20>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a2e      	ldr	r2, [pc, #184]	; (8003b54 <TIM_Base_SetConfig+0xd4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d108      	bne.n	8003ab2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2270      	movs	r2, #112	; 0x70
 8003aa4:	4393      	bics	r3, r2
 8003aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a26      	ldr	r2, [pc, #152]	; (8003b50 <TIM_Base_SetConfig+0xd0>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d013      	beq.n	8003ae2 <TIM_Base_SetConfig+0x62>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a25      	ldr	r2, [pc, #148]	; (8003b54 <TIM_Base_SetConfig+0xd4>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d00f      	beq.n	8003ae2 <TIM_Base_SetConfig+0x62>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a24      	ldr	r2, [pc, #144]	; (8003b58 <TIM_Base_SetConfig+0xd8>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d00b      	beq.n	8003ae2 <TIM_Base_SetConfig+0x62>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a23      	ldr	r2, [pc, #140]	; (8003b5c <TIM_Base_SetConfig+0xdc>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d007      	beq.n	8003ae2 <TIM_Base_SetConfig+0x62>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a22      	ldr	r2, [pc, #136]	; (8003b60 <TIM_Base_SetConfig+0xe0>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d003      	beq.n	8003ae2 <TIM_Base_SetConfig+0x62>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a21      	ldr	r2, [pc, #132]	; (8003b64 <TIM_Base_SetConfig+0xe4>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d108      	bne.n	8003af4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	4a20      	ldr	r2, [pc, #128]	; (8003b68 <TIM_Base_SetConfig+0xe8>)
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2280      	movs	r2, #128	; 0x80
 8003af8:	4393      	bics	r3, r2
 8003afa:	001a      	movs	r2, r3
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	689a      	ldr	r2, [r3, #8]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a0c      	ldr	r2, [pc, #48]	; (8003b50 <TIM_Base_SetConfig+0xd0>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d00b      	beq.n	8003b3a <TIM_Base_SetConfig+0xba>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a0d      	ldr	r2, [pc, #52]	; (8003b5c <TIM_Base_SetConfig+0xdc>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d007      	beq.n	8003b3a <TIM_Base_SetConfig+0xba>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a0c      	ldr	r2, [pc, #48]	; (8003b60 <TIM_Base_SetConfig+0xe0>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d003      	beq.n	8003b3a <TIM_Base_SetConfig+0xba>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a0b      	ldr	r2, [pc, #44]	; (8003b64 <TIM_Base_SetConfig+0xe4>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d103      	bne.n	8003b42 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	615a      	str	r2, [r3, #20]
}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	b004      	add	sp, #16
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	40012c00 	.word	0x40012c00
 8003b54:	40000400 	.word	0x40000400
 8003b58:	40002000 	.word	0x40002000
 8003b5c:	40014000 	.word	0x40014000
 8003b60:	40014400 	.word	0x40014400
 8003b64:	40014800 	.word	0x40014800
 8003b68:	fffffcff 	.word	0xfffffcff

08003b6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b74:	46c0      	nop			; (mov r8, r8)
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b002      	add	sp, #8
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b84:	46c0      	nop			; (mov r8, r8)
 8003b86:	46bd      	mov	sp, r7
 8003b88:	b002      	add	sp, #8
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e044      	b.n	8003c28 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d107      	bne.n	8003bb6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2278      	movs	r2, #120	; 0x78
 8003baa:	2100      	movs	r1, #0
 8003bac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	0018      	movs	r0, r3
 8003bb2:	f7fe fa3f 	bl	8002034 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2224      	movs	r2, #36	; 0x24
 8003bba:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	438a      	bics	r2, r1
 8003bca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	0018      	movs	r0, r3
 8003bd0:	f000 fb9a 	bl	8004308 <UART_SetConfig>
 8003bd4:	0003      	movs	r3, r0
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e024      	b.n	8003c28 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	0018      	movs	r0, r3
 8003bea:	f000 fccd 	bl	8004588 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	490d      	ldr	r1, [pc, #52]	; (8003c30 <HAL_UART_Init+0xa4>)
 8003bfa:	400a      	ands	r2, r1
 8003bfc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	689a      	ldr	r2, [r3, #8]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2108      	movs	r1, #8
 8003c0a:	438a      	bics	r2, r1
 8003c0c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2101      	movs	r1, #1
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	0018      	movs	r0, r3
 8003c22:	f000 fd65 	bl	80046f0 <UART_CheckIdleState>
 8003c26:	0003      	movs	r3, r0
}
 8003c28:	0018      	movs	r0, r3
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	b002      	add	sp, #8
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	fffff7ff 	.word	0xfffff7ff

08003c34 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e030      	b.n	8003ca8 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2224      	movs	r2, #36	; 0x24
 8003c4a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	2101      	movs	r1, #1
 8003c58:	438a      	bics	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2200      	movs	r2, #0
 8003c72:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	0018      	movs	r0, r3
 8003c78:	f7fe fa6c 	bl	8002154 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2284      	movs	r2, #132	; 0x84
 8003c80:	2100      	movs	r1, #0
 8003c82:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2280      	movs	r2, #128	; 0x80
 8003c8e:	2100      	movs	r1, #0
 8003c90:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2278      	movs	r2, #120	; 0x78
 8003ca2:	2100      	movs	r1, #0
 8003ca4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	0018      	movs	r0, r3
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b002      	add	sp, #8
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b088      	sub	sp, #32
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	1dbb      	adds	r3, r7, #6
 8003cbc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2280      	movs	r2, #128	; 0x80
 8003cc2:	589b      	ldr	r3, [r3, r2]
 8003cc4:	2b20      	cmp	r3, #32
 8003cc6:	d145      	bne.n	8003d54 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_UART_Receive_IT+0x26>
 8003cce:	1dbb      	adds	r3, r7, #6
 8003cd0:	881b      	ldrh	r3, [r3, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e03d      	b.n	8003d56 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	689a      	ldr	r2, [r3, #8]
 8003cde:	2380      	movs	r3, #128	; 0x80
 8003ce0:	015b      	lsls	r3, r3, #5
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d109      	bne.n	8003cfa <HAL_UART_Receive_IT+0x4a>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d105      	bne.n	8003cfa <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	d001      	beq.n	8003cfa <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e02d      	b.n	8003d56 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685a      	ldr	r2, [r3, #4]
 8003d06:	2380      	movs	r3, #128	; 0x80
 8003d08:	041b      	lsls	r3, r3, #16
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d019      	beq.n	8003d42 <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d12:	613b      	str	r3, [r7, #16]
  return(result);
 8003d14:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d16:	61fb      	str	r3, [r7, #28]
 8003d18:	2301      	movs	r3, #1
 8003d1a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f383 8810 	msr	PRIMASK, r3
}
 8003d22:	46c0      	nop			; (mov r8, r8)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2180      	movs	r1, #128	; 0x80
 8003d30:	04c9      	lsls	r1, r1, #19
 8003d32:	430a      	orrs	r2, r1
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	f383 8810 	msr	PRIMASK, r3
}
 8003d40:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003d42:	1dbb      	adds	r3, r7, #6
 8003d44:	881a      	ldrh	r2, [r3, #0]
 8003d46:	68b9      	ldr	r1, [r7, #8]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	0018      	movs	r0, r3
 8003d4c:	f000 fde2 	bl	8004914 <UART_Start_Receive_IT>
 8003d50:	0003      	movs	r3, r0
 8003d52:	e000      	b.n	8003d56 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003d54:	2302      	movs	r3, #2
  }
}
 8003d56:	0018      	movs	r0, r3
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b008      	add	sp, #32
 8003d5c:	bd80      	pop	{r7, pc}
	...

08003d60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d60:	b590      	push	{r4, r7, lr}
 8003d62:	b0ab      	sub	sp, #172	; 0xac
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	22a4      	movs	r2, #164	; 0xa4
 8003d70:	18b9      	adds	r1, r7, r2
 8003d72:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	20a0      	movs	r0, #160	; 0xa0
 8003d7c:	1839      	adds	r1, r7, r0
 8003d7e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	219c      	movs	r1, #156	; 0x9c
 8003d88:	1879      	adds	r1, r7, r1
 8003d8a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003d8c:	0011      	movs	r1, r2
 8003d8e:	18bb      	adds	r3, r7, r2
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a99      	ldr	r2, [pc, #612]	; (8003ff8 <HAL_UART_IRQHandler+0x298>)
 8003d94:	4013      	ands	r3, r2
 8003d96:	2298      	movs	r2, #152	; 0x98
 8003d98:	18bc      	adds	r4, r7, r2
 8003d9a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003d9c:	18bb      	adds	r3, r7, r2
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d114      	bne.n	8003dce <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003da4:	187b      	adds	r3, r7, r1
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2220      	movs	r2, #32
 8003daa:	4013      	ands	r3, r2
 8003dac:	d00f      	beq.n	8003dce <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003dae:	183b      	adds	r3, r7, r0
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	2220      	movs	r2, #32
 8003db4:	4013      	ands	r3, r2
 8003db6:	d00a      	beq.n	8003dce <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d100      	bne.n	8003dc2 <HAL_UART_IRQHandler+0x62>
 8003dc0:	e286      	b.n	80042d0 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	0010      	movs	r0, r2
 8003dca:	4798      	blx	r3
      }
      return;
 8003dcc:	e280      	b.n	80042d0 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003dce:	2398      	movs	r3, #152	; 0x98
 8003dd0:	18fb      	adds	r3, r7, r3
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d100      	bne.n	8003dda <HAL_UART_IRQHandler+0x7a>
 8003dd8:	e114      	b.n	8004004 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003dda:	239c      	movs	r3, #156	; 0x9c
 8003ddc:	18fb      	adds	r3, r7, r3
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2201      	movs	r2, #1
 8003de2:	4013      	ands	r3, r2
 8003de4:	d106      	bne.n	8003df4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003de6:	23a0      	movs	r3, #160	; 0xa0
 8003de8:	18fb      	adds	r3, r7, r3
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a83      	ldr	r2, [pc, #524]	; (8003ffc <HAL_UART_IRQHandler+0x29c>)
 8003dee:	4013      	ands	r3, r2
 8003df0:	d100      	bne.n	8003df4 <HAL_UART_IRQHandler+0x94>
 8003df2:	e107      	b.n	8004004 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003df4:	23a4      	movs	r3, #164	; 0xa4
 8003df6:	18fb      	adds	r3, r7, r3
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d012      	beq.n	8003e26 <HAL_UART_IRQHandler+0xc6>
 8003e00:	23a0      	movs	r3, #160	; 0xa0
 8003e02:	18fb      	adds	r3, r7, r3
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	2380      	movs	r3, #128	; 0x80
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	d00b      	beq.n	8003e26 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2201      	movs	r2, #1
 8003e14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2284      	movs	r2, #132	; 0x84
 8003e1a:	589b      	ldr	r3, [r3, r2]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2184      	movs	r1, #132	; 0x84
 8003e24:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e26:	23a4      	movs	r3, #164	; 0xa4
 8003e28:	18fb      	adds	r3, r7, r3
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d011      	beq.n	8003e56 <HAL_UART_IRQHandler+0xf6>
 8003e32:	239c      	movs	r3, #156	; 0x9c
 8003e34:	18fb      	adds	r3, r7, r3
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	d00b      	beq.n	8003e56 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2202      	movs	r2, #2
 8003e44:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2284      	movs	r2, #132	; 0x84
 8003e4a:	589b      	ldr	r3, [r3, r2]
 8003e4c:	2204      	movs	r2, #4
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2184      	movs	r1, #132	; 0x84
 8003e54:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e56:	23a4      	movs	r3, #164	; 0xa4
 8003e58:	18fb      	adds	r3, r7, r3
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	4013      	ands	r3, r2
 8003e60:	d011      	beq.n	8003e86 <HAL_UART_IRQHandler+0x126>
 8003e62:	239c      	movs	r3, #156	; 0x9c
 8003e64:	18fb      	adds	r3, r7, r3
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	d00b      	beq.n	8003e86 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2204      	movs	r2, #4
 8003e74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2284      	movs	r2, #132	; 0x84
 8003e7a:	589b      	ldr	r3, [r3, r2]
 8003e7c:	2202      	movs	r2, #2
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2184      	movs	r1, #132	; 0x84
 8003e84:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e86:	23a4      	movs	r3, #164	; 0xa4
 8003e88:	18fb      	adds	r3, r7, r3
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2208      	movs	r2, #8
 8003e8e:	4013      	ands	r3, r2
 8003e90:	d017      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e92:	23a0      	movs	r3, #160	; 0xa0
 8003e94:	18fb      	adds	r3, r7, r3
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	d105      	bne.n	8003eaa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003e9e:	239c      	movs	r3, #156	; 0x9c
 8003ea0:	18fb      	adds	r3, r7, r3
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ea8:	d00b      	beq.n	8003ec2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2208      	movs	r2, #8
 8003eb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2284      	movs	r2, #132	; 0x84
 8003eb6:	589b      	ldr	r3, [r3, r2]
 8003eb8:	2208      	movs	r2, #8
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2184      	movs	r1, #132	; 0x84
 8003ec0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003ec2:	23a4      	movs	r3, #164	; 0xa4
 8003ec4:	18fb      	adds	r3, r7, r3
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	2380      	movs	r3, #128	; 0x80
 8003eca:	011b      	lsls	r3, r3, #4
 8003ecc:	4013      	ands	r3, r2
 8003ece:	d013      	beq.n	8003ef8 <HAL_UART_IRQHandler+0x198>
 8003ed0:	23a0      	movs	r3, #160	; 0xa0
 8003ed2:	18fb      	adds	r3, r7, r3
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	2380      	movs	r3, #128	; 0x80
 8003ed8:	04db      	lsls	r3, r3, #19
 8003eda:	4013      	ands	r3, r2
 8003edc:	d00c      	beq.n	8003ef8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2280      	movs	r2, #128	; 0x80
 8003ee4:	0112      	lsls	r2, r2, #4
 8003ee6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2284      	movs	r2, #132	; 0x84
 8003eec:	589b      	ldr	r3, [r3, r2]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2184      	movs	r1, #132	; 0x84
 8003ef6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2284      	movs	r2, #132	; 0x84
 8003efc:	589b      	ldr	r3, [r3, r2]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d100      	bne.n	8003f04 <HAL_UART_IRQHandler+0x1a4>
 8003f02:	e1e7      	b.n	80042d4 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f04:	23a4      	movs	r3, #164	; 0xa4
 8003f06:	18fb      	adds	r3, r7, r3
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2220      	movs	r2, #32
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	d00e      	beq.n	8003f2e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f10:	23a0      	movs	r3, #160	; 0xa0
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2220      	movs	r2, #32
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d008      	beq.n	8003f2e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d004      	beq.n	8003f2e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	0010      	movs	r0, r2
 8003f2c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2284      	movs	r2, #132	; 0x84
 8003f32:	589b      	ldr	r3, [r3, r2]
 8003f34:	2194      	movs	r1, #148	; 0x94
 8003f36:	187a      	adds	r2, r7, r1
 8003f38:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	2240      	movs	r2, #64	; 0x40
 8003f42:	4013      	ands	r3, r2
 8003f44:	2b40      	cmp	r3, #64	; 0x40
 8003f46:	d004      	beq.n	8003f52 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003f48:	187b      	adds	r3, r7, r1
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2228      	movs	r2, #40	; 0x28
 8003f4e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f50:	d047      	beq.n	8003fe2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	0018      	movs	r0, r3
 8003f56:	f000 fd93 	bl	8004a80 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	2240      	movs	r2, #64	; 0x40
 8003f62:	4013      	ands	r3, r2
 8003f64:	2b40      	cmp	r3, #64	; 0x40
 8003f66:	d137      	bne.n	8003fd8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f68:	f3ef 8310 	mrs	r3, PRIMASK
 8003f6c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003f6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f70:	2090      	movs	r0, #144	; 0x90
 8003f72:	183a      	adds	r2, r7, r0
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	2301      	movs	r3, #1
 8003f78:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f7c:	f383 8810 	msr	PRIMASK, r3
}
 8003f80:	46c0      	nop			; (mov r8, r8)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2140      	movs	r1, #64	; 0x40
 8003f8e:	438a      	bics	r2, r1
 8003f90:	609a      	str	r2, [r3, #8]
 8003f92:	183b      	adds	r3, r7, r0
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f9a:	f383 8810 	msr	PRIMASK, r3
}
 8003f9e:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d012      	beq.n	8003fce <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fac:	4a14      	ldr	r2, [pc, #80]	; (8004000 <HAL_UART_IRQHandler+0x2a0>)
 8003fae:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	f7fe fb59 	bl	800266c <HAL_DMA_Abort_IT>
 8003fba:	1e03      	subs	r3, r0, #0
 8003fbc:	d01a      	beq.n	8003ff4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc8:	0018      	movs	r0, r3
 8003fca:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fcc:	e012      	b.n	8003ff4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	f7fd fd8f 	bl	8001af4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fd6:	e00d      	b.n	8003ff4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f7fd fd8a 	bl	8001af4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fe0:	e008      	b.n	8003ff4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	f7fd fd85 	bl	8001af4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2284      	movs	r2, #132	; 0x84
 8003fee:	2100      	movs	r1, #0
 8003ff0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003ff2:	e16f      	b.n	80042d4 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff4:	46c0      	nop			; (mov r8, r8)
    return;
 8003ff6:	e16d      	b.n	80042d4 <HAL_UART_IRQHandler+0x574>
 8003ff8:	0000080f 	.word	0x0000080f
 8003ffc:	04000120 	.word	0x04000120
 8004000:	08004b49 	.word	0x08004b49

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004008:	2b01      	cmp	r3, #1
 800400a:	d000      	beq.n	800400e <HAL_UART_IRQHandler+0x2ae>
 800400c:	e139      	b.n	8004282 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800400e:	23a4      	movs	r3, #164	; 0xa4
 8004010:	18fb      	adds	r3, r7, r3
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	2210      	movs	r2, #16
 8004016:	4013      	ands	r3, r2
 8004018:	d100      	bne.n	800401c <HAL_UART_IRQHandler+0x2bc>
 800401a:	e132      	b.n	8004282 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800401c:	23a0      	movs	r3, #160	; 0xa0
 800401e:	18fb      	adds	r3, r7, r3
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2210      	movs	r2, #16
 8004024:	4013      	ands	r3, r2
 8004026:	d100      	bne.n	800402a <HAL_UART_IRQHandler+0x2ca>
 8004028:	e12b      	b.n	8004282 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2210      	movs	r2, #16
 8004030:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	2240      	movs	r2, #64	; 0x40
 800403a:	4013      	ands	r3, r2
 800403c:	2b40      	cmp	r3, #64	; 0x40
 800403e:	d000      	beq.n	8004042 <HAL_UART_IRQHandler+0x2e2>
 8004040:	e09f      	b.n	8004182 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	685a      	ldr	r2, [r3, #4]
 800404a:	217e      	movs	r1, #126	; 0x7e
 800404c:	187b      	adds	r3, r7, r1
 800404e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004050:	187b      	adds	r3, r7, r1
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d100      	bne.n	800405a <HAL_UART_IRQHandler+0x2fa>
 8004058:	e13e      	b.n	80042d8 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2258      	movs	r2, #88	; 0x58
 800405e:	5a9b      	ldrh	r3, [r3, r2]
 8004060:	187a      	adds	r2, r7, r1
 8004062:	8812      	ldrh	r2, [r2, #0]
 8004064:	429a      	cmp	r2, r3
 8004066:	d300      	bcc.n	800406a <HAL_UART_IRQHandler+0x30a>
 8004068:	e136      	b.n	80042d8 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	187a      	adds	r2, r7, r1
 800406e:	215a      	movs	r1, #90	; 0x5a
 8004070:	8812      	ldrh	r2, [r2, #0]
 8004072:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	2b20      	cmp	r3, #32
 800407c:	d06f      	beq.n	800415e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800407e:	f3ef 8310 	mrs	r3, PRIMASK
 8004082:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004086:	67bb      	str	r3, [r7, #120]	; 0x78
 8004088:	2301      	movs	r3, #1
 800408a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800408c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800408e:	f383 8810 	msr	PRIMASK, r3
}
 8004092:	46c0      	nop			; (mov r8, r8)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4992      	ldr	r1, [pc, #584]	; (80042e8 <HAL_UART_IRQHandler+0x588>)
 80040a0:	400a      	ands	r2, r1
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040a6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040aa:	f383 8810 	msr	PRIMASK, r3
}
 80040ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040b0:	f3ef 8310 	mrs	r3, PRIMASK
 80040b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80040b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b8:	677b      	str	r3, [r7, #116]	; 0x74
 80040ba:	2301      	movs	r3, #1
 80040bc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040c0:	f383 8810 	msr	PRIMASK, r3
}
 80040c4:	46c0      	nop			; (mov r8, r8)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	689a      	ldr	r2, [r3, #8]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2101      	movs	r1, #1
 80040d2:	438a      	bics	r2, r1
 80040d4:	609a      	str	r2, [r3, #8]
 80040d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040d8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040dc:	f383 8810 	msr	PRIMASK, r3
}
 80040e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040e2:	f3ef 8310 	mrs	r3, PRIMASK
 80040e6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80040e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ea:	673b      	str	r3, [r7, #112]	; 0x70
 80040ec:	2301      	movs	r3, #1
 80040ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040f2:	f383 8810 	msr	PRIMASK, r3
}
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	689a      	ldr	r2, [r3, #8]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2140      	movs	r1, #64	; 0x40
 8004104:	438a      	bics	r2, r1
 8004106:	609a      	str	r2, [r3, #8]
 8004108:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800410a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800410c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800410e:	f383 8810 	msr	PRIMASK, r3
}
 8004112:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2280      	movs	r2, #128	; 0x80
 8004118:	2120      	movs	r1, #32
 800411a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004122:	f3ef 8310 	mrs	r3, PRIMASK
 8004126:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004128:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800412a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800412c:	2301      	movs	r3, #1
 800412e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004130:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004132:	f383 8810 	msr	PRIMASK, r3
}
 8004136:	46c0      	nop			; (mov r8, r8)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	2110      	movs	r1, #16
 8004144:	438a      	bics	r2, r1
 8004146:	601a      	str	r2, [r3, #0]
 8004148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800414a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800414c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800414e:	f383 8810 	msr	PRIMASK, r3
}
 8004152:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004158:	0018      	movs	r0, r3
 800415a:	f7fe fa4f 	bl	80025fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2202      	movs	r2, #2
 8004162:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2258      	movs	r2, #88	; 0x58
 8004168:	5a9a      	ldrh	r2, [r3, r2]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	215a      	movs	r1, #90	; 0x5a
 800416e:	5a5b      	ldrh	r3, [r3, r1]
 8004170:	b29b      	uxth	r3, r3
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	b29a      	uxth	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	0011      	movs	r1, r2
 800417a:	0018      	movs	r0, r3
 800417c:	f000 f8b8 	bl	80042f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004180:	e0aa      	b.n	80042d8 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2258      	movs	r2, #88	; 0x58
 8004186:	5a99      	ldrh	r1, [r3, r2]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	225a      	movs	r2, #90	; 0x5a
 800418c:	5a9b      	ldrh	r3, [r3, r2]
 800418e:	b29a      	uxth	r2, r3
 8004190:	208e      	movs	r0, #142	; 0x8e
 8004192:	183b      	adds	r3, r7, r0
 8004194:	1a8a      	subs	r2, r1, r2
 8004196:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	225a      	movs	r2, #90	; 0x5a
 800419c:	5a9b      	ldrh	r3, [r3, r2]
 800419e:	b29b      	uxth	r3, r3
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d100      	bne.n	80041a6 <HAL_UART_IRQHandler+0x446>
 80041a4:	e09a      	b.n	80042dc <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 80041a6:	183b      	adds	r3, r7, r0
 80041a8:	881b      	ldrh	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d100      	bne.n	80041b0 <HAL_UART_IRQHandler+0x450>
 80041ae:	e095      	b.n	80042dc <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041b0:	f3ef 8310 	mrs	r3, PRIMASK
 80041b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80041b6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041b8:	2488      	movs	r4, #136	; 0x88
 80041ba:	193a      	adds	r2, r7, r4
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	2301      	movs	r3, #1
 80041c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f383 8810 	msr	PRIMASK, r3
}
 80041c8:	46c0      	nop			; (mov r8, r8)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4945      	ldr	r1, [pc, #276]	; (80042ec <HAL_UART_IRQHandler+0x58c>)
 80041d6:	400a      	ands	r2, r1
 80041d8:	601a      	str	r2, [r3, #0]
 80041da:	193b      	adds	r3, r7, r4
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	f383 8810 	msr	PRIMASK, r3
}
 80041e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041e8:	f3ef 8310 	mrs	r3, PRIMASK
 80041ec:	61bb      	str	r3, [r7, #24]
  return(result);
 80041ee:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f0:	2484      	movs	r4, #132	; 0x84
 80041f2:	193a      	adds	r2, r7, r4
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	2301      	movs	r3, #1
 80041f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	f383 8810 	msr	PRIMASK, r3
}
 8004200:	46c0      	nop			; (mov r8, r8)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	689a      	ldr	r2, [r3, #8]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2101      	movs	r1, #1
 800420e:	438a      	bics	r2, r1
 8004210:	609a      	str	r2, [r3, #8]
 8004212:	193b      	adds	r3, r7, r4
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	f383 8810 	msr	PRIMASK, r3
}
 800421e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2280      	movs	r2, #128	; 0x80
 8004224:	2120      	movs	r1, #32
 8004226:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004234:	f3ef 8310 	mrs	r3, PRIMASK
 8004238:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800423c:	2480      	movs	r4, #128	; 0x80
 800423e:	193a      	adds	r2, r7, r4
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	2301      	movs	r3, #1
 8004244:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004248:	f383 8810 	msr	PRIMASK, r3
}
 800424c:	46c0      	nop			; (mov r8, r8)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2110      	movs	r1, #16
 800425a:	438a      	bics	r2, r1
 800425c:	601a      	str	r2, [r3, #0]
 800425e:	193b      	adds	r3, r7, r4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004266:	f383 8810 	msr	PRIMASK, r3
}
 800426a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2202      	movs	r2, #2
 8004270:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004272:	183b      	adds	r3, r7, r0
 8004274:	881a      	ldrh	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	0011      	movs	r1, r2
 800427a:	0018      	movs	r0, r3
 800427c:	f000 f838 	bl	80042f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004280:	e02c      	b.n	80042dc <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004282:	23a4      	movs	r3, #164	; 0xa4
 8004284:	18fb      	adds	r3, r7, r3
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	2280      	movs	r2, #128	; 0x80
 800428a:	4013      	ands	r3, r2
 800428c:	d00f      	beq.n	80042ae <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800428e:	23a0      	movs	r3, #160	; 0xa0
 8004290:	18fb      	adds	r3, r7, r3
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2280      	movs	r2, #128	; 0x80
 8004296:	4013      	ands	r3, r2
 8004298:	d009      	beq.n	80042ae <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d01e      	beq.n	80042e0 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	0010      	movs	r0, r2
 80042aa:	4798      	blx	r3
    }
    return;
 80042ac:	e018      	b.n	80042e0 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80042ae:	23a4      	movs	r3, #164	; 0xa4
 80042b0:	18fb      	adds	r3, r7, r3
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2240      	movs	r2, #64	; 0x40
 80042b6:	4013      	ands	r3, r2
 80042b8:	d013      	beq.n	80042e2 <HAL_UART_IRQHandler+0x582>
 80042ba:	23a0      	movs	r3, #160	; 0xa0
 80042bc:	18fb      	adds	r3, r7, r3
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2240      	movs	r2, #64	; 0x40
 80042c2:	4013      	ands	r3, r2
 80042c4:	d00d      	beq.n	80042e2 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	0018      	movs	r0, r3
 80042ca:	f000 fc54 	bl	8004b76 <UART_EndTransmit_IT>
    return;
 80042ce:	e008      	b.n	80042e2 <HAL_UART_IRQHandler+0x582>
      return;
 80042d0:	46c0      	nop			; (mov r8, r8)
 80042d2:	e006      	b.n	80042e2 <HAL_UART_IRQHandler+0x582>
    return;
 80042d4:	46c0      	nop			; (mov r8, r8)
 80042d6:	e004      	b.n	80042e2 <HAL_UART_IRQHandler+0x582>
      return;
 80042d8:	46c0      	nop			; (mov r8, r8)
 80042da:	e002      	b.n	80042e2 <HAL_UART_IRQHandler+0x582>
      return;
 80042dc:	46c0      	nop			; (mov r8, r8)
 80042de:	e000      	b.n	80042e2 <HAL_UART_IRQHandler+0x582>
    return;
 80042e0:	46c0      	nop			; (mov r8, r8)
  }

}
 80042e2:	46bd      	mov	sp, r7
 80042e4:	b02b      	add	sp, #172	; 0xac
 80042e6:	bd90      	pop	{r4, r7, pc}
 80042e8:	fffffeff 	.word	0xfffffeff
 80042ec:	fffffedf 	.word	0xfffffedf

080042f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	000a      	movs	r2, r1
 80042fa:	1cbb      	adds	r3, r7, #2
 80042fc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	46bd      	mov	sp, r7
 8004302:	b002      	add	sp, #8
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b088      	sub	sp, #32
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004310:	231e      	movs	r3, #30
 8004312:	18fb      	adds	r3, r7, r3
 8004314:	2200      	movs	r2, #0
 8004316:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	431a      	orrs	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	431a      	orrs	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	4313      	orrs	r3, r2
 800432e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a8d      	ldr	r2, [pc, #564]	; (800456c <UART_SetConfig+0x264>)
 8004338:	4013      	ands	r3, r2
 800433a:	0019      	movs	r1, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	697a      	ldr	r2, [r7, #20]
 8004342:	430a      	orrs	r2, r1
 8004344:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	4a88      	ldr	r2, [pc, #544]	; (8004570 <UART_SetConfig+0x268>)
 800434e:	4013      	ands	r3, r2
 8004350:	0019      	movs	r1, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68da      	ldr	r2, [r3, #12]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	430a      	orrs	r2, r1
 800435c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	4a7f      	ldr	r2, [pc, #508]	; (8004574 <UART_SetConfig+0x26c>)
 8004376:	4013      	ands	r3, r2
 8004378:	0019      	movs	r1, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	430a      	orrs	r2, r1
 8004382:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a7b      	ldr	r2, [pc, #492]	; (8004578 <UART_SetConfig+0x270>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d127      	bne.n	80043de <UART_SetConfig+0xd6>
 800438e:	4b7b      	ldr	r3, [pc, #492]	; (800457c <UART_SetConfig+0x274>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	2203      	movs	r2, #3
 8004394:	4013      	ands	r3, r2
 8004396:	2b03      	cmp	r3, #3
 8004398:	d00d      	beq.n	80043b6 <UART_SetConfig+0xae>
 800439a:	d81b      	bhi.n	80043d4 <UART_SetConfig+0xcc>
 800439c:	2b02      	cmp	r3, #2
 800439e:	d014      	beq.n	80043ca <UART_SetConfig+0xc2>
 80043a0:	d818      	bhi.n	80043d4 <UART_SetConfig+0xcc>
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d002      	beq.n	80043ac <UART_SetConfig+0xa4>
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d00a      	beq.n	80043c0 <UART_SetConfig+0xb8>
 80043aa:	e013      	b.n	80043d4 <UART_SetConfig+0xcc>
 80043ac:	231f      	movs	r3, #31
 80043ae:	18fb      	adds	r3, r7, r3
 80043b0:	2200      	movs	r2, #0
 80043b2:	701a      	strb	r2, [r3, #0]
 80043b4:	e021      	b.n	80043fa <UART_SetConfig+0xf2>
 80043b6:	231f      	movs	r3, #31
 80043b8:	18fb      	adds	r3, r7, r3
 80043ba:	2202      	movs	r2, #2
 80043bc:	701a      	strb	r2, [r3, #0]
 80043be:	e01c      	b.n	80043fa <UART_SetConfig+0xf2>
 80043c0:	231f      	movs	r3, #31
 80043c2:	18fb      	adds	r3, r7, r3
 80043c4:	2204      	movs	r2, #4
 80043c6:	701a      	strb	r2, [r3, #0]
 80043c8:	e017      	b.n	80043fa <UART_SetConfig+0xf2>
 80043ca:	231f      	movs	r3, #31
 80043cc:	18fb      	adds	r3, r7, r3
 80043ce:	2208      	movs	r2, #8
 80043d0:	701a      	strb	r2, [r3, #0]
 80043d2:	e012      	b.n	80043fa <UART_SetConfig+0xf2>
 80043d4:	231f      	movs	r3, #31
 80043d6:	18fb      	adds	r3, r7, r3
 80043d8:	2210      	movs	r2, #16
 80043da:	701a      	strb	r2, [r3, #0]
 80043dc:	e00d      	b.n	80043fa <UART_SetConfig+0xf2>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a67      	ldr	r2, [pc, #412]	; (8004580 <UART_SetConfig+0x278>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d104      	bne.n	80043f2 <UART_SetConfig+0xea>
 80043e8:	231f      	movs	r3, #31
 80043ea:	18fb      	adds	r3, r7, r3
 80043ec:	2200      	movs	r2, #0
 80043ee:	701a      	strb	r2, [r3, #0]
 80043f0:	e003      	b.n	80043fa <UART_SetConfig+0xf2>
 80043f2:	231f      	movs	r3, #31
 80043f4:	18fb      	adds	r3, r7, r3
 80043f6:	2210      	movs	r2, #16
 80043f8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69da      	ldr	r2, [r3, #28]
 80043fe:	2380      	movs	r3, #128	; 0x80
 8004400:	021b      	lsls	r3, r3, #8
 8004402:	429a      	cmp	r2, r3
 8004404:	d15c      	bne.n	80044c0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004406:	231f      	movs	r3, #31
 8004408:	18fb      	adds	r3, r7, r3
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	2b08      	cmp	r3, #8
 800440e:	d015      	beq.n	800443c <UART_SetConfig+0x134>
 8004410:	dc18      	bgt.n	8004444 <UART_SetConfig+0x13c>
 8004412:	2b04      	cmp	r3, #4
 8004414:	d00d      	beq.n	8004432 <UART_SetConfig+0x12a>
 8004416:	dc15      	bgt.n	8004444 <UART_SetConfig+0x13c>
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <UART_SetConfig+0x11a>
 800441c:	2b02      	cmp	r3, #2
 800441e:	d005      	beq.n	800442c <UART_SetConfig+0x124>
 8004420:	e010      	b.n	8004444 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004422:	f7ff f849 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 8004426:	0003      	movs	r3, r0
 8004428:	61bb      	str	r3, [r7, #24]
        break;
 800442a:	e012      	b.n	8004452 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800442c:	4b55      	ldr	r3, [pc, #340]	; (8004584 <UART_SetConfig+0x27c>)
 800442e:	61bb      	str	r3, [r7, #24]
        break;
 8004430:	e00f      	b.n	8004452 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004432:	f7fe ffdf 	bl	80033f4 <HAL_RCC_GetSysClockFreq>
 8004436:	0003      	movs	r3, r0
 8004438:	61bb      	str	r3, [r7, #24]
        break;
 800443a:	e00a      	b.n	8004452 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800443c:	2380      	movs	r3, #128	; 0x80
 800443e:	021b      	lsls	r3, r3, #8
 8004440:	61bb      	str	r3, [r7, #24]
        break;
 8004442:	e006      	b.n	8004452 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004444:	2300      	movs	r3, #0
 8004446:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004448:	231e      	movs	r3, #30
 800444a:	18fb      	adds	r3, r7, r3
 800444c:	2201      	movs	r2, #1
 800444e:	701a      	strb	r2, [r3, #0]
        break;
 8004450:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d100      	bne.n	800445a <UART_SetConfig+0x152>
 8004458:	e07a      	b.n	8004550 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	005a      	lsls	r2, r3, #1
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	085b      	lsrs	r3, r3, #1
 8004464:	18d2      	adds	r2, r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	0019      	movs	r1, r3
 800446c:	0010      	movs	r0, r2
 800446e:	f7fb fe4b 	bl	8000108 <__udivsi3>
 8004472:	0003      	movs	r3, r0
 8004474:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	2b0f      	cmp	r3, #15
 800447a:	d91c      	bls.n	80044b6 <UART_SetConfig+0x1ae>
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	2380      	movs	r3, #128	; 0x80
 8004480:	025b      	lsls	r3, r3, #9
 8004482:	429a      	cmp	r2, r3
 8004484:	d217      	bcs.n	80044b6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	b29a      	uxth	r2, r3
 800448a:	200e      	movs	r0, #14
 800448c:	183b      	adds	r3, r7, r0
 800448e:	210f      	movs	r1, #15
 8004490:	438a      	bics	r2, r1
 8004492:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	085b      	lsrs	r3, r3, #1
 8004498:	b29b      	uxth	r3, r3
 800449a:	2207      	movs	r2, #7
 800449c:	4013      	ands	r3, r2
 800449e:	b299      	uxth	r1, r3
 80044a0:	183b      	adds	r3, r7, r0
 80044a2:	183a      	adds	r2, r7, r0
 80044a4:	8812      	ldrh	r2, [r2, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	183a      	adds	r2, r7, r0
 80044b0:	8812      	ldrh	r2, [r2, #0]
 80044b2:	60da      	str	r2, [r3, #12]
 80044b4:	e04c      	b.n	8004550 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80044b6:	231e      	movs	r3, #30
 80044b8:	18fb      	adds	r3, r7, r3
 80044ba:	2201      	movs	r2, #1
 80044bc:	701a      	strb	r2, [r3, #0]
 80044be:	e047      	b.n	8004550 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80044c0:	231f      	movs	r3, #31
 80044c2:	18fb      	adds	r3, r7, r3
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d015      	beq.n	80044f6 <UART_SetConfig+0x1ee>
 80044ca:	dc18      	bgt.n	80044fe <UART_SetConfig+0x1f6>
 80044cc:	2b04      	cmp	r3, #4
 80044ce:	d00d      	beq.n	80044ec <UART_SetConfig+0x1e4>
 80044d0:	dc15      	bgt.n	80044fe <UART_SetConfig+0x1f6>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <UART_SetConfig+0x1d4>
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d005      	beq.n	80044e6 <UART_SetConfig+0x1de>
 80044da:	e010      	b.n	80044fe <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044dc:	f7fe ffec 	bl	80034b8 <HAL_RCC_GetPCLK1Freq>
 80044e0:	0003      	movs	r3, r0
 80044e2:	61bb      	str	r3, [r7, #24]
        break;
 80044e4:	e012      	b.n	800450c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044e6:	4b27      	ldr	r3, [pc, #156]	; (8004584 <UART_SetConfig+0x27c>)
 80044e8:	61bb      	str	r3, [r7, #24]
        break;
 80044ea:	e00f      	b.n	800450c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044ec:	f7fe ff82 	bl	80033f4 <HAL_RCC_GetSysClockFreq>
 80044f0:	0003      	movs	r3, r0
 80044f2:	61bb      	str	r3, [r7, #24]
        break;
 80044f4:	e00a      	b.n	800450c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044f6:	2380      	movs	r3, #128	; 0x80
 80044f8:	021b      	lsls	r3, r3, #8
 80044fa:	61bb      	str	r3, [r7, #24]
        break;
 80044fc:	e006      	b.n	800450c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80044fe:	2300      	movs	r3, #0
 8004500:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004502:	231e      	movs	r3, #30
 8004504:	18fb      	adds	r3, r7, r3
 8004506:	2201      	movs	r2, #1
 8004508:	701a      	strb	r2, [r3, #0]
        break;
 800450a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d01e      	beq.n	8004550 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	085a      	lsrs	r2, r3, #1
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	18d2      	adds	r2, r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	0019      	movs	r1, r3
 8004522:	0010      	movs	r0, r2
 8004524:	f7fb fdf0 	bl	8000108 <__udivsi3>
 8004528:	0003      	movs	r3, r0
 800452a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	2b0f      	cmp	r3, #15
 8004530:	d90a      	bls.n	8004548 <UART_SetConfig+0x240>
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	2380      	movs	r3, #128	; 0x80
 8004536:	025b      	lsls	r3, r3, #9
 8004538:	429a      	cmp	r2, r3
 800453a:	d205      	bcs.n	8004548 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	b29a      	uxth	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	60da      	str	r2, [r3, #12]
 8004546:	e003      	b.n	8004550 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004548:	231e      	movs	r3, #30
 800454a:	18fb      	adds	r3, r7, r3
 800454c:	2201      	movs	r2, #1
 800454e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800455c:	231e      	movs	r3, #30
 800455e:	18fb      	adds	r3, r7, r3
 8004560:	781b      	ldrb	r3, [r3, #0]
}
 8004562:	0018      	movs	r0, r3
 8004564:	46bd      	mov	sp, r7
 8004566:	b008      	add	sp, #32
 8004568:	bd80      	pop	{r7, pc}
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	ffff69f3 	.word	0xffff69f3
 8004570:	ffffcfff 	.word	0xffffcfff
 8004574:	fffff4ff 	.word	0xfffff4ff
 8004578:	40013800 	.word	0x40013800
 800457c:	40021000 	.word	0x40021000
 8004580:	40004400 	.word	0x40004400
 8004584:	007a1200 	.word	0x007a1200

08004588 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004594:	2201      	movs	r2, #1
 8004596:	4013      	ands	r3, r2
 8004598:	d00b      	beq.n	80045b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4a4a      	ldr	r2, [pc, #296]	; (80046cc <UART_AdvFeatureConfig+0x144>)
 80045a2:	4013      	ands	r3, r2
 80045a4:	0019      	movs	r1, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b6:	2202      	movs	r2, #2
 80045b8:	4013      	ands	r3, r2
 80045ba:	d00b      	beq.n	80045d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	4a43      	ldr	r2, [pc, #268]	; (80046d0 <UART_AdvFeatureConfig+0x148>)
 80045c4:	4013      	ands	r3, r2
 80045c6:	0019      	movs	r1, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	430a      	orrs	r2, r1
 80045d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	2204      	movs	r2, #4
 80045da:	4013      	ands	r3, r2
 80045dc:	d00b      	beq.n	80045f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	4a3b      	ldr	r2, [pc, #236]	; (80046d4 <UART_AdvFeatureConfig+0x14c>)
 80045e6:	4013      	ands	r3, r2
 80045e8:	0019      	movs	r1, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	2208      	movs	r2, #8
 80045fc:	4013      	ands	r3, r2
 80045fe:	d00b      	beq.n	8004618 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	4a34      	ldr	r2, [pc, #208]	; (80046d8 <UART_AdvFeatureConfig+0x150>)
 8004608:	4013      	ands	r3, r2
 800460a:	0019      	movs	r1, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461c:	2210      	movs	r2, #16
 800461e:	4013      	ands	r3, r2
 8004620:	d00b      	beq.n	800463a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	4a2c      	ldr	r2, [pc, #176]	; (80046dc <UART_AdvFeatureConfig+0x154>)
 800462a:	4013      	ands	r3, r2
 800462c:	0019      	movs	r1, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	430a      	orrs	r2, r1
 8004638:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463e:	2220      	movs	r2, #32
 8004640:	4013      	ands	r3, r2
 8004642:	d00b      	beq.n	800465c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	4a25      	ldr	r2, [pc, #148]	; (80046e0 <UART_AdvFeatureConfig+0x158>)
 800464c:	4013      	ands	r3, r2
 800464e:	0019      	movs	r1, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	2240      	movs	r2, #64	; 0x40
 8004662:	4013      	ands	r3, r2
 8004664:	d01d      	beq.n	80046a2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	4a1d      	ldr	r2, [pc, #116]	; (80046e4 <UART_AdvFeatureConfig+0x15c>)
 800466e:	4013      	ands	r3, r2
 8004670:	0019      	movs	r1, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004682:	2380      	movs	r3, #128	; 0x80
 8004684:	035b      	lsls	r3, r3, #13
 8004686:	429a      	cmp	r2, r3
 8004688:	d10b      	bne.n	80046a2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	4a15      	ldr	r2, [pc, #84]	; (80046e8 <UART_AdvFeatureConfig+0x160>)
 8004692:	4013      	ands	r3, r2
 8004694:	0019      	movs	r1, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	430a      	orrs	r2, r1
 80046a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	2280      	movs	r2, #128	; 0x80
 80046a8:	4013      	ands	r3, r2
 80046aa:	d00b      	beq.n	80046c4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	4a0e      	ldr	r2, [pc, #56]	; (80046ec <UART_AdvFeatureConfig+0x164>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	0019      	movs	r1, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	430a      	orrs	r2, r1
 80046c2:	605a      	str	r2, [r3, #4]
  }
}
 80046c4:	46c0      	nop			; (mov r8, r8)
 80046c6:	46bd      	mov	sp, r7
 80046c8:	b002      	add	sp, #8
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	fffdffff 	.word	0xfffdffff
 80046d0:	fffeffff 	.word	0xfffeffff
 80046d4:	fffbffff 	.word	0xfffbffff
 80046d8:	ffff7fff 	.word	0xffff7fff
 80046dc:	ffffefff 	.word	0xffffefff
 80046e0:	ffffdfff 	.word	0xffffdfff
 80046e4:	ffefffff 	.word	0xffefffff
 80046e8:	ff9fffff 	.word	0xff9fffff
 80046ec:	fff7ffff 	.word	0xfff7ffff

080046f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b092      	sub	sp, #72	; 0x48
 80046f4:	af02      	add	r7, sp, #8
 80046f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2284      	movs	r2, #132	; 0x84
 80046fc:	2100      	movs	r1, #0
 80046fe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004700:	f7fd fe62 	bl	80023c8 <HAL_GetTick>
 8004704:	0003      	movs	r3, r0
 8004706:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2208      	movs	r2, #8
 8004710:	4013      	ands	r3, r2
 8004712:	2b08      	cmp	r3, #8
 8004714:	d12c      	bne.n	8004770 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004718:	2280      	movs	r2, #128	; 0x80
 800471a:	0391      	lsls	r1, r2, #14
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	4a46      	ldr	r2, [pc, #280]	; (8004838 <UART_CheckIdleState+0x148>)
 8004720:	9200      	str	r2, [sp, #0]
 8004722:	2200      	movs	r2, #0
 8004724:	f000 f88c 	bl	8004840 <UART_WaitOnFlagUntilTimeout>
 8004728:	1e03      	subs	r3, r0, #0
 800472a:	d021      	beq.n	8004770 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800472c:	f3ef 8310 	mrs	r3, PRIMASK
 8004730:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004734:	63bb      	str	r3, [r7, #56]	; 0x38
 8004736:	2301      	movs	r3, #1
 8004738:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800473a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800473c:	f383 8810 	msr	PRIMASK, r3
}
 8004740:	46c0      	nop			; (mov r8, r8)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2180      	movs	r1, #128	; 0x80
 800474e:	438a      	bics	r2, r1
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004754:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004758:	f383 8810 	msr	PRIMASK, r3
}
 800475c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2220      	movs	r2, #32
 8004762:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2278      	movs	r2, #120	; 0x78
 8004768:	2100      	movs	r1, #0
 800476a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e05f      	b.n	8004830 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2204      	movs	r2, #4
 8004778:	4013      	ands	r3, r2
 800477a:	2b04      	cmp	r3, #4
 800477c:	d146      	bne.n	800480c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800477e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004780:	2280      	movs	r2, #128	; 0x80
 8004782:	03d1      	lsls	r1, r2, #15
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	4a2c      	ldr	r2, [pc, #176]	; (8004838 <UART_CheckIdleState+0x148>)
 8004788:	9200      	str	r2, [sp, #0]
 800478a:	2200      	movs	r2, #0
 800478c:	f000 f858 	bl	8004840 <UART_WaitOnFlagUntilTimeout>
 8004790:	1e03      	subs	r3, r0, #0
 8004792:	d03b      	beq.n	800480c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004794:	f3ef 8310 	mrs	r3, PRIMASK
 8004798:	60fb      	str	r3, [r7, #12]
  return(result);
 800479a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800479c:	637b      	str	r3, [r7, #52]	; 0x34
 800479e:	2301      	movs	r3, #1
 80047a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	f383 8810 	msr	PRIMASK, r3
}
 80047a8:	46c0      	nop			; (mov r8, r8)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4921      	ldr	r1, [pc, #132]	; (800483c <UART_CheckIdleState+0x14c>)
 80047b6:	400a      	ands	r2, r1
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f383 8810 	msr	PRIMASK, r3
}
 80047c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047c6:	f3ef 8310 	mrs	r3, PRIMASK
 80047ca:	61bb      	str	r3, [r7, #24]
  return(result);
 80047cc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ce:	633b      	str	r3, [r7, #48]	; 0x30
 80047d0:	2301      	movs	r3, #1
 80047d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	f383 8810 	msr	PRIMASK, r3
}
 80047da:	46c0      	nop			; (mov r8, r8)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2101      	movs	r1, #1
 80047e8:	438a      	bics	r2, r1
 80047ea:	609a      	str	r2, [r3, #8]
 80047ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f0:	6a3b      	ldr	r3, [r7, #32]
 80047f2:	f383 8810 	msr	PRIMASK, r3
}
 80047f6:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2280      	movs	r2, #128	; 0x80
 80047fc:	2120      	movs	r1, #32
 80047fe:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2278      	movs	r2, #120	; 0x78
 8004804:	2100      	movs	r1, #0
 8004806:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e011      	b.n	8004830 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2280      	movs	r2, #128	; 0x80
 8004816:	2120      	movs	r1, #32
 8004818:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2278      	movs	r2, #120	; 0x78
 800482a:	2100      	movs	r1, #0
 800482c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800482e:	2300      	movs	r3, #0
}
 8004830:	0018      	movs	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	b010      	add	sp, #64	; 0x40
 8004836:	bd80      	pop	{r7, pc}
 8004838:	01ffffff 	.word	0x01ffffff
 800483c:	fffffedf 	.word	0xfffffedf

08004840 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	1dfb      	adds	r3, r7, #7
 800484e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004850:	e04b      	b.n	80048ea <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	3301      	adds	r3, #1
 8004856:	d048      	beq.n	80048ea <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004858:	f7fd fdb6 	bl	80023c8 <HAL_GetTick>
 800485c:	0002      	movs	r2, r0
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	69ba      	ldr	r2, [r7, #24]
 8004864:	429a      	cmp	r2, r3
 8004866:	d302      	bcc.n	800486e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004868:	69bb      	ldr	r3, [r7, #24]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e04b      	b.n	800490a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2204      	movs	r2, #4
 800487a:	4013      	ands	r3, r2
 800487c:	d035      	beq.n	80048ea <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	2208      	movs	r2, #8
 8004886:	4013      	ands	r3, r2
 8004888:	2b08      	cmp	r3, #8
 800488a:	d111      	bne.n	80048b0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2208      	movs	r2, #8
 8004892:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	0018      	movs	r0, r3
 8004898:	f000 f8f2 	bl	8004a80 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2284      	movs	r2, #132	; 0x84
 80048a0:	2108      	movs	r1, #8
 80048a2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2278      	movs	r2, #120	; 0x78
 80048a8:	2100      	movs	r1, #0
 80048aa:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e02c      	b.n	800490a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	69da      	ldr	r2, [r3, #28]
 80048b6:	2380      	movs	r3, #128	; 0x80
 80048b8:	011b      	lsls	r3, r3, #4
 80048ba:	401a      	ands	r2, r3
 80048bc:	2380      	movs	r3, #128	; 0x80
 80048be:	011b      	lsls	r3, r3, #4
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d112      	bne.n	80048ea <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	2280      	movs	r2, #128	; 0x80
 80048ca:	0112      	lsls	r2, r2, #4
 80048cc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	0018      	movs	r0, r3
 80048d2:	f000 f8d5 	bl	8004a80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2284      	movs	r2, #132	; 0x84
 80048da:	2120      	movs	r1, #32
 80048dc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2278      	movs	r2, #120	; 0x78
 80048e2:	2100      	movs	r1, #0
 80048e4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e00f      	b.n	800490a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	4013      	ands	r3, r2
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	1ad3      	subs	r3, r2, r3
 80048f8:	425a      	negs	r2, r3
 80048fa:	4153      	adcs	r3, r2
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	001a      	movs	r2, r3
 8004900:	1dfb      	adds	r3, r7, #7
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	429a      	cmp	r2, r3
 8004906:	d0a4      	beq.n	8004852 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	0018      	movs	r0, r3
 800490c:	46bd      	mov	sp, r7
 800490e:	b004      	add	sp, #16
 8004910:	bd80      	pop	{r7, pc}
	...

08004914 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b090      	sub	sp, #64	; 0x40
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	1dbb      	adds	r3, r7, #6
 8004920:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	1dba      	adds	r2, r7, #6
 800492c:	2158      	movs	r1, #88	; 0x58
 800492e:	8812      	ldrh	r2, [r2, #0]
 8004930:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	1dba      	adds	r2, r7, #6
 8004936:	215a      	movs	r1, #90	; 0x5a
 8004938:	8812      	ldrh	r2, [r2, #0]
 800493a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	689a      	ldr	r2, [r3, #8]
 8004946:	2380      	movs	r3, #128	; 0x80
 8004948:	015b      	lsls	r3, r3, #5
 800494a:	429a      	cmp	r2, r3
 800494c:	d10d      	bne.n	800496a <UART_Start_Receive_IT+0x56>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d104      	bne.n	8004960 <UART_Start_Receive_IT+0x4c>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	225c      	movs	r2, #92	; 0x5c
 800495a:	4946      	ldr	r1, [pc, #280]	; (8004a74 <UART_Start_Receive_IT+0x160>)
 800495c:	5299      	strh	r1, [r3, r2]
 800495e:	e01a      	b.n	8004996 <UART_Start_Receive_IT+0x82>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	225c      	movs	r2, #92	; 0x5c
 8004964:	21ff      	movs	r1, #255	; 0xff
 8004966:	5299      	strh	r1, [r3, r2]
 8004968:	e015      	b.n	8004996 <UART_Start_Receive_IT+0x82>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10d      	bne.n	800498e <UART_Start_Receive_IT+0x7a>
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d104      	bne.n	8004984 <UART_Start_Receive_IT+0x70>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	225c      	movs	r2, #92	; 0x5c
 800497e:	21ff      	movs	r1, #255	; 0xff
 8004980:	5299      	strh	r1, [r3, r2]
 8004982:	e008      	b.n	8004996 <UART_Start_Receive_IT+0x82>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	225c      	movs	r2, #92	; 0x5c
 8004988:	217f      	movs	r1, #127	; 0x7f
 800498a:	5299      	strh	r1, [r3, r2]
 800498c:	e003      	b.n	8004996 <UART_Start_Receive_IT+0x82>
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	225c      	movs	r2, #92	; 0x5c
 8004992:	2100      	movs	r1, #0
 8004994:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2284      	movs	r2, #132	; 0x84
 800499a:	2100      	movs	r1, #0
 800499c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2280      	movs	r2, #128	; 0x80
 80049a2:	2122      	movs	r1, #34	; 0x22
 80049a4:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049a6:	f3ef 8310 	mrs	r3, PRIMASK
 80049aa:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80049ac:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80049b0:	2301      	movs	r3, #1
 80049b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b6:	f383 8810 	msr	PRIMASK, r3
}
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	689a      	ldr	r2, [r3, #8]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2101      	movs	r1, #1
 80049c8:	430a      	orrs	r2, r1
 80049ca:	609a      	str	r2, [r3, #8]
 80049cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049ce:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d2:	f383 8810 	msr	PRIMASK, r3
}
 80049d6:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	2380      	movs	r3, #128	; 0x80
 80049de:	015b      	lsls	r3, r3, #5
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d107      	bne.n	80049f4 <UART_Start_Receive_IT+0xe0>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d103      	bne.n	80049f4 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4a22      	ldr	r2, [pc, #136]	; (8004a78 <UART_Start_Receive_IT+0x164>)
 80049f0:	669a      	str	r2, [r3, #104]	; 0x68
 80049f2:	e002      	b.n	80049fa <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4a21      	ldr	r2, [pc, #132]	; (8004a7c <UART_Start_Receive_IT+0x168>)
 80049f8:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d019      	beq.n	8004a36 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a02:	f3ef 8310 	mrs	r3, PRIMASK
 8004a06:	61fb      	str	r3, [r7, #28]
  return(result);
 8004a08:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004a0a:	637b      	str	r3, [r7, #52]	; 0x34
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	f383 8810 	msr	PRIMASK, r3
}
 8004a16:	46c0      	nop			; (mov r8, r8)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	2190      	movs	r1, #144	; 0x90
 8004a24:	0049      	lsls	r1, r1, #1
 8004a26:	430a      	orrs	r2, r1
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a2c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	f383 8810 	msr	PRIMASK, r3
}
 8004a34:	e018      	b.n	8004a68 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a36:	f3ef 8310 	mrs	r3, PRIMASK
 8004a3a:	613b      	str	r3, [r7, #16]
  return(result);
 8004a3c:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004a3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a40:	2301      	movs	r3, #1
 8004a42:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f383 8810 	msr	PRIMASK, r3
}
 8004a4a:	46c0      	nop			; (mov r8, r8)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2120      	movs	r1, #32
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	601a      	str	r2, [r3, #0]
 8004a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a5e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a60:	69bb      	ldr	r3, [r7, #24]
 8004a62:	f383 8810 	msr	PRIMASK, r3
}
 8004a66:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	b010      	add	sp, #64	; 0x40
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	46c0      	nop			; (mov r8, r8)
 8004a74:	000001ff 	.word	0x000001ff
 8004a78:	08004d85 	.word	0x08004d85
 8004a7c:	08004bcd 	.word	0x08004bcd

08004a80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b08e      	sub	sp, #56	; 0x38
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a88:	f3ef 8310 	mrs	r3, PRIMASK
 8004a8c:	617b      	str	r3, [r7, #20]
  return(result);
 8004a8e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a90:	637b      	str	r3, [r7, #52]	; 0x34
 8004a92:	2301      	movs	r3, #1
 8004a94:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	f383 8810 	msr	PRIMASK, r3
}
 8004a9c:	46c0      	nop			; (mov r8, r8)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4926      	ldr	r1, [pc, #152]	; (8004b44 <UART_EndRxTransfer+0xc4>)
 8004aaa:	400a      	ands	r2, r1
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ab0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	f383 8810 	msr	PRIMASK, r3
}
 8004ab8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004aba:	f3ef 8310 	mrs	r3, PRIMASK
 8004abe:	623b      	str	r3, [r7, #32]
  return(result);
 8004ac0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac2:	633b      	str	r3, [r7, #48]	; 0x30
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aca:	f383 8810 	msr	PRIMASK, r3
}
 8004ace:	46c0      	nop			; (mov r8, r8)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2101      	movs	r1, #1
 8004adc:	438a      	bics	r2, r1
 8004ade:	609a      	str	r2, [r3, #8]
 8004ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ae2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae6:	f383 8810 	msr	PRIMASK, r3
}
 8004aea:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d118      	bne.n	8004b26 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004af4:	f3ef 8310 	mrs	r3, PRIMASK
 8004af8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004afa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004afc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004afe:	2301      	movs	r3, #1
 8004b00:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f383 8810 	msr	PRIMASK, r3
}
 8004b08:	46c0      	nop			; (mov r8, r8)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2110      	movs	r1, #16
 8004b16:	438a      	bics	r2, r1
 8004b18:	601a      	str	r2, [r3, #0]
 8004b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	f383 8810 	msr	PRIMASK, r3
}
 8004b24:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2280      	movs	r2, #128	; 0x80
 8004b2a:	2120      	movs	r1, #32
 8004b2c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004b3a:	46c0      	nop			; (mov r8, r8)
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	b00e      	add	sp, #56	; 0x38
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	fffffedf 	.word	0xfffffedf

08004b48 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	225a      	movs	r2, #90	; 0x5a
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2252      	movs	r2, #82	; 0x52
 8004b62:	2100      	movs	r1, #0
 8004b64:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	0018      	movs	r0, r3
 8004b6a:	f7fc ffc3 	bl	8001af4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b6e:	46c0      	nop			; (mov r8, r8)
 8004b70:	46bd      	mov	sp, r7
 8004b72:	b004      	add	sp, #16
 8004b74:	bd80      	pop	{r7, pc}

08004b76 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b76:	b580      	push	{r7, lr}
 8004b78:	b086      	sub	sp, #24
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b82:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b84:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004b86:	617b      	str	r3, [r7, #20]
 8004b88:	2301      	movs	r3, #1
 8004b8a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f383 8810 	msr	PRIMASK, r3
}
 8004b92:	46c0      	nop			; (mov r8, r8)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2140      	movs	r1, #64	; 0x40
 8004ba0:	438a      	bics	r2, r1
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f383 8810 	msr	PRIMASK, r3
}
 8004bae:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f7fc fe78 	bl	80018b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bc4:	46c0      	nop			; (mov r8, r8)
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	b006      	add	sp, #24
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b094      	sub	sp, #80	; 0x50
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004bd4:	204e      	movs	r0, #78	; 0x4e
 8004bd6:	183b      	adds	r3, r7, r0
 8004bd8:	687a      	ldr	r2, [r7, #4]
 8004bda:	215c      	movs	r1, #92	; 0x5c
 8004bdc:	5a52      	ldrh	r2, [r2, r1]
 8004bde:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2280      	movs	r2, #128	; 0x80
 8004be4:	589b      	ldr	r3, [r3, r2]
 8004be6:	2b22      	cmp	r3, #34	; 0x22
 8004be8:	d000      	beq.n	8004bec <UART_RxISR_8BIT+0x20>
 8004bea:	e0ba      	b.n	8004d62 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	214c      	movs	r1, #76	; 0x4c
 8004bf2:	187b      	adds	r3, r7, r1
 8004bf4:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8004bf6:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004bf8:	187b      	adds	r3, r7, r1
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	183b      	adds	r3, r7, r0
 8004c00:	881b      	ldrh	r3, [r3, #0]
 8004c02:	b2d9      	uxtb	r1, r3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c08:	400a      	ands	r2, r1
 8004c0a:	b2d2      	uxtb	r2, r2
 8004c0c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c12:	1c5a      	adds	r2, r3, #1
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	225a      	movs	r2, #90	; 0x5a
 8004c1c:	5a9b      	ldrh	r3, [r3, r2]
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	3b01      	subs	r3, #1
 8004c22:	b299      	uxth	r1, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	225a      	movs	r2, #90	; 0x5a
 8004c28:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	225a      	movs	r2, #90	; 0x5a
 8004c2e:	5a9b      	ldrh	r3, [r3, r2]
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d000      	beq.n	8004c38 <UART_RxISR_8BIT+0x6c>
 8004c36:	e09c      	b.n	8004d72 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c38:	f3ef 8310 	mrs	r3, PRIMASK
 8004c3c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c40:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c42:	2301      	movs	r3, #1
 8004c44:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c48:	f383 8810 	msr	PRIMASK, r3
}
 8004c4c:	46c0      	nop			; (mov r8, r8)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4948      	ldr	r1, [pc, #288]	; (8004d7c <UART_RxISR_8BIT+0x1b0>)
 8004c5a:	400a      	ands	r2, r1
 8004c5c:	601a      	str	r2, [r3, #0]
 8004c5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c60:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c64:	f383 8810 	msr	PRIMASK, r3
}
 8004c68:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004c6e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c72:	647b      	str	r3, [r7, #68]	; 0x44
 8004c74:	2301      	movs	r3, #1
 8004c76:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c7a:	f383 8810 	msr	PRIMASK, r3
}
 8004c7e:	46c0      	nop			; (mov r8, r8)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2101      	movs	r1, #1
 8004c8c:	438a      	bics	r2, r1
 8004c8e:	609a      	str	r2, [r3, #8]
 8004c90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c92:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c96:	f383 8810 	msr	PRIMASK, r3
}
 8004c9a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2280      	movs	r2, #128	; 0x80
 8004ca0:	2120      	movs	r1, #32
 8004ca2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	2380      	movs	r3, #128	; 0x80
 8004cb8:	041b      	lsls	r3, r3, #16
 8004cba:	4013      	ands	r3, r2
 8004cbc:	d018      	beq.n	8004cf0 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cbe:	f3ef 8310 	mrs	r3, PRIMASK
 8004cc2:	61bb      	str	r3, [r7, #24]
  return(result);
 8004cc4:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004cc6:	643b      	str	r3, [r7, #64]	; 0x40
 8004cc8:	2301      	movs	r3, #1
 8004cca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	f383 8810 	msr	PRIMASK, r3
}
 8004cd2:	46c0      	nop			; (mov r8, r8)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4928      	ldr	r1, [pc, #160]	; (8004d80 <UART_RxISR_8BIT+0x1b4>)
 8004ce0:	400a      	ands	r2, r1
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ce6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	f383 8810 	msr	PRIMASK, r3
}
 8004cee:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d12f      	bne.n	8004d58 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cfe:	f3ef 8310 	mrs	r3, PRIMASK
 8004d02:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d04:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d08:	2301      	movs	r3, #1
 8004d0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	f383 8810 	msr	PRIMASK, r3
}
 8004d12:	46c0      	nop			; (mov r8, r8)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2110      	movs	r1, #16
 8004d20:	438a      	bics	r2, r1
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f383 8810 	msr	PRIMASK, r3
}
 8004d2e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	2210      	movs	r2, #16
 8004d38:	4013      	ands	r3, r2
 8004d3a:	2b10      	cmp	r3, #16
 8004d3c:	d103      	bne.n	8004d46 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2210      	movs	r2, #16
 8004d44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2258      	movs	r2, #88	; 0x58
 8004d4a:	5a9a      	ldrh	r2, [r3, r2]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	0011      	movs	r1, r2
 8004d50:	0018      	movs	r0, r3
 8004d52:	f7ff facd 	bl	80042f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d56:	e00c      	b.n	8004d72 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f7fc fdd8 	bl	8001910 <HAL_UART_RxCpltCallback>
}
 8004d60:	e007      	b.n	8004d72 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	699a      	ldr	r2, [r3, #24]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	2108      	movs	r1, #8
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	619a      	str	r2, [r3, #24]
}
 8004d72:	46c0      	nop			; (mov r8, r8)
 8004d74:	46bd      	mov	sp, r7
 8004d76:	b014      	add	sp, #80	; 0x50
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	46c0      	nop			; (mov r8, r8)
 8004d7c:	fffffedf 	.word	0xfffffedf
 8004d80:	fbffffff 	.word	0xfbffffff

08004d84 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b094      	sub	sp, #80	; 0x50
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004d8c:	204e      	movs	r0, #78	; 0x4e
 8004d8e:	183b      	adds	r3, r7, r0
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	215c      	movs	r1, #92	; 0x5c
 8004d94:	5a52      	ldrh	r2, [r2, r1]
 8004d96:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2280      	movs	r2, #128	; 0x80
 8004d9c:	589b      	ldr	r3, [r3, r2]
 8004d9e:	2b22      	cmp	r3, #34	; 0x22
 8004da0:	d000      	beq.n	8004da4 <UART_RxISR_16BIT+0x20>
 8004da2:	e0ba      	b.n	8004f1a <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	214c      	movs	r1, #76	; 0x4c
 8004daa:	187b      	adds	r3, r7, r1
 8004dac:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8004dae:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db4:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004db6:	187b      	adds	r3, r7, r1
 8004db8:	183a      	adds	r2, r7, r0
 8004dba:	881b      	ldrh	r3, [r3, #0]
 8004dbc:	8812      	ldrh	r2, [r2, #0]
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dca:	1c9a      	adds	r2, r3, #2
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	225a      	movs	r2, #90	; 0x5a
 8004dd4:	5a9b      	ldrh	r3, [r3, r2]
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b299      	uxth	r1, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	225a      	movs	r2, #90	; 0x5a
 8004de0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	225a      	movs	r2, #90	; 0x5a
 8004de6:	5a9b      	ldrh	r3, [r3, r2]
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d000      	beq.n	8004df0 <UART_RxISR_16BIT+0x6c>
 8004dee:	e09c      	b.n	8004f2a <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004df0:	f3ef 8310 	mrs	r3, PRIMASK
 8004df4:	623b      	str	r3, [r7, #32]
  return(result);
 8004df6:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004df8:	647b      	str	r3, [r7, #68]	; 0x44
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e00:	f383 8810 	msr	PRIMASK, r3
}
 8004e04:	46c0      	nop			; (mov r8, r8)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4948      	ldr	r1, [pc, #288]	; (8004f34 <UART_RxISR_16BIT+0x1b0>)
 8004e12:	400a      	ands	r2, r1
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e18:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e1c:	f383 8810 	msr	PRIMASK, r3
}
 8004e20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e22:	f3ef 8310 	mrs	r3, PRIMASK
 8004e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8004e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e2a:	643b      	str	r3, [r7, #64]	; 0x40
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e32:	f383 8810 	msr	PRIMASK, r3
}
 8004e36:	46c0      	nop			; (mov r8, r8)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2101      	movs	r1, #1
 8004e44:	438a      	bics	r2, r1
 8004e46:	609a      	str	r2, [r3, #8]
 8004e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e4a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e4e:	f383 8810 	msr	PRIMASK, r3
}
 8004e52:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2280      	movs	r2, #128	; 0x80
 8004e58:	2120      	movs	r1, #32
 8004e5a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	2380      	movs	r3, #128	; 0x80
 8004e70:	041b      	lsls	r3, r3, #16
 8004e72:	4013      	ands	r3, r2
 8004e74:	d018      	beq.n	8004ea8 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e76:	f3ef 8310 	mrs	r3, PRIMASK
 8004e7a:	617b      	str	r3, [r7, #20]
  return(result);
 8004e7c:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e80:	2301      	movs	r3, #1
 8004e82:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	f383 8810 	msr	PRIMASK, r3
}
 8004e8a:	46c0      	nop			; (mov r8, r8)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4928      	ldr	r1, [pc, #160]	; (8004f38 <UART_RxISR_16BIT+0x1b4>)
 8004e98:	400a      	ands	r2, r1
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e9e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	f383 8810 	msr	PRIMASK, r3
}
 8004ea6:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d12f      	bne.n	8004f10 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eb6:	f3ef 8310 	mrs	r3, PRIMASK
 8004eba:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ebc:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ebe:	63bb      	str	r3, [r7, #56]	; 0x38
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f383 8810 	msr	PRIMASK, r3
}
 8004eca:	46c0      	nop			; (mov r8, r8)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2110      	movs	r1, #16
 8004ed8:	438a      	bics	r2, r1
 8004eda:	601a      	str	r2, [r3, #0]
 8004edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ede:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f383 8810 	msr	PRIMASK, r3
}
 8004ee6:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	69db      	ldr	r3, [r3, #28]
 8004eee:	2210      	movs	r2, #16
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	2b10      	cmp	r3, #16
 8004ef4:	d103      	bne.n	8004efe <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2210      	movs	r2, #16
 8004efc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2258      	movs	r2, #88	; 0x58
 8004f02:	5a9a      	ldrh	r2, [r3, r2]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	0011      	movs	r1, r2
 8004f08:	0018      	movs	r0, r3
 8004f0a:	f7ff f9f1 	bl	80042f0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004f0e:	e00c      	b.n	8004f2a <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	0018      	movs	r0, r3
 8004f14:	f7fc fcfc 	bl	8001910 <HAL_UART_RxCpltCallback>
}
 8004f18:	e007      	b.n	8004f2a <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699a      	ldr	r2, [r3, #24]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2108      	movs	r1, #8
 8004f26:	430a      	orrs	r2, r1
 8004f28:	619a      	str	r2, [r3, #24]
}
 8004f2a:	46c0      	nop			; (mov r8, r8)
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	b014      	add	sp, #80	; 0x50
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	46c0      	nop			; (mov r8, r8)
 8004f34:	fffffedf 	.word	0xfffffedf
 8004f38:	fbffffff 	.word	0xfbffffff

08004f3c <kfifo_reset>:
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
	fifo->in = fifo->out = 0;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	60da      	str	r2, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	68da      	ldr	r2, [r3, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	609a      	str	r2, [r3, #8]
}
 8004f52:	46c0      	nop			; (mov r8, r8)
 8004f54:	46bd      	mov	sp, r7
 8004f56:	b002      	add	sp, #8
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <kfifo_size>:
/**
 * kfifo_size - returns the size of the fifo in bytes
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_size(struct kfifo *fifo)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b082      	sub	sp, #8
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
	return fifo->size;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
}
 8004f66:	0018      	movs	r0, r3
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b002      	add	sp, #8
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <kfifo_len>:
/**
 * kfifo_len - returns the number of used bytes in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_len(struct kfifo *fifo)
{
 8004f6e:	b590      	push	{r4, r7, lr}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
	register unsigned int	out;

	out = fifo->out;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68dc      	ldr	r4, [r3, #12]

	return fifo->in - out;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	1b1b      	subs	r3, r3, r4
}
 8004f80:	0018      	movs	r0, r3
 8004f82:	46bd      	mov	sp, r7
 8004f84:	b003      	add	sp, #12
 8004f86:	bd90      	pop	{r4, r7, pc}

08004f88 <kfifo_avail>:
/**
 * kfifo_avail - returns the number of bytes available in the FIFO
 * @fifo: the fifo to be used.
 */
static __inline unsigned int kfifo_avail(struct kfifo *fifo)
{
 8004f88:	b590      	push	{r4, r7, lr}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
	return kfifo_size(fifo) - kfifo_len(fifo);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	0018      	movs	r0, r3
 8004f94:	f7ff ffe1 	bl	8004f5a <kfifo_size>
 8004f98:	0004      	movs	r4, r0
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	0018      	movs	r0, r3
 8004f9e:	f7ff ffe6 	bl	8004f6e <kfifo_len>
 8004fa2:	0003      	movs	r3, r0
 8004fa4:	1ae3      	subs	r3, r4, r3
}
 8004fa6:	0018      	movs	r0, r3
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	b003      	add	sp, #12
 8004fac:	bd90      	pop	{r4, r7, pc}

08004fae <__kfifo_add_in>:
/*
 * __kfifo_add_in internal helper function for updating the in offset
 */
static __inline void __kfifo_add_in(struct kfifo *fifo,
				unsigned int off)
{
 8004fae:	b580      	push	{r7, lr}
 8004fb0:	b082      	sub	sp, #8
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
 8004fb6:	6039      	str	r1, [r7, #0]
	fifo->in += off;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	18d2      	adds	r2, r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	609a      	str	r2, [r3, #8]
}
 8004fc4:	46c0      	nop			; (mov r8, r8)
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b002      	add	sp, #8
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <__kfifo_off>:
/*
 * __kfifo_off internal helper function for calculating the index of a
 * given offeset
 */
static __inline unsigned int __kfifo_off(struct kfifo *fifo, unsigned int off)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
	return off & (fifo->size - 1);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	683a      	ldr	r2, [r7, #0]
 8004fde:	4013      	ands	r3, r2
}
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	b002      	add	sp, #8
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <kfifo_init>:
 * @buffer: the preallocated buffer to be used.
 * @size: the size of the internal buffer, this has to be a power of 2.
 *
 */
void kfifo_init(struct kfifo *fifo, void *buffer, unsigned int size)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
	fifo->buffer = buffer;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	601a      	str	r2, [r3, #0]
	fifo->size = size;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	605a      	str	r2, [r3, #4]

	kfifo_reset(fifo);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	0018      	movs	r0, r3
 8005004:	f7ff ff9a 	bl	8004f3c <kfifo_reset>
}
 8005008:	46c0      	nop			; (mov r8, r8)
 800500a:	46bd      	mov	sp, r7
 800500c:	b004      	add	sp, #16
 800500e:	bd80      	pop	{r7, pc}

08005010 <__kfifo_in_data>:

static __inline void __kfifo_in_data(struct kfifo *fifo,
		const void *from, unsigned int len, unsigned int off)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
 800501c:	603b      	str	r3, [r7, #0]
	/*
	 * Ensure that we sample the fifo->out index -before- we
	 * start putting bytes into the kfifo.
	 */

	off = __kfifo_off(fifo, fifo->in + off);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	689a      	ldr	r2, [r3, #8]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	18d2      	adds	r2, r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	0011      	movs	r1, r2
 800502a:	0018      	movs	r0, r3
 800502c:	f7ff ffce 	bl	8004fcc <__kfifo_off>
 8005030:	0003      	movs	r3, r0
 8005032:	603b      	str	r3, [r7, #0]

	/* first put the data starting from fifo->in to buffer end */
	l = min(len, fifo->size - off);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	1ad2      	subs	r2, r2, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4293      	cmp	r3, r2
 8005040:	d900      	bls.n	8005044 <__kfifo_in_data+0x34>
 8005042:	0013      	movs	r3, r2
 8005044:	617b      	str	r3, [r7, #20]
	memcpy(fifo->buffer + off, (char*)from, l);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	18d3      	adds	r3, r2, r3
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	0018      	movs	r0, r3
 8005054:	f000 f9cc 	bl	80053f0 <memcpy>

	/* then put the rest (if any) at the beginning of the buffer */
	memcpy(fifo->buffer, (char*)(from) + l, len - l);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6818      	ldr	r0, [r3, #0]
 800505c:	68ba      	ldr	r2, [r7, #8]
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	18d1      	adds	r1, r2, r3
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	001a      	movs	r2, r3
 800506a:	f000 f9c1 	bl	80053f0 <memcpy>
}
 800506e:	46c0      	nop			; (mov r8, r8)
 8005070:	46bd      	mov	sp, r7
 8005072:	b006      	add	sp, #24
 8005074:	bd80      	pop	{r7, pc}

08005076 <kfifo_in>:
 * Note that with only one concurrent reader and one concurrent
 * writer, you don't need extra locking to use these functions.
 */
unsigned int kfifo_in(struct kfifo *fifo, const void *from,
				unsigned int len)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	60f8      	str	r0, [r7, #12]
 800507e:	60b9      	str	r1, [r7, #8]
 8005080:	607a      	str	r2, [r7, #4]
	len = min(kfifo_avail(fifo), len);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	0018      	movs	r0, r3
 8005086:	f7ff ff7f 	bl	8004f88 <kfifo_avail>
 800508a:	0002      	movs	r2, r0
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4293      	cmp	r3, r2
 8005090:	d905      	bls.n	800509e <kfifo_in+0x28>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	0018      	movs	r0, r3
 8005096:	f7ff ff77 	bl	8004f88 <kfifo_avail>
 800509a:	0003      	movs	r3, r0
 800509c:	e000      	b.n	80050a0 <kfifo_in+0x2a>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	607b      	str	r3, [r7, #4]

	__kfifo_in_data(fifo, from, len, 0);
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	68b9      	ldr	r1, [r7, #8]
 80050a6:	68f8      	ldr	r0, [r7, #12]
 80050a8:	2300      	movs	r3, #0
 80050aa:	f7ff ffb1 	bl	8005010 <__kfifo_in_data>
	__kfifo_add_in(fifo, len);
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	0011      	movs	r1, r2
 80050b4:	0018      	movs	r0, r3
 80050b6:	f7ff ff7a 	bl	8004fae <__kfifo_add_in>
	return len;
 80050ba:	687b      	ldr	r3, [r7, #4]
}
 80050bc:	0018      	movs	r0, r3
 80050be:	46bd      	mov	sp, r7
 80050c0:	b004      	add	sp, #16
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <mq_init>:
 * 
 * @param None
 * @return struct msgQueue   
 */
struct msgQueue *mq_init(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
    struct msgQueue *mq = (struct msgQueue *)malloc(sizeof(struct msgQueue));
 80050ca:	2090      	movs	r0, #144	; 0x90
 80050cc:	f000 f986 	bl	80053dc <malloc>
 80050d0:	0003      	movs	r3, r0
 80050d2:	603b      	str	r3, [r7, #0]
    if (mq == NULL)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <mq_init+0x1a>
    {
        return NULL;
 80050da:	2300      	movs	r3, #0
 80050dc:	e024      	b.n	8005128 <mq_init+0x64>
    }
    mq->lock = 0;
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	2200      	movs	r2, #0
 80050e2:	701a      	strb	r2, [r3, #0]
    mq->size = MSGQUEUESIZE;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	2210      	movs	r2, #16
 80050e8:	605a      	str	r2, [r3, #4]
    mq->head = 0;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	2200      	movs	r2, #0
 80050ee:	609a      	str	r2, [r3, #8]
    mq->tail = 0;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	2200      	movs	r2, #0
 80050f4:	60da      	str	r2, [r3, #12]
    for (uint8_t i = 0; i < MSGQUEUESIZE; i++)
 80050f6:	1dfb      	adds	r3, r7, #7
 80050f8:	2200      	movs	r2, #0
 80050fa:	701a      	strb	r2, [r3, #0]
 80050fc:	e00f      	b.n	800511e <mq_init+0x5a>
    {
        memset(&(mq->list[i]), 0, sizeof(struct msgQueue));
 80050fe:	1dfb      	adds	r3, r7, #7
 8005100:	781b      	ldrb	r3, [r3, #0]
 8005102:	3302      	adds	r3, #2
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	683a      	ldr	r2, [r7, #0]
 8005108:	18d3      	adds	r3, r2, r3
 800510a:	2290      	movs	r2, #144	; 0x90
 800510c:	2100      	movs	r1, #0
 800510e:	0018      	movs	r0, r3
 8005110:	f000 f977 	bl	8005402 <memset>
    for (uint8_t i = 0; i < MSGQUEUESIZE; i++)
 8005114:	1dfb      	adds	r3, r7, #7
 8005116:	781a      	ldrb	r2, [r3, #0]
 8005118:	1dfb      	adds	r3, r7, #7
 800511a:	3201      	adds	r2, #1
 800511c:	701a      	strb	r2, [r3, #0]
 800511e:	1dfb      	adds	r3, r7, #7
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	2b0f      	cmp	r3, #15
 8005124:	d9eb      	bls.n	80050fe <mq_init+0x3a>
    }
    return mq;
 8005126:	683b      	ldr	r3, [r7, #0]
}
 8005128:	0018      	movs	r0, r3
 800512a:	46bd      	mov	sp, r7
 800512c:	b002      	add	sp, #8
 800512e:	bd80      	pop	{r7, pc}

08005130 <mq_lock>:
 * @param msg queue
 * @return true 
 * @return false 
 */
bool mq_lock(struct msgQueue *queue)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
    if (queue != NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d004      	beq.n	8005148 <mq_lock+0x18>
    {
        queue->lock = 1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	701a      	strb	r2, [r3, #0]
        return true;
 8005144:	2301      	movs	r3, #1
 8005146:	e000      	b.n	800514a <mq_lock+0x1a>
    }

    return false;
 8005148:	2300      	movs	r3, #0
}
 800514a:	0018      	movs	r0, r3
 800514c:	46bd      	mov	sp, r7
 800514e:	b002      	add	sp, #8
 8005150:	bd80      	pop	{r7, pc}

08005152 <mq_unlock>:
 * @param msg queue 
 * @return true 
 * @return false 
 */
bool mq_unlock(struct msgQueue *queue)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b082      	sub	sp, #8
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
    if (queue != NULL)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d004      	beq.n	800516a <mq_unlock+0x18>
    {
        queue->lock = 0;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	701a      	strb	r2, [r3, #0]
        return true;
 8005166:	2301      	movs	r3, #1
 8005168:	e000      	b.n	800516c <mq_unlock+0x1a>
    }
    
    return false;
 800516a:	2300      	movs	r3, #0
}
 800516c:	0018      	movs	r0, r3
 800516e:	46bd      	mov	sp, r7
 8005170:	b002      	add	sp, #8
 8005172:	bd80      	pop	{r7, pc}

08005174 <mq_isEmpty>:
 * @param msg queue 
 * @return true 
 * @return false 
 */
bool mq_isEmpty(struct msgQueue *queue)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
    if (queue != NULL && mq_getCurrentSize(queue))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d007      	beq.n	8005192 <mq_isEmpty+0x1e>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	0018      	movs	r0, r3
 8005186:	f000 f809 	bl	800519c <mq_getCurrentSize>
 800518a:	1e03      	subs	r3, r0, #0
 800518c:	d001      	beq.n	8005192 <mq_isEmpty+0x1e>
    {
        return true;
 800518e:	2301      	movs	r3, #1
 8005190:	e000      	b.n	8005194 <mq_isEmpty+0x20>
    }
    return false;
 8005192:	2300      	movs	r3, #0
}
 8005194:	0018      	movs	r0, r3
 8005196:	46bd      	mov	sp, r7
 8005198:	b002      	add	sp, #8
 800519a:	bd80      	pop	{r7, pc}

0800519c <mq_getCurrentSize>:
 * 
 * @param queue 
 * @return uint32_t 
 */
uint32_t mq_getCurrentSize(struct msgQueue *queue)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
    if (queue == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <mq_getCurrentSize+0x12>
    {
        return 0;
 80051aa:	2300      	movs	r3, #0
 80051ac:	e019      	b.n	80051e2 <mq_getCurrentSize+0x46>
    }
    if (queue->head - queue->tail)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d005      	beq.n	80051c6 <mq_getCurrentSize+0x2a>
    {
        return queue->head - queue->tail;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	689a      	ldr	r2, [r3, #8]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	e00d      	b.n	80051e2 <mq_getCurrentSize+0x46>
    } 
    else if (queue->tail - queue->head)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68da      	ldr	r2, [r3, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d006      	beq.n	80051e0 <mq_getCurrentSize+0x44>
    {
        return queue->head + MSGQUEUESIZE - queue->tail;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689a      	ldr	r2, [r3, #8]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	3310      	adds	r3, #16
 80051de:	e000      	b.n	80051e2 <mq_getCurrentSize+0x46>
    }
    else
    {
        return 0;
 80051e0:	2300      	movs	r3, #0
    }
}
 80051e2:	0018      	movs	r0, r3
 80051e4:	46bd      	mov	sp, r7
 80051e6:	b002      	add	sp, #8
 80051e8:	bd80      	pop	{r7, pc}

080051ea <mq_getQueueSize>:
 * 
 * @param msg queue 
 * @return uint32_t msg queue size 
 */
uint32_t mq_getQueueSize(struct msgQueue *queue)
{
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b082      	sub	sp, #8
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
    if (queue != NULL)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d002      	beq.n	80051fe <mq_getQueueSize+0x14>
    {
        return queue->size;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	e000      	b.n	8005200 <mq_getQueueSize+0x16>
    }
    return 0;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	0018      	movs	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	b002      	add	sp, #8
 8005206:	bd80      	pop	{r7, pc}

08005208 <mq_push>:
 * @param queue 
 * @param msg 
 * @return uint32_t 
 */
uint32_t mq_push(struct msgQueue *queue, struct msg *msg)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
    if (queue == NULL || msg == NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d002      	beq.n	800521e <mq_push+0x16>
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d101      	bne.n	8005222 <mq_push+0x1a>
    {
        return 0;
 800521e:	2300      	movs	r3, #0
 8005220:	e02d      	b.n	800527e <mq_push+0x76>
    }
    if ((queue->head - queue->tail) == MSGQUEUESIZE - 1)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	689a      	ldr	r2, [r3, #8]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b0f      	cmp	r3, #15
 800522e:	d105      	bne.n	800523c <mq_push+0x34>
    {
        queue->head -= MSGQUEUESIZE - 1;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	3b0f      	subs	r3, #15
 8005236:	001a      	movs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	609a      	str	r2, [r3, #8]
    }

    uint8_t index = queue->head & (MSGQUEUESIZE - 1);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	b2da      	uxtb	r2, r3
 8005242:	200f      	movs	r0, #15
 8005244:	183b      	adds	r3, r7, r0
 8005246:	210f      	movs	r1, #15
 8005248:	400a      	ands	r2, r1
 800524a:	701a      	strb	r2, [r3, #0]
    queue->list[index].type = msg->type;
 800524c:	183b      	adds	r3, r7, r0
 800524e:	781a      	ldrb	r2, [r3, #0]
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	6819      	ldr	r1, [r3, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3202      	adds	r2, #2
 8005258:	00d2      	lsls	r2, r2, #3
 800525a:	50d1      	str	r1, [r2, r3]
    queue->list[index].data = msg->data;
 800525c:	183b      	adds	r3, r7, r0
 800525e:	7818      	ldrb	r0, [r3, #0]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685a      	ldr	r2, [r3, #4]
 8005264:	6879      	ldr	r1, [r7, #4]
 8005266:	1c83      	adds	r3, r0, #2
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	18cb      	adds	r3, r1, r3
 800526c:	3304      	adds	r3, #4
 800526e:	601a      	str	r2, [r3, #0]
    queue->head++;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	1c5a      	adds	r2, r3, #1
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	609a      	str	r2, [r3, #8]

    return queue->head;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
}
 800527e:	0018      	movs	r0, r3
 8005280:	46bd      	mov	sp, r7
 8005282:	b004      	add	sp, #16
 8005284:	bd80      	pop	{r7, pc}

08005286 <mq_pop>:
 * 
 * @param queue 
 * @return struct msg* 
 */
struct msg *mq_pop(struct msgQueue *queue)
{
 8005286:	b580      	push	{r7, lr}
 8005288:	b084      	sub	sp, #16
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
    if (queue == NULL)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <mq_pop+0x12>
    {
        return NULL;
 8005294:	2300      	movs	r3, #0
 8005296:	e021      	b.n	80052dc <mq_pop+0x56>
    }

    if (queue->head == queue->tail)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d101      	bne.n	80052a8 <mq_pop+0x22>
    {
        return NULL;
 80052a4:	2300      	movs	r3, #0
 80052a6:	e019      	b.n	80052dc <mq_pop+0x56>
    }

    if (queue->tail == MSGQUEUESIZE - 1)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	2b0f      	cmp	r3, #15
 80052ae:	d102      	bne.n	80052b6 <mq_pop+0x30>
    {
        queue->tail = 0;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	60da      	str	r2, [r3, #12]
    }
    
    uint8_t index = queue->tail & (MSGQUEUESIZE - 1);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	200f      	movs	r0, #15
 80052be:	183b      	adds	r3, r7, r0
 80052c0:	210f      	movs	r1, #15
 80052c2:	400a      	ands	r2, r1
 80052c4:	701a      	strb	r2, [r3, #0]
    queue->tail++;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	60da      	str	r2, [r3, #12]
    return &(queue->list[index]);
 80052d0:	183b      	adds	r3, r7, r0
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	3302      	adds	r3, #2
 80052d6:	00db      	lsls	r3, r3, #3
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	18d3      	adds	r3, r2, r3
}
 80052dc:	0018      	movs	r0, r3
 80052de:	46bd      	mov	sp, r7
 80052e0:	b004      	add	sp, #16
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <messageQueueTest>:
 * 
 * @param None
 * @retval None
 */
void messageQueueTest(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	af00      	add	r7, sp, #0
    struct msgQueue *mq = mq_init();
 80052ea:	f7ff feeb 	bl	80050c4 <mq_init>
 80052ee:	0003      	movs	r3, r0
 80052f0:	617b      	str	r3, [r7, #20]
    if (mq_isEmpty(mq))
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	0018      	movs	r0, r3
 80052f6:	f7ff ff3d 	bl	8005174 <mq_isEmpty>
 80052fa:	1e03      	subs	r3, r0, #0
 80052fc:	d004      	beq.n	8005308 <messageQueueTest+0x24>
    {
        mq_lock(mq);
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	0018      	movs	r0, r3
 8005302:	f7ff ff15 	bl	8005130 <mq_lock>
 8005306:	e003      	b.n	8005310 <messageQueueTest+0x2c>
    }
    else
    {
        mq_unlock(mq);
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	0018      	movs	r0, r3
 800530c:	f7ff ff21 	bl	8005152 <mq_unlock>
    }
    uint32_t size = mq_getCurrentSize(mq);
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	0018      	movs	r0, r3
 8005314:	f7ff ff42 	bl	800519c <mq_getCurrentSize>
 8005318:	0003      	movs	r3, r0
 800531a:	613b      	str	r3, [r7, #16]
    uint32_t totalSize = mq_getQueueSize(mq);
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	0018      	movs	r0, r3
 8005320:	f7ff ff63 	bl	80051ea <mq_getQueueSize>
 8005324:	0003      	movs	r3, r0
 8005326:	60fb      	str	r3, [r7, #12]

    msg1.type = 10;
 8005328:	4b13      	ldr	r3, [pc, #76]	; (8005378 <messageQueueTest+0x94>)
 800532a:	220a      	movs	r2, #10
 800532c:	601a      	str	r2, [r3, #0]
    msg1.data = (void *)msg1Data;
 800532e:	4b12      	ldr	r3, [pc, #72]	; (8005378 <messageQueueTest+0x94>)
 8005330:	4a12      	ldr	r2, [pc, #72]	; (800537c <messageQueueTest+0x98>)
 8005332:	605a      	str	r2, [r3, #4]
    mq_push(mq, &msg1);
 8005334:	4a10      	ldr	r2, [pc, #64]	; (8005378 <messageQueueTest+0x94>)
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	0011      	movs	r1, r2
 800533a:	0018      	movs	r0, r3
 800533c:	f7ff ff64 	bl	8005208 <mq_push>
    msg2.type = 10;
 8005340:	4b0f      	ldr	r3, [pc, #60]	; (8005380 <messageQueueTest+0x9c>)
 8005342:	220a      	movs	r2, #10
 8005344:	601a      	str	r2, [r3, #0]
    msg2.data = (void *)msg2Data;
 8005346:	4b0e      	ldr	r3, [pc, #56]	; (8005380 <messageQueueTest+0x9c>)
 8005348:	4a0e      	ldr	r2, [pc, #56]	; (8005384 <messageQueueTest+0xa0>)
 800534a:	605a      	str	r2, [r3, #4]
    mq_push(mq, &msg2);
 800534c:	4a0c      	ldr	r2, [pc, #48]	; (8005380 <messageQueueTest+0x9c>)
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	0011      	movs	r1, r2
 8005352:	0018      	movs	r0, r3
 8005354:	f7ff ff58 	bl	8005208 <mq_push>

    struct msg *msg1 = mq_pop(mq);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	0018      	movs	r0, r3
 800535c:	f7ff ff93 	bl	8005286 <mq_pop>
 8005360:	0003      	movs	r3, r0
 8005362:	60bb      	str	r3, [r7, #8]
    struct msg *msg2 = mq_pop(mq);
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	0018      	movs	r0, r3
 8005368:	f7ff ff8d 	bl	8005286 <mq_pop>
 800536c:	0003      	movs	r3, r0
 800536e:	607b      	str	r3, [r7, #4]
 8005370:	46c0      	nop			; (mov r8, r8)
 8005372:	46bd      	mov	sp, r7
 8005374:	b006      	add	sp, #24
 8005376:	bd80      	pop	{r7, pc}
 8005378:	200003c8 	.word	0x200003c8
 800537c:	20000024 	.word	0x20000024
 8005380:	200003d0 	.word	0x200003d0
 8005384:	20000064 	.word	0x20000064

08005388 <__errno>:
 8005388:	4b01      	ldr	r3, [pc, #4]	; (8005390 <__errno+0x8>)
 800538a:	6818      	ldr	r0, [r3, #0]
 800538c:	4770      	bx	lr
 800538e:	46c0      	nop			; (mov r8, r8)
 8005390:	200000a4 	.word	0x200000a4

08005394 <__libc_init_array>:
 8005394:	b570      	push	{r4, r5, r6, lr}
 8005396:	2600      	movs	r6, #0
 8005398:	4d0c      	ldr	r5, [pc, #48]	; (80053cc <__libc_init_array+0x38>)
 800539a:	4c0d      	ldr	r4, [pc, #52]	; (80053d0 <__libc_init_array+0x3c>)
 800539c:	1b64      	subs	r4, r4, r5
 800539e:	10a4      	asrs	r4, r4, #2
 80053a0:	42a6      	cmp	r6, r4
 80053a2:	d109      	bne.n	80053b8 <__libc_init_array+0x24>
 80053a4:	2600      	movs	r6, #0
 80053a6:	f000 f8f1 	bl	800558c <_init>
 80053aa:	4d0a      	ldr	r5, [pc, #40]	; (80053d4 <__libc_init_array+0x40>)
 80053ac:	4c0a      	ldr	r4, [pc, #40]	; (80053d8 <__libc_init_array+0x44>)
 80053ae:	1b64      	subs	r4, r4, r5
 80053b0:	10a4      	asrs	r4, r4, #2
 80053b2:	42a6      	cmp	r6, r4
 80053b4:	d105      	bne.n	80053c2 <__libc_init_array+0x2e>
 80053b6:	bd70      	pop	{r4, r5, r6, pc}
 80053b8:	00b3      	lsls	r3, r6, #2
 80053ba:	58eb      	ldr	r3, [r5, r3]
 80053bc:	4798      	blx	r3
 80053be:	3601      	adds	r6, #1
 80053c0:	e7ee      	b.n	80053a0 <__libc_init_array+0xc>
 80053c2:	00b3      	lsls	r3, r6, #2
 80053c4:	58eb      	ldr	r3, [r5, r3]
 80053c6:	4798      	blx	r3
 80053c8:	3601      	adds	r6, #1
 80053ca:	e7f2      	b.n	80053b2 <__libc_init_array+0x1e>
 80053cc:	080057a8 	.word	0x080057a8
 80053d0:	080057a8 	.word	0x080057a8
 80053d4:	080057a8 	.word	0x080057a8
 80053d8:	080057ac 	.word	0x080057ac

080053dc <malloc>:
 80053dc:	b510      	push	{r4, lr}
 80053de:	4b03      	ldr	r3, [pc, #12]	; (80053ec <malloc+0x10>)
 80053e0:	0001      	movs	r1, r0
 80053e2:	6818      	ldr	r0, [r3, #0]
 80053e4:	f000 f838 	bl	8005458 <_malloc_r>
 80053e8:	bd10      	pop	{r4, pc}
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	200000a4 	.word	0x200000a4

080053f0 <memcpy>:
 80053f0:	2300      	movs	r3, #0
 80053f2:	b510      	push	{r4, lr}
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d100      	bne.n	80053fa <memcpy+0xa>
 80053f8:	bd10      	pop	{r4, pc}
 80053fa:	5ccc      	ldrb	r4, [r1, r3]
 80053fc:	54c4      	strb	r4, [r0, r3]
 80053fe:	3301      	adds	r3, #1
 8005400:	e7f8      	b.n	80053f4 <memcpy+0x4>

08005402 <memset>:
 8005402:	0003      	movs	r3, r0
 8005404:	1882      	adds	r2, r0, r2
 8005406:	4293      	cmp	r3, r2
 8005408:	d100      	bne.n	800540c <memset+0xa>
 800540a:	4770      	bx	lr
 800540c:	7019      	strb	r1, [r3, #0]
 800540e:	3301      	adds	r3, #1
 8005410:	e7f9      	b.n	8005406 <memset+0x4>
	...

08005414 <sbrk_aligned>:
 8005414:	b570      	push	{r4, r5, r6, lr}
 8005416:	4e0f      	ldr	r6, [pc, #60]	; (8005454 <sbrk_aligned+0x40>)
 8005418:	000d      	movs	r5, r1
 800541a:	6831      	ldr	r1, [r6, #0]
 800541c:	0004      	movs	r4, r0
 800541e:	2900      	cmp	r1, #0
 8005420:	d102      	bne.n	8005428 <sbrk_aligned+0x14>
 8005422:	f000 f88f 	bl	8005544 <_sbrk_r>
 8005426:	6030      	str	r0, [r6, #0]
 8005428:	0029      	movs	r1, r5
 800542a:	0020      	movs	r0, r4
 800542c:	f000 f88a 	bl	8005544 <_sbrk_r>
 8005430:	1c43      	adds	r3, r0, #1
 8005432:	d00a      	beq.n	800544a <sbrk_aligned+0x36>
 8005434:	2303      	movs	r3, #3
 8005436:	1cc5      	adds	r5, r0, #3
 8005438:	439d      	bics	r5, r3
 800543a:	42a8      	cmp	r0, r5
 800543c:	d007      	beq.n	800544e <sbrk_aligned+0x3a>
 800543e:	1a29      	subs	r1, r5, r0
 8005440:	0020      	movs	r0, r4
 8005442:	f000 f87f 	bl	8005544 <_sbrk_r>
 8005446:	1c43      	adds	r3, r0, #1
 8005448:	d101      	bne.n	800544e <sbrk_aligned+0x3a>
 800544a:	2501      	movs	r5, #1
 800544c:	426d      	negs	r5, r5
 800544e:	0028      	movs	r0, r5
 8005450:	bd70      	pop	{r4, r5, r6, pc}
 8005452:	46c0      	nop			; (mov r8, r8)
 8005454:	200003dc 	.word	0x200003dc

08005458 <_malloc_r>:
 8005458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800545a:	2203      	movs	r2, #3
 800545c:	1ccb      	adds	r3, r1, #3
 800545e:	4393      	bics	r3, r2
 8005460:	3308      	adds	r3, #8
 8005462:	0006      	movs	r6, r0
 8005464:	001f      	movs	r7, r3
 8005466:	2b0c      	cmp	r3, #12
 8005468:	d232      	bcs.n	80054d0 <_malloc_r+0x78>
 800546a:	270c      	movs	r7, #12
 800546c:	42b9      	cmp	r1, r7
 800546e:	d831      	bhi.n	80054d4 <_malloc_r+0x7c>
 8005470:	0030      	movs	r0, r6
 8005472:	f000 f879 	bl	8005568 <__malloc_lock>
 8005476:	4d32      	ldr	r5, [pc, #200]	; (8005540 <_malloc_r+0xe8>)
 8005478:	682b      	ldr	r3, [r5, #0]
 800547a:	001c      	movs	r4, r3
 800547c:	2c00      	cmp	r4, #0
 800547e:	d12e      	bne.n	80054de <_malloc_r+0x86>
 8005480:	0039      	movs	r1, r7
 8005482:	0030      	movs	r0, r6
 8005484:	f7ff ffc6 	bl	8005414 <sbrk_aligned>
 8005488:	0004      	movs	r4, r0
 800548a:	1c43      	adds	r3, r0, #1
 800548c:	d11e      	bne.n	80054cc <_malloc_r+0x74>
 800548e:	682c      	ldr	r4, [r5, #0]
 8005490:	0025      	movs	r5, r4
 8005492:	2d00      	cmp	r5, #0
 8005494:	d14a      	bne.n	800552c <_malloc_r+0xd4>
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	0029      	movs	r1, r5
 800549a:	18e3      	adds	r3, r4, r3
 800549c:	0030      	movs	r0, r6
 800549e:	9301      	str	r3, [sp, #4]
 80054a0:	f000 f850 	bl	8005544 <_sbrk_r>
 80054a4:	9b01      	ldr	r3, [sp, #4]
 80054a6:	4283      	cmp	r3, r0
 80054a8:	d143      	bne.n	8005532 <_malloc_r+0xda>
 80054aa:	6823      	ldr	r3, [r4, #0]
 80054ac:	3703      	adds	r7, #3
 80054ae:	1aff      	subs	r7, r7, r3
 80054b0:	2303      	movs	r3, #3
 80054b2:	439f      	bics	r7, r3
 80054b4:	3708      	adds	r7, #8
 80054b6:	2f0c      	cmp	r7, #12
 80054b8:	d200      	bcs.n	80054bc <_malloc_r+0x64>
 80054ba:	270c      	movs	r7, #12
 80054bc:	0039      	movs	r1, r7
 80054be:	0030      	movs	r0, r6
 80054c0:	f7ff ffa8 	bl	8005414 <sbrk_aligned>
 80054c4:	1c43      	adds	r3, r0, #1
 80054c6:	d034      	beq.n	8005532 <_malloc_r+0xda>
 80054c8:	6823      	ldr	r3, [r4, #0]
 80054ca:	19df      	adds	r7, r3, r7
 80054cc:	6027      	str	r7, [r4, #0]
 80054ce:	e013      	b.n	80054f8 <_malloc_r+0xa0>
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	dacb      	bge.n	800546c <_malloc_r+0x14>
 80054d4:	230c      	movs	r3, #12
 80054d6:	2500      	movs	r5, #0
 80054d8:	6033      	str	r3, [r6, #0]
 80054da:	0028      	movs	r0, r5
 80054dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80054de:	6822      	ldr	r2, [r4, #0]
 80054e0:	1bd1      	subs	r1, r2, r7
 80054e2:	d420      	bmi.n	8005526 <_malloc_r+0xce>
 80054e4:	290b      	cmp	r1, #11
 80054e6:	d917      	bls.n	8005518 <_malloc_r+0xc0>
 80054e8:	19e2      	adds	r2, r4, r7
 80054ea:	6027      	str	r7, [r4, #0]
 80054ec:	42a3      	cmp	r3, r4
 80054ee:	d111      	bne.n	8005514 <_malloc_r+0xbc>
 80054f0:	602a      	str	r2, [r5, #0]
 80054f2:	6863      	ldr	r3, [r4, #4]
 80054f4:	6011      	str	r1, [r2, #0]
 80054f6:	6053      	str	r3, [r2, #4]
 80054f8:	0030      	movs	r0, r6
 80054fa:	0025      	movs	r5, r4
 80054fc:	f000 f83c 	bl	8005578 <__malloc_unlock>
 8005500:	2207      	movs	r2, #7
 8005502:	350b      	adds	r5, #11
 8005504:	1d23      	adds	r3, r4, #4
 8005506:	4395      	bics	r5, r2
 8005508:	1aea      	subs	r2, r5, r3
 800550a:	429d      	cmp	r5, r3
 800550c:	d0e5      	beq.n	80054da <_malloc_r+0x82>
 800550e:	1b5b      	subs	r3, r3, r5
 8005510:	50a3      	str	r3, [r4, r2]
 8005512:	e7e2      	b.n	80054da <_malloc_r+0x82>
 8005514:	605a      	str	r2, [r3, #4]
 8005516:	e7ec      	b.n	80054f2 <_malloc_r+0x9a>
 8005518:	6862      	ldr	r2, [r4, #4]
 800551a:	42a3      	cmp	r3, r4
 800551c:	d101      	bne.n	8005522 <_malloc_r+0xca>
 800551e:	602a      	str	r2, [r5, #0]
 8005520:	e7ea      	b.n	80054f8 <_malloc_r+0xa0>
 8005522:	605a      	str	r2, [r3, #4]
 8005524:	e7e8      	b.n	80054f8 <_malloc_r+0xa0>
 8005526:	0023      	movs	r3, r4
 8005528:	6864      	ldr	r4, [r4, #4]
 800552a:	e7a7      	b.n	800547c <_malloc_r+0x24>
 800552c:	002c      	movs	r4, r5
 800552e:	686d      	ldr	r5, [r5, #4]
 8005530:	e7af      	b.n	8005492 <_malloc_r+0x3a>
 8005532:	230c      	movs	r3, #12
 8005534:	0030      	movs	r0, r6
 8005536:	6033      	str	r3, [r6, #0]
 8005538:	f000 f81e 	bl	8005578 <__malloc_unlock>
 800553c:	e7cd      	b.n	80054da <_malloc_r+0x82>
 800553e:	46c0      	nop			; (mov r8, r8)
 8005540:	200003d8 	.word	0x200003d8

08005544 <_sbrk_r>:
 8005544:	2300      	movs	r3, #0
 8005546:	b570      	push	{r4, r5, r6, lr}
 8005548:	4d06      	ldr	r5, [pc, #24]	; (8005564 <_sbrk_r+0x20>)
 800554a:	0004      	movs	r4, r0
 800554c:	0008      	movs	r0, r1
 800554e:	602b      	str	r3, [r5, #0]
 8005550:	f7fc fe7a 	bl	8002248 <_sbrk>
 8005554:	1c43      	adds	r3, r0, #1
 8005556:	d103      	bne.n	8005560 <_sbrk_r+0x1c>
 8005558:	682b      	ldr	r3, [r5, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d000      	beq.n	8005560 <_sbrk_r+0x1c>
 800555e:	6023      	str	r3, [r4, #0]
 8005560:	bd70      	pop	{r4, r5, r6, pc}
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	200003e0 	.word	0x200003e0

08005568 <__malloc_lock>:
 8005568:	b510      	push	{r4, lr}
 800556a:	4802      	ldr	r0, [pc, #8]	; (8005574 <__malloc_lock+0xc>)
 800556c:	f000 f80c 	bl	8005588 <__retarget_lock_acquire_recursive>
 8005570:	bd10      	pop	{r4, pc}
 8005572:	46c0      	nop			; (mov r8, r8)
 8005574:	200003e4 	.word	0x200003e4

08005578 <__malloc_unlock>:
 8005578:	b510      	push	{r4, lr}
 800557a:	4802      	ldr	r0, [pc, #8]	; (8005584 <__malloc_unlock+0xc>)
 800557c:	f000 f805 	bl	800558a <__retarget_lock_release_recursive>
 8005580:	bd10      	pop	{r4, pc}
 8005582:	46c0      	nop			; (mov r8, r8)
 8005584:	200003e4 	.word	0x200003e4

08005588 <__retarget_lock_acquire_recursive>:
 8005588:	4770      	bx	lr

0800558a <__retarget_lock_release_recursive>:
 800558a:	4770      	bx	lr

0800558c <_init>:
 800558c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558e:	46c0      	nop			; (mov r8, r8)
 8005590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005592:	bc08      	pop	{r3}
 8005594:	469e      	mov	lr, r3
 8005596:	4770      	bx	lr

08005598 <_fini>:
 8005598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800559a:	46c0      	nop			; (mov r8, r8)
 800559c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800559e:	bc08      	pop	{r3}
 80055a0:	469e      	mov	lr, r3
 80055a2:	4770      	bx	lr
