/********************************************************************************
 * Marvell GPL License Option
 *
 * If you received this File from Marvell, you may opt to use, redistribute and/or
 * modify this File in accordance with the terms and conditions of the General
 * Public License Version 2, June 1991 (the "GPL License"), a copy of which is
 * available along with the File in the license.txt file or by writing to the Free
 * Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
 * on the worldwide web at http://www.gnu.org/licenses/gpl.txt.
 *
 * THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
 * DISCLAIMED.  The GPL License provides additional details about this warranty
 * disclaimer.
 ********************************************************************************/
#define _SPI_MASTER_C_

#include "apb_perf_base.h"
#include "galois_io.h"
#include "spi_master.h"
#include "global.h"
#ifdef __LINUX_KERNEL__
#include <linux/errno.h>
#include <linux/sched.h>
#include <linux/wait.h>
static DECLARE_WAIT_QUEUE_HEAD(spi_writeread_wait);
#endif

// for debug purpose only
//#define POLLING_MODE

// number of SPI masters in system
#if defined(BERLIN)
#define SPI_MASTER_NUM	3
#else
#define SPI_MASTER_NUM	3
#endif

// SSI system clock
// SPI output clock can be calculated as: SPI_SYS_CLOCK/SPI_REG_BAUD
#if defined(BERLIN)
#if defined(FPGA)
#define SPI_SYS_CLOCK	1500 // 1.5MHz
#define SPI_SM_CLOCK	9000 // 9MHz
#else
#define SPI_SYS_CLOCK   75000 // 75MHz
#define SPI_SM_CLOCK    20000 // 20MHz
#endif
#else
#if defined(SOC_ES1)
#define SPI_SYS_CLOCK   100000 // 100 MHz
#else
#define SPI_SYS_CLOCK	5000 // 5MHz
#endif
#endif

// RX/TX FIFO size: SM is 8 bytes, SoC is 64 bytes
unsigned int SPI_TX_FIFO_SIZE[SPI_MASTER_NUM] = {64, 64, 8};
unsigned int SPI_RX_FIFO_SIZE[SPI_MASTER_NUM] = {64, 64, 8};

// register definitions of SPI master
#define SPI_REG_CTRL0	0x00
#define SPI_REG_CTRL1	0x04
#define SPI_REG_SSIENR	0x08
#define SPI_REG_MWCR	0x0C
#define SPI_REG_SER	0x10
#define SPI_REG_BAUD	0x14
#define SPI_REG_TXFTLR	0x18
#define SPI_REG_RXFTLR	0x1C
#define SPI_REG_TXFLR	0x20
#define SPI_REG_RXFLR	0x24
#define SPI_REG_SR	0x28
#define SPI_REG_IMR	0x2C
#define SPI_REG_ISR	0x30
#define SPI_REG_RISR	0x34
#define SPI_REG_TXOICR	0x38
#define SPI_REG_RXOICR	0x3C
#define SPI_REG_RXUICR	0x40
#define SPI_REG_MSTICR	0x44
#define SPI_REG_ICR	0x48
#define SPI_REG_DMACR	0x4C
#define SPI_REG_DMATDLR	0x50
#define SPI_REG_DMARDLR	0x54
#define SPI_REG_IDR	0x58
#define SPI_REG_DR	0x60

// interrupt masks
#define IMR_MASK_RXF	0x10
#define IMR_MASK_RXO	0x08
#define IMR_MASK_RXU	0x04
#define IMR_MASK_TXO	0x02
#define IMR_MASK_TXE	0x01

// interrupt status 
#define ISR_STAT_RXF	0x10
#define ISR_STAT_RXO	0x08
#define ISR_STAT_RXU	0x04
#define ISR_STAT_TXO	0x02
#define ISR_STAT_TXE	0x01

#ifndef MAX
#define MAX(a,b) (((a)>(b))?(a):(b))
#define MIN(a,b) (((a)>(b))?(b):(a))
#endif

// Macros of read/write SPI master registers
#define SPI_RegRead(a, pv)	GA_REG_WORD32_READ(base_addr+(a), pv) /*(*(volatile int *)(base_addr+(a)))*/
#define SPI_RegWrite(a, v)	GA_REG_WORD32_WRITE(base_addr+(a), v) /**(volatile int *)(base_addr+(a)) = (v)*/

// SPI master's transfer buffer, shared by TX and RX.
// spi_master_buffer[][0] is the number of valid TX/RX frames in buffer
int spi_master_buffer[SPI_MASTER_NUM][256+5];
// number of receive frames
int spi_master_rx_number[SPI_MASTER_NUM];
// transmit done flag
volatile int spi_master_tx_done[SPI_MASTER_NUM];
// receive done flag
volatile int spi_master_rx_done[SPI_MASTER_NUM];

// SPI master's base-address vector
#if defined(BERLIN)
// We actually have only two SPI, but the driver always assume that 
// SPI_BUS 0 = APB_SSI_INST0
// SPI_BUS 1 = APB_SSI_INST1
// SPI_BUS 2 = APB_SSI_INST2
const unsigned int SPI_MASTER_BASEADDR[SPI_MASTER_NUM] = {APB_SSI_INST1_BASE/* this one shouldn't be used*/, APB_SSI_INST1_BASE, APB_SSI_INST2_BASE};
#else
const unsigned int SPI_MASTER_BASEADDR[SPI_MASTER_NUM] = {APB_SSI_INST0_BASE, APB_SSI_INST1_BASE, APB_SSI_INST2_BASE};
#endif


/*************************************************
 * set transfer mode.
 * mode = 0: full-duplex transfer mode
 *        1: transmit only
 *        2: receive only
 *        3: half-duplex tranfer mode
 *
 *************************************************/
static void set_transfer_mode(int master_id, int mode)
{
	unsigned int base_addr;
	int value;

	if (mode<0 || mode>3) return;

	base_addr = SPI_MASTER_BASEADDR[master_id];

	SPI_RegRead(SPI_REG_CTRL0, &value);
	value &= 0xfcff;
	value |= (mode<<8);
	SPI_RegWrite(SPI_REG_CTRL0, value);

	return;
}

/*************************************************
 * set SSI protocol .
 * protocol = 0: Motorola SPI
 *            1: TI SSP
 *            2: National Semiconductor Microwire
 *
 *************************************************/
static void set_ssi_protocol(int master_id, int protocol)
{
	unsigned int base_addr;
	int value;

	if (protocol<0 || protocol>2) return;

	base_addr = SPI_MASTER_BASEADDR[master_id];

	SPI_RegRead(SPI_REG_CTRL0, &value);
	value &= 0xffcf;
	value |= (protocol<<4);
	SPI_RegWrite(SPI_REG_CTRL0, value);

	return;
}

/*************************************************
 * set SPI master TX FIFO underflow threshold .
 * thrld = 0-255
 *
 *************************************************/
static void set_txfifo_threshold(int master_id, int thrld)
{
	unsigned int base_addr;

	if (thrld<0 || thrld>255) return;

	base_addr = SPI_MASTER_BASEADDR[master_id];

	SPI_RegWrite(SPI_REG_TXFTLR, thrld);

	return;
}

/*************************************************
 * set SPI master RX FIFO overflow threshold .
 * thrld = 1-256
 *
 *************************************************/
static void set_rxfifo_threshold(int master_id, int thrld)
{
	unsigned int base_addr;

	if (thrld<1 || thrld>256) return;

	base_addr = SPI_MASTER_BASEADDR[master_id];

	SPI_RegWrite(SPI_REG_RXFTLR, thrld-1);

	return;
}

/*****************************************************
 * select slave device
 * flag: 1 - select
 *       0 - de-select
 *****************************************************/
static void select_slave_device(int master_id, int dev_id, int flag)
{
	unsigned int base_addr;

	base_addr = SPI_MASTER_BASEADDR[master_id];

	if (flag)
		SPI_RegWrite(SPI_REG_SER, 1<<dev_id);
	else
		SPI_RegWrite(SPI_REG_SER, 0);

	return;
}

/*****************************************************
 * judge if a master is idle, it should be called 
 * before you init the master.
 *****************************************************/
int spi_master_is_idle(int master_id)
{
	unsigned int base_addr;
	int i;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) 
		return (SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

	// disable SPI
	SPI_RegRead(SPI_REG_SSIENR, &i);
	if (i) 
		return (SSI_EBUSY);
	return SSI_OK;
}

#if !defined(__LINUX__) 
/*******************************************************************
 * FUNCTION: Initialize SSI master.
 *           More than one SSI masters could exist in system.
 * PARAMETERS: master_id - ID of SSI master to initialize
 * RETURN: SSI_OK - succeed
 *         SSI_EBADPARAM - invalid parameters
 *******************************************************************/
int spi_master_init(int master_id)
{
	unsigned int base_addr;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

	// disable SPI
	SPI_RegWrite(SPI_REG_SSIENR, 0);

	// disable all interrupts
	SPI_RegWrite(SPI_REG_IMR, 0);
	
	// configure SSI as a SPI master device
	set_ssi_protocol(master_id, 0); // SPI protocol 
	set_transfer_mode(master_id, 3); // half-duplex transfer mode
	
	// global variables for SPI master
	spi_master_rx_number[master_id] = 0;
	spi_master_tx_done[master_id] = 0;
	spi_master_rx_done[master_id] = 0;

	return (SSI_OK);
}
#endif

/*******************************************************************
 * FUNCTION: disable SSI master.
 *           More than one SSI masters could exist in system.
 * PARAMETERS: master_id - ID of SSI master to initialize
 * RETURN: SSI_OK - succeed
 *         SSI_EBADPARAM - invalid parameters
 *******************************************************************/
int spi_master_disable(int master_id)
{
	unsigned int base_addr;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

	// disable SPI
	SPI_RegWrite(SPI_REG_SSIENR, 0);

	return (SSI_OK);
}

/*******************************************************************
 * FUNCTION: enable SSI master.
 *           More than one SSI masters could exist in system.
 * PARAMETERS: master_id - ID of SSI master to initialize
 * RETURN: SSI_OK - succeed
 *         SSI_EBADPARAM - invalid parameters
 *******************************************************************/
int spi_master_enable(int master_id)
{
	unsigned int base_addr;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

	// enable SPI
	SPI_RegWrite(SPI_REG_SSIENR, 1);

	return (SSI_OK);
}

#if !defined(__LINUX__) 
/*******************************************************************
 * FUNCTION: Set SPI master clock mode.
 * PARAMETERS: master_id - ID of SSI master to config 
 *             mode - 0: polarity 0 & phase 0
 *                    1: polarity 0 & phase 1
 *                    2: polarity 1 & phase 0
 *                    3: polarity 1 & phase 1
 * RETURN: >=0 - master clock mode
 *         SSI_EBADPARAM - invalid parameters
 *         SSI_EBUSY - master is busy
 *******************************************************************/
int spi_master_set_clock_mode(int master_id, int mode)
{
	unsigned int base_addr;
	int value;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	if (mode<0 || mode>3) return(SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

 	// check status first
	SPI_RegRead(SPI_REG_SR, &value);
	if (value&0x01) return (SSI_EBUSY);

	// config SPI master clock mode
	SPI_RegRead(SPI_REG_CTRL0, &value);
	value &= 0xff3f;
	value |= (mode<<6);
	SPI_RegWrite(SPI_REG_CTRL0, value);

	return (mode);
}

/*******************************************************************
 * FUNCTION: Set SPI master speed.
 * PARAMETERS: master_id - ID of SSI master to config 
 *             speed - master speed in unit of KHz 
 * RETURN: >0 - master speed
 *         SSI_EBADPARAM - invalid parameters
 *         SSI_EBUSY - master is busy
 *******************************************************************/
int spi_master_set_speed(int master_id, int speed)
{
	unsigned int base_addr;
	int value;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	if (speed<=0) return(SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

 	// check status first
	SPI_RegRead(SPI_REG_SR, &value);
	if (value&0x01) return (SSI_EBUSY);
#if defined(BERLIN)
	{
		unsigned base_clk;
		if (base_addr == APB_SSI_INST1_BASE)
			base_clk = SPI_SYS_CLOCK;
		else if (base_addr == SM_APB_SPI_BASE)
			base_clk = SPI_SM_CLOCK;
		// config SPI master speed
		if (speed>base_clk) value = 1;
		else value = (base_clk+speed-1)/speed;

		SPI_RegWrite(SPI_REG_BAUD, value);

		return (base_clk/value);
	}
#else
	// config SPI master speed
	if (speed>SPI_SYS_CLOCK) value = 1;
	else value = (SPI_SYS_CLOCK+speed-1)/speed;

	SPI_RegWrite(SPI_REG_BAUD, value);

	return (SPI_SYS_CLOCK/value);
#endif
}

/*******************************************************************
 * FUNCTION: Set SPI master data frame width.
 * PARAMETERS: master_id - ID of SSI master to config 
 *             width - data frame width in unit of bit 
 * RETURN: >0 - master data frame width
 *         SSI_EBADPARAM - invalid parameters
 *         SSI_EBUSY - master is busy
 * NOTE: valid frame width is 4~16, while most SPI device work 
 *       in 8-bit frame mode.
 *******************************************************************/
int spi_master_set_framewidth(int master_id, int width)
{
	unsigned int base_addr;
	int value;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	if (width<4 || width>16) return(SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

 	// check status first
	SPI_RegRead(SPI_REG_SR, &value);
	if (value&0x01) return (SSI_EBUSY);

	// config SPI master data frame width 
	SPI_RegRead(SPI_REG_CTRL0, &value);
	value &= 0xfff0;
	value |= (width-1);
	SPI_RegWrite(SPI_REG_CTRL0, value);

	return (width);
}

/*************************************************************************
 * FUNCTION: Select a SPI slave device to operate.
 * PARAMETERS: master_id - ID of SSI master
 *             dev_id - ID of SPI slave device
 *             flag - 1: select 
 *                    0: de-select
 * RETURN: >=0 - ID of slave device selected 
 *         SSI_EBADPARAM - invalid parameters
 * NOTE: this is a fake function, only used to validate the device id
 *       we keep this function is to be compatable with the middleware
 ************************************************************************/
int spi_master_device_select(int master_id, int dev_id, int flag)
{

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	if (dev_id<0 || dev_id>16) return(SSI_EBADPARAM);

	return (dev_id);
}

/*******************************************************************
 * FUNCTION: half-duplex read/write frames.
 * PARAMETERS: master_id - ID of SSI master
 *             pwbuf - pointer to transmit data buffer
 *             wnum - number of frames to transmit 
 *             prbuf - pointer to receive data buffer
 *             rnum - number of frames to receive
 * RETURN: SSI_OK - transfer succeed 
 *         SSI_EBADPARAM - invalid parameters
 *         SSI_EBUSY - master is busy
 *         SSI_EBUSRW - master read/write fail
 * NOTE: the maximum value of wnum is 256+4, 
 *       while the maximum value of rnum is 256
 *******************************************************************/
int spi_master_halfduplex_writeread_frames(int master_id, int dev_id, int *pwbuf, int wnum, int *prbuf, int rnum)
{
	unsigned int base_addr;
	int value;
#ifndef POLLING_MODE // interrupt mode		
	int irqs;
#endif
	int i, j;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);
	if (wnum>260 || rnum>256) return (SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

 	// check status first
	SPI_RegRead(SPI_REG_SR, &value);
	if (value&0x01) return (SSI_EBUSY);

	// setup transfer 
	if ((pwbuf && wnum>0) && (prbuf && rnum>0)){ // half-duplex write, read transfer
		// set transfer mode to half-duplex 
		set_transfer_mode(master_id, 3);

		// set number of read frames 
		SPI_RegWrite(SPI_REG_CTRL1, rnum-1);
		spi_master_rx_number[master_id] = rnum;

		// set TX fifo threshold
		if (wnum>SPI_TX_FIFO_SIZE[master_id])
			set_txfifo_threshold(master_id, SPI_TX_FIFO_SIZE[master_id]/2);
		else
			set_txfifo_threshold(master_id, 0);

		// set RX fifo threshold
		if (rnum>SPI_RX_FIFO_SIZE[master_id])
			set_rxfifo_threshold(master_id, SPI_RX_FIFO_SIZE[master_id]/2);
		else
			set_rxfifo_threshold(master_id, rnum);

		// enable SPI
		SPI_RegWrite(SPI_REG_SSIENR, 1);

		// write TX FIFO 
		for (i=0; i<MIN(wnum,SPI_TX_FIFO_SIZE[master_id]); i++) 
			SPI_RegWrite(SPI_REG_DR, pwbuf[i]);

		// write the remaining TX frames into master TX/RX buffer
		if (wnum>i){
			spi_master_buffer[master_id][0] = wnum - i;
			j = wnum-i;
			do{ spi_master_buffer[master_id][j--] = pwbuf[i++];
			} while (i<wnum);
		} else spi_master_buffer[master_id][0] = 0;

		// initiate tx_done and rx_done flags
		spi_master_tx_done[master_id] = 0;
		spi_master_rx_done[master_id] = 0;

#ifndef POLLING_MODE // interrupt mode		
		// if number of write frames is larger than TX fifo size,
		// unmask TX empty interrupt
		irqs = 0;
		if (wnum>SPI_TX_FIFO_SIZE[master_id])
			irqs |= IMR_MASK_TXE;
		// if number of read frames is larger than RX fifo size,
		// unmask RX full interrupt
		if (rnum>SPI_RX_FIFO_SIZE[master_id])
			irqs |= IMR_MASK_RXF;
		SPI_RegWrite(SPI_REG_IMR, irqs);
#endif

		// select slave device to start transfer
		select_slave_device(master_id, dev_id, 1);

#ifndef POLLING_MODE // interrupt mode
		// wait until RX finish
		if (irqs & IMR_MASK_RXF) { /* RX interrupt wait required */
#ifdef __LINUX_KERNEL__
		 	/* Linux will sleep until transaction_done[master_id] is true */
			if (wait_event_interruptible(spi_writeread_wait, spi_master_rx_done[master_id])) {
				select_slave_device(master_id, dev_id, 0);
				// disable SPI
				SPI_RegWrite(SPI_REG_SSIENR, 0);
				return -ERESTARTSYS;
			}
#else
			while (!spi_master_rx_done[master_id]);		
#endif	
		} else { /* no RX interrupt wait required */
		    do{
			    SPI_RegRead(SPI_REG_SR, &i);
		    } while (!(i&0x08)); /* RX fifo is empty */

			do {
				SPI_RegRead(SPI_REG_SR, &i);
			} while (i&0x01); /* RX transaction is in process */
			
			/* read data from RX fifo */
            SPI_RegRead(SPI_REG_RXFLR, &i);
            for (j=0; j<i; j++) {            	
		        SPI_RegRead(SPI_REG_DR, &(spi_master_buffer[master_id][j+1]));
			}
			spi_master_buffer[master_id][0] = i;
		}
#else // polling mode
        i = 0;
        while (i<rnum) {
		    do{
			    SPI_RegRead(SPI_REG_SR, &j);
		    } while (!(j&0x08));
		
		    SPI_RegRead(SPI_REG_SR, &j);
		    if( j&0x10 ) break;
		
            SPI_RegRead(SPI_REG_RXFLR, &j);
            while (j--){	 
		        SPI_RegRead(SPI_REG_DR, &(spi_master_buffer[master_id][i+1]));
                i ++;
            }
	    }
	    spi_master_buffer[master_id][0] = i;

#endif
		// copy out the received frames in buffer
		if (spi_master_buffer[master_id][0]!=rnum){
			// SPI I/O error!!!
			// de-select slave device 
			select_slave_device(master_id, dev_id, 0);
			// disable SPI
			SPI_RegWrite(SPI_REG_SSIENR, 0);
			return (SSI_EBUSRW);
		}
		for (i=0; i<rnum; i++)
			prbuf[i] = spi_master_buffer[master_id][i+1];

	} else if (pwbuf && wnum>0){ // write-only transfer
		// set transfer mode to transmit-only
		set_transfer_mode(master_id, 1);

		// set TX fifo threshold
		if (wnum>SPI_TX_FIFO_SIZE[master_id])
			set_txfifo_threshold(master_id, SPI_TX_FIFO_SIZE[master_id]/2);
		else
			set_txfifo_threshold(master_id, 0);

		// enable SPI 
		SPI_RegWrite(SPI_REG_SSIENR, 1);

		// write TX FIFO 
		for (i=0; i<MIN(wnum,SPI_TX_FIFO_SIZE[master_id]); i++) 
			SPI_RegWrite(SPI_REG_DR, pwbuf[i]);

		// write the remaining TX frames into master TX/RX buffer
		if (wnum>i){
			spi_master_buffer[master_id][0] = wnum - i;
			j = wnum-i;
			do{ spi_master_buffer[master_id][j--] = pwbuf[i++];
			} while (i<wnum);
		} else spi_master_buffer[master_id][0] = 0;

		// initiate tx_done flags
		spi_master_tx_done[master_id] = 0;
		
#ifndef POLLING_MODE // interrupt mode		
		// if number of write frames is larger than TX fifo size,
		// unmask TX empty interrupt
		irqs = 0;
		if (wnum>SPI_TX_FIFO_SIZE[master_id])
			irqs |= IMR_MASK_TXE;
		SPI_RegWrite(SPI_REG_IMR, irqs);
#endif
		// select slave device to start transfer
		select_slave_device(master_id, dev_id, 1);

#ifndef POLLING_MODE // interrupt mode
		// wait until TX finish
		if (irqs & IMR_MASK_TXE) { /* TX interrupt wait required */
#ifdef __LINUX_KERNEL__
		 	/* Linux will sleep until transaction_done[master_id] is true */
			if (wait_event_interruptible(spi_writeread_wait, spi_master_tx_done[master_id])) {
				select_slave_device(master_id, dev_id, 0);
				// disable SPI
				SPI_RegWrite(SPI_REG_SSIENR, 0);
				return -ERESTARTSYS;
			}
#else		
			while (!spi_master_tx_done[master_id]);
#endif			
		} else { /* no TX interrupt wait required */
			
			/* wait until TX fifo is empty */
			do {
				SPI_RegRead(SPI_REG_SR, &j);
			} while (!(j&0x04)); /* TX fifo is not empty */
	
		}

		// wait until the shift register is flushed 
		do {
			SPI_RegRead(SPI_REG_SR, &i);
		} while (i&0x01);
	
#else // polling mode
	    i = spi_master_buffer[master_id][0];
	    while (i>0) {
		    do {
			    SPI_RegRead(SPI_REG_SR, &j);
		    } while (!(j&0x02)); /* TX fifo is full */
		
		    SPI_RegRead(SPI_REG_SR, &j);
		    if( j&0x04 ) break; /* TX fifo is empty */

		    SPI_RegRead(SPI_REG_TXFLR, &j);
		    j = MIN(SPI_TX_FIFO_SIZE[master_id]-j, i);
		    while (j-->0) {
		        SPI_RegWrite(SPI_REG_DR, spi_master_buffer[master_id][i--]);
		    }
	    }
	    spi_master_buffer[master_id][0] = i;

	    do {
		    SPI_RegRead(SPI_REG_SR, &j);
	    } while (!(j&0x04)); /* TX fifo is not empty */
	
	    do {
		    SPI_RegRead(SPI_REG_SR, &j);
	    } while (j&0x01); /* SSI is transfering */
	
		if (spi_master_buffer[master_id][0]!=0){
			// SPI I/O error!!!
			// de-select slave device 
			select_slave_device(master_id, dev_id, 0);
			// disable SPI
			SPI_RegWrite(SPI_REG_SSIENR, 0);
			return (SSI_EBUSRW);
		}
#endif		

	} else if (prbuf && rnum>0){ // read-only transfer
		// set transfer mode to receive-only
		set_transfer_mode(master_id, 2);

		// set number of read frames 
		SPI_RegWrite(SPI_REG_CTRL1, rnum-1);
		spi_master_rx_number[master_id] = rnum;

		// set RX fifo threshold
		if (rnum>SPI_RX_FIFO_SIZE[master_id])
			set_rxfifo_threshold(master_id, SPI_RX_FIFO_SIZE[master_id]/2);
		else
			set_rxfifo_threshold(master_id, rnum);

		// enable transfer
		SPI_RegWrite(SPI_REG_SSIENR, 1);

		// reset RX buffer
		spi_master_buffer[master_id][0] = 0;

		// initiate rx_done flags
		spi_master_rx_done[master_id] = 0;
		
		// write TX FIFO to start transfer 
		SPI_RegWrite(SPI_REG_DR, 0);

#ifndef POLLING_MODE // interrupt mode		
		// if number of read frames is larger than RX fifo size,
		// unmask RX full interrupt
		irqs = 0;
		if (rnum>SPI_RX_FIFO_SIZE[master_id])
			irqs |= IMR_MASK_RXF;
		SPI_RegWrite(SPI_REG_IMR, irqs);
#endif
		// select slave device to start transfer
		select_slave_device(master_id, dev_id, 1);

#ifndef POLLING_MODE // interrupt mode
		// wait until RX finish
		if (irqs & IMR_MASK_RXF) { /* RX interrupt wait required */
#ifdef __LINUX_KERNEL__
		 	/* Linux will sleep until transaction_done[master_id] is true */
			if (wait_event_interruptible(spi_writeread_wait, spi_master_rx_done[master_id])) {
				select_slave_device(master_id, dev_id, 0);
				// disable SPI
				SPI_RegWrite(SPI_REG_SSIENR, 0);
				return -ERESTARTSYS;
			}
#else
			while (!spi_master_rx_done[master_id]);		
#endif				
		} else { /* no RX interrupt wait required */
		    do{
			    SPI_RegRead(SPI_REG_SR, &i);
		    } while (!(i&0x08)); /* RX fifo is empty */

			do {
				SPI_RegRead(SPI_REG_SR, &i);
			} while (i&0x01); /* RX transaction is in process */
			
			/* read data from RX fifo */
            SPI_RegRead(SPI_REG_RXFLR, &i);
            for (j=0; j<i; j++) {            	
		        SPI_RegRead(SPI_REG_DR, &(spi_master_buffer[master_id][j+1]));
			}
			spi_master_buffer[master_id][0] = i;
		}
#else // polling mode
	    for (i=0; i<rnum; i++) {
		    do {
			    SPI_RegRead(SPI_REG_SR, &j);		
		    } while (!(j&0x08));
		
		    SPI_RegRead(SPI_REG_SR, &j);
		    if( j&0x10 ) break;
			
	     	SPI_RegRead(SPI_REG_DR, &(spi_master_buffer[master_id][i+1]));		
	    }
	    spi_master_buffer[master_id][0] = i;
#endif

		// copy out the received frames in buffer
		if (spi_master_buffer[master_id][0]!=rnum){
			// SPI I/O error!!!
			// de-select slave device 
			select_slave_device(master_id, dev_id, 0);
			// disable SPI
			SPI_RegWrite(SPI_REG_SSIENR, 0);
			return (SSI_EBUSRW);
		}
		for (i=0; i<rnum; i++)
			prbuf[i] = spi_master_buffer[master_id][i+1];
	}

	// de-select slave device 
	select_slave_device(master_id, dev_id, 0);
	// disable SPI
	SPI_RegWrite(SPI_REG_SSIENR, 0);
	return (SSI_OK);
}
#endif

void spi_master_irs(int master_id)
{
	int base_addr;
	int istat, frame_in_fifo, frame_in_buffer;
	int i;

	base_addr = SPI_MASTER_BASEADDR[master_id];
	SPI_RegRead(SPI_REG_ISR, &istat);

	if (istat & ISR_STAT_TXE){ // TX fifo is below threshold
		// number of frames still exit in TX fifo
		SPI_RegRead(SPI_REG_TXFLR, &frame_in_fifo);

		// check if this is the last TXE interrupt for this transmit data
		if (!frame_in_fifo){
			 // disable TX fifo empty interrupt
			SPI_RegRead(SPI_REG_IMR, &i);
			SPI_RegWrite(SPI_REG_IMR, i & (~IMR_MASK_TXE));
			
			// set tx_done flag
			spi_master_tx_done[master_id] = 1;
#ifdef __LINUX_KERNEL__
			wake_up_interruptible(&spi_writeread_wait);
#endif
			return;
		}
		
		// number of frames in buffer waiting to be written into TX fifo
		frame_in_buffer = spi_master_buffer[master_id][0];

		// copy frames in buffer into TX fifo as much as possible
		for (i=0; i<MIN(SPI_TX_FIFO_SIZE[master_id]-frame_in_fifo, frame_in_buffer); i++){
			SPI_RegWrite(SPI_REG_DR, spi_master_buffer[master_id][frame_in_buffer-i]);
		}	

		// update number of frames in buffer waiting to be written into TX fifo
		spi_master_buffer[master_id][0] = frame_in_buffer-i;

		// check if the TX fifo can handle all the remaining data
		if (!spi_master_buffer[master_id][0]){
			// set TX fifo threshold to 0 
			set_txfifo_threshold(master_id, 0);
		}

		return;
		
	}

	if (istat & ISR_STAT_RXF){ // RX fifo is above threshold
		// number of valid frames exit in RX fifo
		SPI_RegRead(SPI_REG_RXFLR, &frame_in_fifo);

		// number of valid frames in buffer 
		frame_in_buffer = spi_master_buffer[master_id][0];

		// copy frames in RX fifo into buffer
		for (i=0; i<MIN(frame_in_fifo, 256-frame_in_buffer); i++){
			SPI_RegRead(SPI_REG_DR, &(spi_master_buffer[master_id][frame_in_buffer+1+i]));
		}	

		// update number of valid frames in buffer
		spi_master_buffer[master_id][0] = frame_in_buffer+i;

		// check if this is the last bunch of received data
		if (spi_master_buffer[master_id][0]>=256 || spi_master_buffer[master_id][0]==spi_master_rx_number[master_id]){
			// disable the RX fifo full interrupt
			SPI_RegRead(SPI_REG_IMR, &i);
			SPI_RegWrite(SPI_REG_IMR, i & (~IMR_MASK_RXF));
			
			// set rx_done flag
			spi_master_rx_done[master_id] = 1;
#ifdef __LINUX_KERNEL__
			wake_up_interruptible(&spi_writeread_wait);
#endif
			return ;
		} 
		// check if RX fifo can handle all the remaining received data
		else if (spi_master_rx_number[master_id]-spi_master_buffer[master_id][0]<=SPI_RX_FIFO_SIZE[master_id]) {
			// set RX fifo threshold to the remaining received data length 
			set_rxfifo_threshold(master_id, MAX(spi_master_rx_number[master_id]-spi_master_buffer[master_id][0], 1));
		}

		return;
	}
}

#if !defined(BERLIN)
/*
 * To support SPI0's IO-mapper. not for other usage!
 * add this simply, I may delete it or merge it in the future.
 * -Yufeng
 */
int spi_master_init_iomapper(int master_id)
{
	unsigned int base_addr;
	unsigned int value;
	T32Gbl_pinMux reg;
	T32Gbl_pinMux1 reg1;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

	// disable SPI
	SPI_RegWrite(SPI_REG_SSIENR, 0);

	// disable all interrupts
	SPI_RegWrite(SPI_REG_IMR, 0);

	// init SPI	
	SPI_RegRead(SPI_REG_CTRL0, &value);
	value &= 0x00ff;	/* transmit & receive, bit[8:9] = B00 */
	value &= 0x000f;	/* POL=0, PH=0; proto=SPI */
	value |= 0x000f;	/* frame width = 16bit */
	SPI_RegWrite(SPI_REG_CTRL0, value);

	// setup baudrate to /0x16
	SPI_RegWrite(SPI_REG_BAUD, 0x16);
	
	// enable SPI
	SPI_RegWrite(SPI_REG_SSIENR, 1);

	// setup pinmux 	
	GA_REG_WORD32_READ((MEMMAP_CHIP_CTRL_REG_BASE + RA_Gbl_pinMux),&(reg.u32));
	reg.upinMux_gp13 = Gbl_pinMux_gp13_MODE_1;
	GA_REG_WORD32_WRITE((MEMMAP_CHIP_CTRL_REG_BASE + RA_Gbl_pinMux),(reg.u32));

	GA_REG_WORD32_READ((MEMMAP_CHIP_CTRL_REG_BASE + RA_Gbl_pinMux1),&(reg1.u32)); 
	reg1.upinMux_gp37 = Gbl_pinMux_gp37_MODE_1;
	GA_REG_WORD32_WRITE((MEMMAP_CHIP_CTRL_REG_BASE + RA_Gbl_pinMux1),(reg1.u32));

	return (SSI_OK);
}

int spi_master_exit_iomapper(int master_id)
{
	unsigned int base_addr;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);

	base_addr = SPI_MASTER_BASEADDR[master_id];

	// disable SPI
	SPI_RegWrite(SPI_REG_SSIENR, 0);

	return (SSI_OK);
}
	
int spi_master_rw_iomapper(int master_id, int dev_id, int rd, 
		unsigned int reg, unsigned int *val)
{
	unsigned int cyc1;
	unsigned int base_addr;
	unsigned int i;

	if (master_id<0 || master_id>SPI_MASTER_NUM-1) return (SSI_EBADPARAM);
	base_addr = SPI_MASTER_BASEADDR[master_id];

	// disable to clear everything 
	SPI_RegWrite(SPI_REG_SSIENR, 0);
	SPI_RegWrite(SPI_REG_SER, 1<<dev_id);	/* enable slave id */
	SPI_RegWrite(SPI_REG_SSIENR, 1);

	cyc1 = reg & 0x1fff;
	if (rd)
		cyc1 = cyc1 | 0x8000;
	else
		cyc1 = cyc1;

	SPI_RegWrite(SPI_REG_DR, cyc1);
	SPI_RegWrite(SPI_REG_DR, *val);

	if (rd) {
		do {
			SPI_RegRead(SPI_REG_RXFLR, &i);
		} while (i < 2);
		
		SPI_RegRead(SPI_REG_DR, val);
		SPI_RegRead(SPI_REG_DR, val);
	} else {
		volatile int status = 0, timeout = 0;
		do {
			SPI_RegRead(SPI_REG_SR, &status);
			timeout ++;
		} while((status & 0x01) && timeout < 1000000);
	}

	// disable and then enable
	SPI_RegWrite(SPI_REG_SSIENR, 0);
	SPI_RegWrite(SPI_REG_SER, 0);	/* disable slave id */
	SPI_RegWrite(SPI_REG_SSIENR, 1);

	return (SSI_OK);
}
#endif
