Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Mar 30 17:38:27 2024
| Host         : ullas-aspire5 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.246        0.000                      0                  441        0.153        0.000                      0                  441        4.500        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.246        0.000                      0                  441        0.153        0.000                      0                  441        4.500        0.000                       0                   241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit3/tanh_out_reg_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 4.431ns (62.227%)  route 2.690ns (37.773%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 14.541 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 r  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.957    11.143    add2_z3/tanh_out_reg_reg_1[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.306    11.449 r  add2_z3/tanh_out_reg_reg_i_2/O
                         net (fo=2, routed)           0.739    12.188    bit3/ADDRARDADDR[0]
    RAMB18_X0Y11         RAMB18E1                                     r  bit3/tanh_out_reg_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.605    14.541    bit3/CLK
    RAMB18_X0Y11         RAMB18E1                                     r  bit3/tanh_out_reg_reg/CLKBWRCLK
                         clock pessimism              0.494    15.035    
                         clock uncertainty           -0.035    15.000    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.434    bit3/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -12.188    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/tanh_out_reg_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 4.431ns (62.911%)  route 2.612ns (37.089%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 14.541 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 f  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.939    11.125    bit2/LFSR_inst/O[0]
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.306    11.431 r  bit2/LFSR_inst/tanh_out_reg_reg_i_3__0/O
                         net (fo=2, routed)           0.680    12.110    bit1/ADDRARDADDR[0]
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.605    14.541    bit1/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/CLKBWRCLK
                         clock pessimism              0.494    15.035    
                         clock uncertainty           -0.035    15.000    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.434    bit1/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/tanh_out_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 4.431ns (62.897%)  route 2.614ns (37.103%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 14.544 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 f  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.939    11.125    bit2/LFSR_inst/O[0]
    SLICE_X7Y27          LUT3 (Prop_lut3_I2_O)        0.306    11.431 r  bit2/LFSR_inst/tanh_out_reg_reg_i_3__0/O
                         net (fo=2, routed)           0.681    12.112    bit1/ADDRARDADDR[0]
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.608    14.544    bit1/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/CLKARDCLK
                         clock pessimism              0.494    15.038    
                         clock uncertainty           -0.035    15.003    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.437    bit1/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/tanh_out_reg_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 4.431ns (63.109%)  route 2.590ns (36.891%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 14.541 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 f  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.763    10.949    bit2/LFSR_inst/O[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.306    11.255 r  bit2/LFSR_inst/tanh_out_reg_reg_i_1__0/O
                         net (fo=2, routed)           0.834    12.088    bit1/ADDRARDADDR[2]
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.605    14.541    bit1/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/CLKBWRCLK
                         clock pessimism              0.494    15.035    
                         clock uncertainty           -0.035    15.000    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.434    bit1/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 bit3/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit2/tanh_out_reg_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 4.431ns (63.080%)  route 2.593ns (36.920%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 14.546 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.781     5.061    bit3/CLK
    RAMB18_X0Y11         RAMB18E1                                     r  bit3/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.515 r  bit3/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.998     8.513    bit3/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.637 r  bit3/LFSR_inst/temp_sum_carry_i_3__1/O
                         net (fo=1, routed)           0.000     8.637    bit3/LFSR_inst_n_2
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.187 r  bit3/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    bit3/temp_sum_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  bit3/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    bit3/temp_sum_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  bit3/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    bit3/temp_sum_carry__1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bit3/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.529    bit3/temp_sum_carry__2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bit3/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.643    bit3/temp_sum_carry__3_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bit3/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.757    bit3/temp_sum_carry__4_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bit3/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.871    bit3/temp_sum_carry__5_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.184 f  bit3/temp_sum_carry__6/O[3]
                         net (fo=5, routed)           0.751    10.935    bit3/LFSR_inst/O[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.306    11.241 r  bit3/LFSR_inst/tanh_out_reg_reg_i_2/O
                         net (fo=2, routed)           0.844    12.085    bit2/ADDRARDADDR[1]
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.610    14.546    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKBWRCLK
                         clock pessimism              0.494    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.439    bit2/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 bit3/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit2/tanh_out_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.431ns (63.066%)  route 2.595ns (36.934%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.549 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.781     5.061    bit3/CLK
    RAMB18_X0Y11         RAMB18E1                                     r  bit3/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.515 r  bit3/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.998     8.513    bit3/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.637 r  bit3/LFSR_inst/temp_sum_carry_i_3__1/O
                         net (fo=1, routed)           0.000     8.637    bit3/LFSR_inst_n_2
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.187 r  bit3/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.187    bit3/temp_sum_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  bit3/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.301    bit3/temp_sum_carry__0_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.415 r  bit3/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.415    bit3/temp_sum_carry__1_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.529 r  bit3/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.529    bit3/temp_sum_carry__2_n_0
    SLICE_X5Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.643 r  bit3/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.643    bit3/temp_sum_carry__3_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.757 r  bit3/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.757    bit3/temp_sum_carry__4_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.871 r  bit3/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.871    bit3/temp_sum_carry__5_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.184 f  bit3/temp_sum_carry__6/O[3]
                         net (fo=5, routed)           0.751    10.935    bit3/LFSR_inst/O[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I2_O)        0.306    11.241 r  bit3/LFSR_inst/tanh_out_reg_reg_i_2/O
                         net (fo=2, routed)           0.846    12.087    bit2/ADDRARDADDR[1]
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.613    14.549    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
                         clock pessimism              0.494    15.043    
                         clock uncertainty           -0.035    15.008    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.442    bit2/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -12.087    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/tanh_out_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 4.431ns (63.190%)  route 2.581ns (36.810%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 14.544 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 f  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.763    10.949    bit2/LFSR_inst/O[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.306    11.255 r  bit2/LFSR_inst/tanh_out_reg_reg_i_1__0/O
                         net (fo=2, routed)           0.825    12.079    bit1/ADDRARDADDR[2]
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.608    14.544    bit1/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/CLKARDCLK
                         clock pessimism              0.494    15.038    
                         clock uncertainty           -0.035    15.003    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.437    bit1/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit3/tanh_out_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 4.431ns (63.914%)  route 2.502ns (36.086%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 14.544 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 r  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.957    11.143    add2_z3/tanh_out_reg_reg_1[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.306    11.449 r  add2_z3/tanh_out_reg_reg_i_2/O
                         net (fo=2, routed)           0.551    12.000    bit3/ADDRARDADDR[0]
    RAMB18_X0Y11         RAMB18E1                                     r  bit3/tanh_out_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.608    14.544    bit3/CLK
    RAMB18_X0Y11         RAMB18E1                                     r  bit3/tanh_out_reg_reg/CLKARDCLK
                         clock pessimism              0.494    15.038    
                         clock uncertainty           -0.035    15.003    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.437    bit3/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/tanh_out_reg_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 4.431ns (64.260%)  route 2.464ns (35.740%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 14.541 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 r  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.792    10.978    bit2/LFSR_inst/O[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.306    11.284 r  bit2/LFSR_inst/tanh_out_reg_reg_i_2__0/O
                         net (fo=2, routed)           0.679    11.963    bit1/ADDRARDADDR[1]
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.605    14.541    bit1/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/CLKBWRCLK
                         clock pessimism              0.494    15.035    
                         clock uncertainty           -0.035    15.000    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.434    bit1/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.434    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 bit2/tanh_out_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/tanh_out_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 4.431ns (64.245%)  route 2.466ns (35.755%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 14.544 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.787     5.067    bit2/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  bit2/tanh_out_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.521 r  bit2/tanh_out_reg_reg/DOADO[1]
                         net (fo=1, routed)           0.994     8.515    bit2/LFSR_inst/tanh_out_reg_reg__0[1]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     8.639 r  bit2/LFSR_inst/temp_sum_carry_i_3__0/O
                         net (fo=1, routed)           0.000     8.639    bit2/LFSR_inst_n_2
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.189 r  bit2/temp_sum_carry/CO[3]
                         net (fo=1, routed)           0.000     9.189    bit2/temp_sum_carry_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.303 r  bit2/temp_sum_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.303    bit2/temp_sum_carry__0_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  bit2/temp_sum_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.417    bit2/temp_sum_carry__1_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  bit2/temp_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.531    bit2/temp_sum_carry__2_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  bit2/temp_sum_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.645    bit2/temp_sum_carry__3_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  bit2/temp_sum_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.759    bit2/temp_sum_carry__4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  bit2/temp_sum_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.873    bit2/temp_sum_carry__5_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.186 r  bit2/temp_sum_carry__6/O[3]
                         net (fo=6, routed)           0.792    10.978    bit2/LFSR_inst/O[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I2_O)        0.306    11.284 r  bit2/LFSR_inst/tanh_out_reg_reg_i_2__0/O
                         net (fo=2, routed)           0.681    11.964    bit1/ADDRARDADDR[1]
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    AA9                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.608    14.544    bit1/CLK
    RAMB18_X0Y10         RAMB18E1                                     r  bit1/tanh_out_reg_reg/CLKARDCLK
                         clock pessimism              0.494    15.038    
                         clock uncertainty           -0.035    15.003    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.437    bit1/tanh_out_reg_reg
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  2.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bit1/LFSR_inst/Q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/LFSR_inst/Out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.613     1.538    bit1/LFSR_inst/CLK
    SLICE_X7Y27          FDSE                                         r  bit1/LFSR_inst/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDSE (Prop_fdse_C_Q)         0.141     1.679 r  bit1/LFSR_inst/Q_reg[20]/Q
                         net (fo=3, routed)           0.110     1.789    bit1/LFSR_inst/D_reg[21]
    SLICE_X6Y27          FDRE                                         r  bit1/LFSR_inst/Out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.879     2.052    bit1/LFSR_inst/CLK
    SLICE_X6Y27          FDRE                                         r  bit1/LFSR_inst/Out_reg[21]/C
                         clock pessimism             -0.502     1.551    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.085     1.636    bit1/LFSR_inst/Out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bit2/LFSR_inst/Q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit2/LFSR_inst/Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.584     1.509    bit2/LFSR_inst/CLK
    SLICE_X9Y28          FDSE                                         r  bit2/LFSR_inst/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  bit2/LFSR_inst/Q_reg[10]/Q
                         net (fo=3, routed)           0.110     1.760    bit2/LFSR_inst/D_reg[11]
    SLICE_X8Y28          FDRE                                         r  bit2/LFSR_inst/Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.851     2.024    bit2/LFSR_inst/CLK
    SLICE_X8Y28          FDRE                                         r  bit2/LFSR_inst/Out_reg[11]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.085     1.607    bit2/LFSR_inst/Out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bit2/LFSR_inst/Q_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit2/LFSR_inst/Out_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.413%)  route 0.132ns (41.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.588     1.513    bit2/LFSR_inst/CLK
    SLICE_X9Y32          FDSE                                         r  bit2/LFSR_inst/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  bit2/LFSR_inst/Q_reg[28]/Q
                         net (fo=3, routed)           0.132     1.786    bit2/LFSR_inst/D_reg[29]
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.831 r  bit2/LFSR_inst/Out[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    bit2/LFSR_inst/Out[29]_i_1__0_n_0
    SLICE_X10Y31         FDSE                                         r  bit2/LFSR_inst/Out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.854     2.027    bit2/LFSR_inst/CLK
    SLICE_X10Y31         FDSE                                         r  bit2/LFSR_inst/Out_reg[29]/C
                         clock pessimism             -0.482     1.546    
    SLICE_X10Y31         FDSE (Hold_fdse_C_D)         0.121     1.667    bit2/LFSR_inst/Out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FSM_onehot_arb_seq_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_sequence_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.614     1.539    CLK_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  FSM_onehot_arb_seq_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  FSM_onehot_arb_seq_count_reg[0]/Q
                         net (fo=6, routed)           0.115     1.795    arb_seq_count[0]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  update_sequence[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    update_sequence[1]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  update_sequence_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.882     2.055    CLK_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  update_sequence_reg[1]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.121     1.673    update_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bit1/LFSR_inst/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/LFSR_inst/Out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.610     1.535    bit1/LFSR_inst/CLK
    SLICE_X6Y24          FDRE                                         r  bit1/LFSR_inst/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.148     1.683 r  bit1/LFSR_inst/Q_reg[7]/Q
                         net (fo=3, routed)           0.073     1.756    bit1/LFSR_inst/D_reg[8]
    SLICE_X7Y24          FDRE                                         r  bit1/LFSR_inst/Out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.876     2.049    bit1/LFSR_inst/CLK
    SLICE_X7Y24          FDRE                                         r  bit1/LFSR_inst/Out_reg[8]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X7Y24          FDRE (Hold_fdre_C_D)         0.023     1.571    bit1/LFSR_inst/Out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bit3/LFSR_inst/Q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit3/LFSR_inst/Out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.232%)  route 0.133ns (41.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.613     1.538    bit3/LFSR_inst/CLK
    SLICE_X5Y28          FDSE                                         r  bit3/LFSR_inst/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDSE (Prop_fdse_C_Q)         0.141     1.679 r  bit3/LFSR_inst/Q_reg[10]/Q
                         net (fo=3, routed)           0.133     1.812    bit3/LFSR_inst/D_reg[11]
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.045     1.857 r  bit3/LFSR_inst/Out[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    bit3/LFSR_inst/Out[11]_i_1__0_n_0
    SLICE_X4Y27          FDSE                                         r  bit3/LFSR_inst/Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.879     2.052    bit3/LFSR_inst/CLK
    SLICE_X4Y27          FDSE                                         r  bit3/LFSR_inst/Out_reg[11]/C
                         clock pessimism             -0.502     1.551    
    SLICE_X4Y27          FDSE (Hold_fdse_C_D)         0.121     1.672    bit3/LFSR_inst/Out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bit2/LFSR_inst/Q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit2/LFSR_inst/Out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.667%)  route 0.137ns (49.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.584     1.509    bit2/LFSR_inst/CLK
    SLICE_X9Y27          FDRE                                         r  bit2/LFSR_inst/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  bit2/LFSR_inst/Q_reg[13]/Q
                         net (fo=3, routed)           0.137     1.787    bit2/LFSR_inst/D_reg[14]
    SLICE_X10Y27         FDRE                                         r  bit2/LFSR_inst/Out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.850     2.023    bit2/LFSR_inst/CLK
    SLICE_X10Y27         FDRE                                         r  bit2/LFSR_inst/Out_reg[14]/C
                         clock pessimism             -0.482     1.542    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.059     1.601    bit2/LFSR_inst/Out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bit1/LFSR_inst/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/LFSR_inst/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.610     1.535    bit1/LFSR_inst/CLK
    SLICE_X6Y25          FDRE                                         r  bit1/LFSR_inst/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  bit1/LFSR_inst/Q_reg[1]/Q
                         net (fo=4, routed)           0.079     1.778    bit1/LFSR_inst/D_reg[2]
    SLICE_X6Y25          FDRE                                         r  bit1/LFSR_inst/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.876     2.049    bit1/LFSR_inst/CLK
    SLICE_X6Y25          FDRE                                         r  bit1/LFSR_inst/Q_reg[2]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.053     1.588    bit1/LFSR_inst/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bit3/LFSR_inst/Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit3/LFSR_inst/Out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.614     1.539    bit3/LFSR_inst/CLK
    SLICE_X5Y29          FDRE                                         r  bit3/LFSR_inst/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bit3/LFSR_inst/Q_reg[16]/Q
                         net (fo=3, routed)           0.122     1.802    bit3/LFSR_inst/D_reg[17]
    SLICE_X4Y29          FDRE                                         r  bit3/LFSR_inst/Out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.881     2.054    bit3/LFSR_inst/CLK
    SLICE_X4Y29          FDRE                                         r  bit3/LFSR_inst/Out_reg[17]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.059     1.611    bit3/LFSR_inst/Out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 bit1/LFSR_inst/Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit1/LFSR_inst/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.471%)  route 0.138ns (42.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.613     1.538    bit1/LFSR_inst/CLK
    SLICE_X7Y27          FDRE                                         r  bit1/LFSR_inst/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bit1/LFSR_inst/Q_reg[21]/Q
                         net (fo=4, routed)           0.138     1.816    bit1/LFSR_inst/D_reg[22]
    SLICE_X6Y25          LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  bit1/LFSR_inst/Q[0]_i_1/O
                         net (fo=2, routed)           0.000     1.861    bit1/LFSR_inst/D_reg[0]
    SLICE_X6Y25          FDRE                                         r  bit1/LFSR_inst/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.876     2.049    bit1/LFSR_inst/CLK
    SLICE_X6Y25          FDRE                                         r  bit1/LFSR_inst/Q_reg[0]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120     1.668    bit1/LFSR_inst/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   bit1/tanh_out_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   bit1/tanh_out_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   bit2/tanh_out_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   bit2/tanh_out_reg_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11   bit3/tanh_out_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11   bit3/tanh_out_reg_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y29    FSM_onehot_arb_seq_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y29    FSM_onehot_arb_seq_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y29    FSM_onehot_arb_seq_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29    FSM_onehot_arb_seq_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29    FSM_onehot_arb_seq_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y29    FSM_onehot_arb_seq_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    bit2/LFSR_inst/Q_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    bit2/LFSR_inst/Q_reg[23]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    bit2/LFSR_inst/Q_reg[24]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y31    bit2/LFSR_inst/Q_reg[25]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   bit2/LFSR_inst/Q_reg[29]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   bit2/LFSR_inst/Q_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y31   bit2/LFSR_inst/Q_reg[31]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    bit1/LFSR_inst/Q_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    bit1/LFSR_inst/Q_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    bit1/LFSR_inst/Q_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y25    bit1/LFSR_inst/Q_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    bit1/LFSR_inst/Q_reg[18]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y25    bit1/LFSR_inst/Q_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y26    bit2/LFSR_inst/Out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   bit2/LFSR_inst/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   bit2/LFSR_inst/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y27   bit2/LFSR_inst/Q_reg[3]/C



