<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>FPGA 06.PLL 锁相环的认识 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="/img/base/favicon.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.e44029f7.css" as="style"><link rel="preload" href="/assets/js/app.332f704a.js" as="script"><link rel="preload" href="/assets/js/2.e2bf2c87.js" as="script"><link rel="preload" href="/assets/js/23.b58a8675.js" as="script"><link rel="prefetch" href="/assets/js/10.0302174d.js"><link rel="prefetch" href="/assets/js/11.107b05d0.js"><link rel="prefetch" href="/assets/js/12.02a4c08a.js"><link rel="prefetch" href="/assets/js/13.7a68003b.js"><link rel="prefetch" href="/assets/js/14.4b1f4fe3.js"><link rel="prefetch" href="/assets/js/15.350f58ce.js"><link rel="prefetch" href="/assets/js/16.05e6aae6.js"><link rel="prefetch" href="/assets/js/17.9bcfd6f2.js"><link rel="prefetch" href="/assets/js/18.eca2e313.js"><link rel="prefetch" href="/assets/js/19.b2cd9a49.js"><link rel="prefetch" href="/assets/js/20.c3aa8387.js"><link rel="prefetch" href="/assets/js/21.393603cc.js"><link rel="prefetch" href="/assets/js/22.fb382fa2.js"><link rel="prefetch" href="/assets/js/24.08b3e4c6.js"><link rel="prefetch" href="/assets/js/25.edfec696.js"><link rel="prefetch" href="/assets/js/26.62978273.js"><link rel="prefetch" href="/assets/js/27.7229976e.js"><link rel="prefetch" href="/assets/js/28.14551ea5.js"><link rel="prefetch" href="/assets/js/29.b119bcd2.js"><link rel="prefetch" href="/assets/js/3.449a943f.js"><link rel="prefetch" href="/assets/js/30.aa6a8554.js"><link rel="prefetch" href="/assets/js/31.c33e347f.js"><link rel="prefetch" href="/assets/js/32.effa0449.js"><link rel="prefetch" href="/assets/js/33.a6ba0b3a.js"><link rel="prefetch" href="/assets/js/34.c602cf87.js"><link rel="prefetch" href="/assets/js/35.d5095fdc.js"><link rel="prefetch" href="/assets/js/36.1b3a9997.js"><link rel="prefetch" href="/assets/js/37.f6c1f07c.js"><link rel="prefetch" href="/assets/js/38.46c425f5.js"><link rel="prefetch" href="/assets/js/39.216dd62f.js"><link rel="prefetch" href="/assets/js/4.a8f5cda8.js"><link rel="prefetch" href="/assets/js/40.6ad69def.js"><link rel="prefetch" href="/assets/js/41.c844b63a.js"><link rel="prefetch" href="/assets/js/42.9e557749.js"><link rel="prefetch" href="/assets/js/43.8230a9f2.js"><link rel="prefetch" href="/assets/js/44.fdd6e4e7.js"><link rel="prefetch" href="/assets/js/45.32b71787.js"><link rel="prefetch" href="/assets/js/46.8f803763.js"><link rel="prefetch" href="/assets/js/47.edeaeb42.js"><link rel="prefetch" href="/assets/js/48.c08ab274.js"><link rel="prefetch" href="/assets/js/49.0f1a537f.js"><link rel="prefetch" href="/assets/js/5.e7081648.js"><link rel="prefetch" href="/assets/js/50.9259b728.js"><link rel="prefetch" href="/assets/js/51.5ed2f7b2.js"><link rel="prefetch" href="/assets/js/52.449724bd.js"><link rel="prefetch" href="/assets/js/53.f6811d44.js"><link rel="prefetch" href="/assets/js/54.b82776e9.js"><link rel="prefetch" href="/assets/js/55.26b0ee7e.js"><link rel="prefetch" href="/assets/js/56.340f40b9.js"><link rel="prefetch" href="/assets/js/57.7402cd79.js"><link rel="prefetch" href="/assets/js/58.ed45f151.js"><link rel="prefetch" href="/assets/js/59.b5b78825.js"><link rel="prefetch" href="/assets/js/6.bb976f9c.js"><link rel="prefetch" href="/assets/js/60.3475b322.js"><link rel="prefetch" href="/assets/js/61.3a73d2cf.js"><link rel="prefetch" href="/assets/js/62.7af81f1e.js"><link rel="prefetch" href="/assets/js/7.0701bfd8.js"><link rel="prefetch" href="/assets/js/8.e2c5cf45.js"><link rel="prefetch" href="/assets/js/9.e98ec08d.js">
    <link rel="stylesheet" href="/assets/css/0.styles.e44029f7.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/base/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Notes/" class="nav-link">博客笔记</a></div><div class="nav-item"><a href="/pages/Projects/" class="nav-link">工程</a></div><div class="nav-item"><a href="/pages/Teasting/" class="nav-link">吐槽</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://blog.yuanmajishi.top/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <!----></nav>  <ul class="sidebar-links"><li><a href="/pages/FPGA_01/" class="sidebar-link">FPGA 01.一次最小的FPGA工程构建-从闪烁到流水</a></li><li><a href="/pages/FPGA_02/" class="sidebar-link">FPGA 02.按键不是输入信号，而是一段时间——一次关于消抖的记录</a></li><li><a href="/pages/FPGA_03/" class="sidebar-link">FPGA 03.我与 PWM 的爱恨情仇</a></li><li><a href="/pages/FPGA_04/" class="sidebar-link">FPGA 04.串口通信</a></li><li><a href="/pages/FPGA_05/" class="sidebar-link">FPGA 05.IP 核的基本使用与注意事项</a></li><li><a href="/pages/FPGA_06/" aria-current="page" class="active sidebar-link">FPGA 06.PLL 锁相环的认识</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/FPGA_06/#一、pll-的基本认识" class="sidebar-link">一、PLL 的基本认识</a></li><li class="sidebar-sub-header level2"><a href="/pages/FPGA_06/#二、pll-的基本工作原理" class="sidebar-link">二、PLL 的基本工作原理</a></li><li class="sidebar-sub-header level2"><a href="/pages/FPGA_06/#三、用于理解-pll-原理的示意代码" class="sidebar-link">三、用于理解 PLL 原理的示意代码</a></li></ul></li><li><a href="/pages/FPGA_07/" class="sidebar-link">FPGA 07.FIFO、ROM、RAM理解</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>FPGA</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2026-02-07</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABGpJREFUSA3tVVtoXFUU3fvOI53UlmCaKIFmwEhsE7QK0ipFEdHEKpXaZGrp15SINsXUWvBDpBgQRKi0+KKoFeJHfZA+ED9KKoIU2gYD9UejTW4rVIzm0VSTziPzuNu1z507dibTTjL4U/DAzLn3nL3X2o91ziX6f9wMFdh6Jvbm9nNSV0msViVO6tN1Rm7NMu2OpeJ9lWBUTDxrJbYTS0hInuwciu9eLHlFxCLCZEk3MegsJmZ5K/JD6t7FkFdEvGUo1g7qJoG3MHImqRIn8/nzY1K9UPKKiJmtnUqHVE3Gbuay6vJE/N2FEmuxFjW2nUuE0yQXRRxLiTUAzs36zhZvOXJPdX850EVnnLZkB8prodQoM5JGj7Xk2mvC7JB8tG04Ef5PiXtG0UtxupRQSfTnBoCy554x18yJHI6I+G5Eru4LHmPJZEQsrvPUbMiA8G/WgMK7w7I+ez7++o2ANfbrjvaOl1tFMs+htG3IrZH9/hDX1Pr8Tc0UvH8tcX29KzAgIGcEkINyW5BF9x891hw6VYqgJHEk0huccS7vh3C6gTiODL+26huuBtbct8eZnqLML8PkxGYpuPZBqtqwkSjgc4mB5gbgig5i+y0UDK35LMxXisn9xQtK+nd26gTIHsHe/oblK/b29fUmN/8Y+9jAQrnBp56m1LcDlDp9irKTExSKduXJVWSqdBMA08pEJnEIOB3FPPMybu/oeV8zFeYN3xx576Q6RH+VmplE4ncQV5v+5rzSoyOU7PuEAg8g803PwBJ0CExno/jcMbN8tONYeOmHiuUNryvm3fRUy4tMPVLdAGkUhNWuggGrJcXPv+ouCjz0MKUHz1J2/E8IC9nqTabcxgaBYM0hPhD5Y65FsbxRQKxCQrDjDctW7PUM3HuZunFyifSAqEfuzCp48Il24luWUWZoyJCaPR82jE0+kFA643wRFVni4RYSq3ohJO2pZ7B5dO4xkDWbEpossJPLSrPjYID8rS2UHTlvyNxqIGsg674XJJ7vnh5L7PNwC4hh2sjCI96mzszOTpxLF0T7l88Yz7lAuK6OnL8gXLOnTvpzSb22YG8W7us3jSebFHeeqnXRG1vt+MoUM84LQIBmMsCTAcOauTh0T0l0neQK7m2bLMt2mGxU3HYssS0J2cdv5wljlPsrIuZLAG/2DOZIXgCYT8uMGZN+e2kSirfxZOPCsC0f24nTZzspnVn9VePS1Z5vubmAGGXG8ZFno9Hel0yfA5ZPhF7Dh972BQJ2qCpgH67lmWtBYbvk6sz02wjky2vXyz0XErP/kFB619js1BtwfOV4OPRqOQBjy3Qbk18vigUPPSD5ceHnwck7W9bhAqZdd7SuG7w4/P2F/GaJh8c7e9qgow+Q7cGBo+98WsLkuktFqiZabtXuQTu/Y5ETbR0v7tNSFnvrmu6pjdoan2KjMu8q/Hmj1EfCO2ZGfEIbIXKUlw8qaX9/b2oeSJmFksSeT/Fn0V3nSypChh4Gjh74ybO9aeZ/AN2dwciu2/MhAAAAAElFTkSuQmCC">FPGA 06.PLL 锁相环的认识<!----></h1> <!----> <div class="theme-vdoing-content content__default"><p>本博客用于对 <strong>PLL（Phase Locked Loop，锁相环）</strong> 进行基础认识，<br>
内容仅包括：<strong>PLL 是什么 + PLL 的基本工作原理示意</strong>。</p> <hr> <h2 id="一、pll-的基本认识"><a href="#一、pll-的基本认识" class="header-anchor">#</a> 一、PLL 的基本认识</h2> <p>PLL（锁相环）是一种<strong>基于反馈控制的时钟系统</strong>。</p> <p>其核心思想是：</p> <blockquote><p>通过比较“输入参考信号”和“内部产生信号”的相位差，<br>
不断调整内部振荡器的频率，<br>
直到二者在频率上相同、相位保持固定差值。</p></blockquote> <p>当系统进入稳定状态时：</p> <ul><li>输出信号能够<strong>跟踪输入信号</strong></li> <li>输入与输出之间的相位关系保持稳定</li> <li>系统称该状态为 <strong>锁定（Locked）</strong></li></ul> <p>在 FPGA 中，PLL 常用于对外部输入时钟进行：</p> <ul><li>倍频 / 分频</li> <li>相位调整</li> <li>输出稳定的系统时钟</li></ul> <hr> <h2 id="二、pll-的基本工作原理"><a href="#二、pll-的基本工作原理" class="header-anchor">#</a> 二、PLL 的基本工作原理</h2> <p>从原理结构上看，PLL 通常由三部分组成：</p> <ol><li><p><strong>相位比较器（Phase Detector）</strong><br>
比较参考信号与反馈信号的相位差</p></li> <li><p><strong>环路滤波器（Loop Filter）</strong><br>
对相位误差信号进行平滑，避免剧烈抖动</p></li> <li><p><strong>压控振荡器（VCO）</strong><br>
根据控制信号调整输出频率</p></li></ol> <p>输出信号再经过分频后反馈到输入端，<br>
形成一个<strong>闭环反馈系统</strong>。</p> <hr> <h2 id="三、用于理解-pll-原理的示意代码"><a href="#三、用于理解-pll-原理的示意代码" class="header-anchor">#</a> 三、用于理解 PLL 原理的示意代码</h2> <p>需要强调的是：</p> <blockquote><p><strong>以下代码仅用于理解 PLL 的反馈调节思想，<br>
并不是真实可用的 PLL 实现。</strong></p></blockquote> <p>真实 FPGA 中的 PLL 必须通过厂商 IP 核实现。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> pll_model <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> ref_clk<span class="token punctuation">,</span>   <span class="token comment">// 参考时钟</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> rst<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>  vco_clk     <span class="token comment">// 模拟振荡器输出</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> phase_error<span class="token punctuation">;</span>  <span class="token comment">// 相位误差（示意）</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> control<span class="token punctuation">;</span>      <span class="token comment">// 控制量（示意）</span>

    <span class="token comment">// 相位比较（示意）</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> ref_clk <span class="token keyword">or</span> <span class="token keyword">posedge</span> rst<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>rst<span class="token punctuation">)</span>
            phase_error <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            phase_error <span class="token operator">&lt;=</span> phase_error <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// 假想存在相位差</span>
    <span class="token keyword">end</span>

    <span class="token comment">// 环路调节（示意）</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> ref_clk <span class="token keyword">or</span> <span class="token keyword">posedge</span> rst<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>rst<span class="token punctuation">)</span>
            control <span class="token operator">&lt;=</span> <span class="token number">8'd100</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
            control <span class="token operator">&lt;=</span> control <span class="token operator">-</span> phase_error<span class="token punctuation">;</span>
    <span class="token keyword">end</span>

    <span class="token comment">// 振荡器模型（示意）</span>
    <span class="token important">always</span> #<span class="token punctuation">(</span>control<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        vco_clk <span class="token operator">=</span> <span class="token operator">~</span>vco_clk<span class="token punctuation">;</span>
    <span class="token keyword">end</span>

<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br><span class="line-number">27</span><br><span class="line-number">28</span><br><span class="line-number">29</span><br><span class="line-number">30</span><br><span class="line-number">31</span><br></div></div><p>该示意模型体现的思想是：</p> <ul><li>输出信号会被反馈并参与比较</li> <li>比较结果影响振荡器行为</li> <li>系统目标是让输出逐步“贴近”输入</li></ul></div></div> <!----> <div class="page-edit"><!----> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2026/02/25, 13:50:14</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/FPGA_05/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">FPGA 05.IP 核的基本使用与注意事项</div></a> <a href="/pages/FPGA_07/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">FPGA 07.FIFO、ROM、RAM理解</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/FPGA_05/" class="prev">FPGA 05.IP 核的基本使用与注意事项</a></span> <span class="next"><a href="/pages/FPGA_07/">FPGA 07.FIFO、ROM、RAM理解</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2026
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.332f704a.js" defer></script><script src="/assets/js/2.e2bf2c87.js" defer></script><script src="/assets/js/23.b58a8675.js" defer></script>
  </body>
</html>
