{"Source Block": ["oh/elink/dv/elink_e16_model.v@5684:5699@HdlStmProcess", "\n   //##########################\n   //# mesh input busses\n   //##########################\n\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       access_reg <= 1'b0;\n     else if(clk_en)\n       if(~wait_int)\n\t access_reg <= access_in;\n      \n   always @ (posedge clk)\n     if(clk_en)\n       if(~wait_int & access_in)\n\t begin\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@5707:5722", "\n   //##########################\n   //# mesh output busses  \n   //##########################\n\n   always @ (posedge clk or posedge reset)\n     if(reset)\n       access_out <= 1'b0;\n     else if(clk_en)\n       if(!wait_in)\n\t access_out <= access;\n\n   always @ (posedge clk)\n     if (clk_en)\n       if(!wait_in & access)\n\t begin\n"]], "Diff Content": {"Delete": [[5689, "   always @ (posedge clk or posedge reset)\n"], [5690, "     if(reset)\n"], [5691, "       access_reg <= 1'b0;\n"], [5692, "     else if(clk_en)\n"], [5693, "       if(~wait_int)\n"], [5694, "\t access_reg <= access_in;\n"]], "Add": []}}