
*** Running vivado
    with args -log design_1_HoughLinesP_Core_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HoughLinesP_Core_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_HoughLinesP_Core_0_1.tcl -notrace
Command: synth_design -top design_1_HoughLinesP_Core_0_1 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 458.914 ; gain = 110.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_HoughLinesP_Core_0_1' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_HoughLinesP_Core_0_1/synth/design_1_HoughLinesP_Core_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_ctrl_s_axi' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b010100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_COLS_CTRL bound to: 6'b011100 
	Parameter ADDR_THRESH_DATA_0 bound to: 6'b100000 
	Parameter ADDR_THRESH_CTRL bound to: 6'b100100 
	Parameter ADDR_LINEGAP_DATA_0 bound to: 6'b101000 
	Parameter ADDR_LINEGAP_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ctrl_s_axi.v:217]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_ctrl_s_axi' (1#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Gfk' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Gfk.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 76800 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Gfk_memcore' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Gfk_memcore.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 153600 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Gfk_memcore_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Gfk_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 153600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Gfk_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Gfk_memcore_ram' (2#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Gfk_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Gfk_memcore' (3#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Gfk_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Gfk' (4#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Gfk.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Hfu' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Hfu.v:11]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 397 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Hfu_memcore' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Hfu_memcore.v:62]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 397 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Hfu_memcore_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Hfu_memcore.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 397 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Hfu_memcore.v:26]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Hfu_memcore_ram' (5#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Hfu_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Hfu_memcore' (6#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Hfu_memcore.v:62]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Hfu' (7#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Hfu.v:11]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit6_proc' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Block_Mat_exit6_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Block_Mat_exit6_proc.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit6_proc' (8#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Block_Mat_exit6_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/AXIvideo2Mat.v:103]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (9#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array2D' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2Array2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2Array2D.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array2D' (10#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2Array2D.v:10]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabilis' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:10]
	Parameter ap_ST_fsm_state1 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state19 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state20 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state23 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state24 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state25 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state26 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state27 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state28 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state29 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state30 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 156'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 156'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 156'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 156'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 156'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 156'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 156'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 156'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 156'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 156'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 156'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 156'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 156'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 156'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 156'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 156'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 156'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state133 bound to: 156'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state134 bound to: 156'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state135 bound to: 156'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state136 bound to: 156'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state137 bound to: 156'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state138 bound to: 156'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state139 bound to: 156'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state140 bound to: 156'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state141 bound to: 156'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state142 bound to: 156'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state143 bound to: 156'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state144 bound to: 156'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state145 bound to: 156'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state146 bound to: 156'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state147 bound to: 156'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state148 bound to: 156'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state149 bound to: 156'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state150 bound to: 156'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state151 bound to: 156'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state152 bound to: 156'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state153 bound to: 156'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state154 bound to: 156'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state155 bound to: 156'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state156 bound to: 156'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state157 bound to: 156'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state158 bound to: 156'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state159 bound to: 156'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state160 bound to: 156'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state161 bound to: 156'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state162 bound to: 156'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state163 bound to: 156'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state164 bound to: 156'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state165 bound to: 156'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state166 bound to: 156'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state167 bound to: 156'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state168 bound to: 156'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state169 bound to: 156'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state170 bound to: 156'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state171 bound to: 156'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state172 bound to: 156'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state173 bound to: 156'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state174 bound to: 156'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 156'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 156'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 156'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 156'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 156'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:249]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabipcA' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabipcA.v:43]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabipcA_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabipcA.v:9]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabipcA.v:21]
INFO: [Synth 8-3876] $readmem data file './HoughLinesProbabipcA_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabipcA.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabipcA_rom' (11#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabipcA.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabipcA' (12#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabipcA.v:43]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabircU' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabircU.v:43]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabircU_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabircU.v:9]
	Parameter DWIDTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabircU.v:21]
INFO: [Synth 8-3876] $readmem data file './HoughLinesProbabircU_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabircU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabircU_rom' (13#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabircU.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabircU' (14#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabircU.v:43]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabisc4' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabisc4.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 201780 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabisc4_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabisc4.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 201780 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabisc4.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabisc4_ram' (15#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabisc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabisc4' (16#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabisc4.v:66]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabitde' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabitde.v:46]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 76800 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabitde_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabitde.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 17 - type: integer 
	Parameter MEM_SIZE bound to: 76800 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabitde.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabitde_ram' (17#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabitde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabitde' (18#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabitde.v:46]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabiudo' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabiudo.v:66]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 360 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabiudo_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabiudo.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 360 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabiudo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabiudo_ram' (19#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabiudo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabiudo' (20#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabiudo.v:66]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabivdy' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabivdy.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 76800 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabivdy_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabivdy.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 17 - type: integer 
	Parameter MEM_SIZE bound to: 76800 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabivdy.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabivdy_ram' (21#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabivdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabivdy' (22#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabivdy.v:46]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabixdS' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabixdS.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesProbabixdS_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabixdS.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabixdS.v:25]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabixdS_ram' (23#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabixdS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabixdS' (24#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabixdS.v:58]
INFO: [Synth 8-6157] synthesizing module 'log_generic_float_s' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:36]
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatjbC' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatjbC.v:43]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatjbC_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatjbC.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatjbC.v:21]
INFO: [Synth 8-3876] $readmem data file './log_generic_floatjbC_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatjbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatjbC_rom' (25#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatjbC' (26#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatjbC.v:43]
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatkbM' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatkbM.v:43]
	Parameter DataWidth bound to: 49 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatkbM_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatkbM.v:9]
	Parameter DWIDTH bound to: 49 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './log_generic_floatkbM_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatkbM_rom' (27#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatkbM' (28#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatkbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatlbW' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatlbW.v:43]
	Parameter DataWidth bound to: 45 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatlbW_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatlbW.v:9]
	Parameter DWIDTH bound to: 45 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './log_generic_floatlbW_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatlbW.v:24]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatlbW_rom' (29#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatlbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatlbW' (30#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatlbW.v:43]
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatmb6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatmb6.v:43]
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatmb6_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatmb6.v:9]
	Parameter DWIDTH bound to: 42 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './log_generic_floatmb6_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatmb6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatmb6_rom' (31#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatmb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatmb6' (32#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatmb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatncg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatncg.v:43]
	Parameter DataWidth bound to: 37 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'log_generic_floatncg_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatncg.v:9]
	Parameter DWIDTH bound to: 37 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './log_generic_floatncg_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatncg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatncg_rom' (33#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_floatncg' (34#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatncg.v:43]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_ocq' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ocq.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_ocq_DSP48_2' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ocq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_ocq_DSP48_2' (35#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ocq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_ocq' (36#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ocq.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:2027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:2029]
INFO: [Synth 8-6155] done synthesizing module 'log_generic_float_s' (37#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_s' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:40]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_bkb' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_bkb.v:43]
	Parameter DataWidth bound to: 100 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_bkb_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_bkb.v:9]
	Parameter DWIDTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_bkb.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_bkb_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_bkb_rom' (38#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_bkb' (39#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_bkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_cud' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_cud.v:43]
	Parameter DataWidth bound to: 30 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_cud_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_cud.v:9]
	Parameter DWIDTH bound to: 30 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_cud.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_cud_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_cud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_cud_rom' (40#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_cud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_cud' (41#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_cud.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_dEe' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_dEe.v:43]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_dEe_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_dEe.v:9]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_dEe.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_dEe_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_dEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_dEe_rom' (42#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_dEe' (43#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_dEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_eOg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_eOg.v:43]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_eOg_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_eOg.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_eOg.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_eOg_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_eOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_eOg_rom' (44#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_eOg' (45#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_eOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_fYi' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_fYi' (46#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_g8j' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_g8j' (47#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_g8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_hbi' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_hbi.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_hbi_DSP48_0' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_hbi_DSP48_0' (48#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_hbi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_hbi' (49#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_hbi.v:14]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_ibs' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ibs.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_ibs_DSP48_1' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_ibs_DSP48_1' (50#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_ibs' (51#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_ibs.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:931]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:975]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_s' (52#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'sqrt_fixed_32_32_s' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:393]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:614]
INFO: [Synth 8-6155] done synthesizing module 'sqrt_fixed_32_32_s' (53#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_zec' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_zec.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HoughLinesP_Core_ap_fmul_0_max_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fmul_0_max_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'HoughLinesP_Core_ap_fmul_0_max_dsp_32' (69#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_zec' (70#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_zec.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Aem' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Aem.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HoughLinesP_Core_ap_uitofp_0_no_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_uitofp_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_uitofp_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'HoughLinesP_Core_ap_uitofp_0_no_dsp_32' (80#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_uitofp_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Aem' (81#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Aem.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Bew' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Bew.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HoughLinesP_Core_ap_sitofp_0_no_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_sitofp_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_sitofp_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'HoughLinesP_Core_ap_sitofp_0_no_dsp_32' (82#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_sitofp_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Bew' (83#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Bew.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_CeG' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_CeG.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HoughLinesP_Core_ap_fpext_0_no_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'HoughLinesP_Core_ap_fpext_0_no_dsp_32' (86#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_CeG' (87#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_CeG.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_DeQ' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_DeQ.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'HoughLinesP_Core_ap_fcmp_0_no_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'HoughLinesP_Core_ap_fcmp_0_no_dsp_32' (92#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/ip/HoughLinesP_Core_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_DeQ' (93#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_DeQ.v:11]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Ee0' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Ee0_div' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Ee0_div_u' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Ee0_div_u' (94#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Ee0_div' (95#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:90]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Ee0' (96#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:182]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Ffa' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ffa.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 34 - type: integer 
	Parameter din0_WIDTH bound to: 30 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Ffa_div' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ffa.v:90]
	Parameter in0_WIDTH bound to: 30 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesP_Core_Ffa_div_u' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ffa.v:10]
	Parameter in0_WIDTH bound to: 30 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 30 - type: integer 
	Parameter cal_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Ffa_div_u' (97#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ffa.v:10]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Ffa_div' (98#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ffa.v:90]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core_Ffa' (99#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ffa.v:182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5218]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5232]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5252]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_5575_pp3_iter5_reg_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2619]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_5575_pp3_iter4_reg_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2618]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_6_reg_6038_pp5_iter5_reg_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2654]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_6_reg_6038_pp5_iter4_reg_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2653]
WARNING: [Synth 8-6014] Unused sequential element is_neg_1_reg_5710_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesProbabilis' (100#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:10]
INFO: [Synth 8-6157] synthesizing module 'Array2Mat' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Array2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Array2Mat.v:88]
INFO: [Synth 8-6155] done synthesizing module 'Array2Mat' (101#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Array2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2AXIvideo.v:261]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2AXIvideo.v:287]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2AXIvideo.v:313]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2AXIvideo.v:375]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (102#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (103#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (104#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (105#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (106#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d5_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d5_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d5_A_shiftReg' (107#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d5_A' (108#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d5_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d5_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d5_A_shiftReg' (109#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d5_A' (110#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (111#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (112#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (113#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (114#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (115#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (116#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A_shiftReg' (117#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A' (118#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2ArrIfE' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2ArrIfE.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2ArrIfE_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2ArrIfE.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2ArrIfE_shiftReg' (119#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2ArrIfE.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2ArrIfE' (120#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2ArrIfE.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIJfO' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2AXIJfO.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIJfO_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2AXIJfO.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIJfO_shiftReg' (121#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2AXIJfO.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIJfO' (122#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2AXIJfO.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core.v:815]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit6_proc_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core.v:823]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesP_Core' (123#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HoughLinesP_Core_0_1' (124#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_HoughLinesP_Core_0_1/synth/design_1_HoughLinesP_Core_0_1.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CE
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 715.074 ; gain = 366.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 715.074 ; gain = 366.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 715.074 ; gain = 366.648
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_HoughLinesP_Core_0_1/constraints/HoughLinesP_Core_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_HoughLinesP_Core_0_1/constraints/HoughLinesP_Core_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_HoughLinesP_Core_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_HoughLinesP_Core_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1250.445 ; gain = 4.148
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1250.445 ; gain = 902.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1250.445 ; gain = 902.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_HoughLinesP_Core_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1250.445 ; gain = 902.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'HoughLinesP_Core_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'HoughLinesP_Core_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_218_reg' and it is trimmed from '18' to '17' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2Array2D.v:203]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_204_reg' and it is trimmed from '12' to '11' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/Mat2Array2D.v:197]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatkbM.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatmb6.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_floatncg.v:33]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_r_exp_lcssa_reg_470_reg[6:0]' into 'ap_phi_reg_pp0_iter1_r_exp1_reg_694_reg[6:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:934]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_r_exp_lcssa_reg_470_reg[6:0]' into 'ap_phi_reg_pp0_iter2_r_exp1_reg_694_reg[6:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:943]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_r_exp_lcssa_reg_470_reg[6:0]' into 'ap_phi_reg_pp0_iter3_r_exp1_reg_694_reg[6:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:951]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_r_exp_lcssa_reg_470_reg[6:0]' into 'ap_phi_reg_pp0_iter4_r_exp1_reg_694_reg[6:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:960]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_r_exp_lcssa_reg_470_reg[6:0]' into 'ap_phi_reg_pp0_iter5_r_exp1_reg_694_reg[6:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:968]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_r_exp_lcssa_reg_470_reg[6:0]' into 'ap_phi_reg_pp0_iter6_r_exp1_reg_694_reg[6:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:976]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_r_exp1_reg_694_reg[6:0]' into 'ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470_reg[6:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:679]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter7_r_exp1_reg_694_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:679]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_r_exp_lcssa_reg_470_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:934]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter2_r_exp_lcssa_reg_470_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:943]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter3_r_exp_lcssa_reg_470_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:951]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter4_r_exp_lcssa_reg_470_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:960]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter5_r_exp_lcssa_reg_470_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:968]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter6_r_exp_lcssa_reg_470_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:976]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_4_reg_2251_reg' and it is trimmed from '32' to '31' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1068]
INFO: [Synth 8-5546] ROM "tmp_fu_960_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_966_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_984_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element b_frac_tilde_inverse_reg_2241_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:988]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1927]
INFO: [Synth 8-5546] ROM "tmp_fu_960_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_966_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_984_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_phi_reg_pp0_iter2_tmp_22_reg_451" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_phi_reg_pp0_iter2_tmp_22_reg_451" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_mux_cast_cast_fu_1971_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_3_fu_1994_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_fu_1985_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5545] ROM "tmp_68_i1_fu_993_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_1043_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_20_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:865]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_17_reg_1294_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:570]
WARNING: [Synth 8-6014] Unused sequential element Med_V_reg_1227_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:595]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
INFO: [Synth 8-5545] ROM "tmp_68_i1_fu_993_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_3_i_fu_1043_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_20_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_cast_cast_cast_fu_1086_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_240_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'line_end_y_addr_reg_5833_reg[0:0]' into 'line_end_x_addr_reg_5838_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2797]
INFO: [Synth 8-4471] merging register 'p_Result_124_reg_5227_reg[53:52]' into 'p_Result_123_reg_5159_reg[53:52]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:4688]
INFO: [Synth 8-4471] merging register 'p_Result_102_reg_5760_reg[15:2]' into 'p_Result_97_reg_5735_reg[15:2]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5270]
INFO: [Synth 8-4471] merging register 'p_Val2_62_cast_i_reg_6027_reg[48:48]' into 'p_Val2_42_cast_i_reg_5564_reg[48:48]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5883]
INFO: [Synth 8-4471] merging register 'x_assign_8_reg_5595_reg[31:0]' into 't_V_10_reg_5600_reg[31:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2943]
INFO: [Synth 8-4471] merging register 'x_assign_s_reg_6058_reg[31:0]' into 't_V_18_reg_6063_reg[31:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2952]
WARNING: [Synth 8-6014] Unused sequential element line_end_y_addr_reg_5833_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2797]
WARNING: [Synth 8-6014] Unused sequential element x_assign_8_reg_5595_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2943]
WARNING: [Synth 8-6014] Unused sequential element x_assign_s_reg_6058_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2952]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5665]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:6058]
WARNING: [Synth 8-3936] Found unconnected internal register 'total_5_i_reg_1099_reg' and it is trimmed from '32' to '16' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:3001]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_233_reg_5924_reg' and it is trimmed from '30' to '7' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2977]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_end_x_load_1_reg_5888_reg' and it is trimmed from '32' to '16' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2803]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_end_x_load_2_reg_5893_reg' and it is trimmed from '32' to '16' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2804]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_103_reg_5559_reg' and it is trimmed from '48' to '32' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2761]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_26_reg_5790_reg' and it is trimmed from '32' to '23' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2894]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_27_reg_6048_reg' and it is trimmed from '32' to '23' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2901]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_25_reg_5780_reg' and it is trimmed from '32' to '23' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2887]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_24_reg_5585_reg' and it is trimmed from '32' to '23' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2880]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_128_reg_6022_reg' and it is trimmed from '48' to '32' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2751]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_33_reg_5303_reg' and it is trimmed from '12' to '11' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2989]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_4_reg_5745_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2703]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_5720_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2701]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_6_reg_6038_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2846]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_5575_reg' and it is trimmed from '32' to '8' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2853]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond8_i_fu_4209_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2089_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_114_i_fu_2083_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_1208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_1220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_i_fu_2599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_i_fu_3962_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_4361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_154_i_fu_1460_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_95_i_fu_1316_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp5_fu_3370_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp6_fu_3519_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_138_i_fu_3288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_107_i_fu_1583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_162_i_fu_1800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_256_i_fu_4433_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_135_i_fu_2671_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp7_fu_4530_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_2768_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_173_i_fu_3623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_i_fu_2172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_i_fu_2167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_3846_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_3864_p2" won't be mapped to RAM because it is too sparse
DSP Debug: swapped A/B pins for adder 000002A744D0CAA0
DSP Debug: swapped A/B pins for adder 000002A744D0CAA0
DSP Debug: swapped A/B pins for adder 000002A744D0D460
DSP Debug: swapped A/B pins for adder 000002A744D0B840
DSP Debug: swapped A/B pins for adder 000002A744D0B840
DSP Debug: swapped A/B pins for adder 000002A744D0DB80
INFO: [Synth 8-5544] ROM "exitcond8_i_fu_4209_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2089_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_114_i_fu_2083_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_1208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_1220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_i_fu_2599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_i_fu_3962_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i_fu_4361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_154_i_fu_1460_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_95_i_fu_1316_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp5_fu_3370_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp6_fu_3519_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_138_i_fu_3288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_107_i_fu_1583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_162_i_fu_1800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_256_i_fu_4433_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_135_i_fu_2671_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp7_fu_4530_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_2768_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_173_i_fu_3623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_i_fu_2172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_i_fu_2167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_3846_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_3864_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp83_cast_cast_fu_3692_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp84_cast_cast_fu_3760_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n7_0_max_n_i_fu_3242_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp86_cast_cast_fu_4645_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_cast_cast_fu_2883_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_1158_p1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp32_V_15_fu_3649_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp32_V_9_fu_3616_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_2287_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_i_fu_2287_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w1_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/fifo_w10_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/start_for_Mat2AXIJfO.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'HoughLinesP_Core_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'HoughLinesP_Core_ctrl_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 1250.445 ; gain = 902.020
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_zec_U54/HoughLinesP_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_zec_U54/HoughLinesP_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_zec_U54/HoughLinesP_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_zec_U54/HoughLinesP_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized22) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized1) to 'HoughLinesP_Core_Aem:/HoughLinesP_Core_ap_uitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[2].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized22) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized15) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized15) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_Bew_U57/HoughLinesP_Core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_CeG:/HoughLinesP_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_CeG:/HoughLinesP_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_CeG:/HoughLinesP_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_CeG:/HoughLinesP_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'HoughLinesP_Core_CeG:/HoughLinesP_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'HoughLinesP_Core_CeG:/HoughLinesP_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'inst/HoughLinesProbabilis_U0/HoughLinesP_Core_DeQ_U60/HoughLinesP_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |HoughLinesProbabilis__GB0 |           1|     25968|
|2     |HoughLinesProbabilis__GB1 |           1|      9062|
|3     |HoughLinesProbabilis__GB2 |           1|      9272|
|4     |HoughLinesProbabilis__GB3 |           1|     15048|
|5     |HoughLinesP_Core__GC0     |           1|      5671|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "icmp4_fu_2768_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp7_fu_4530_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond7_i_fu_3962_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_i_fu_2172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_i_fu_2167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2089_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_114_i_fu_2083_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_162_i_fu_1800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_154_i_fu_1460_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_1364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_107_i_fu_1583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_135_i_fu_2671_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_95_i_fu_1316_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_256_i_fu_4433_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5032]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5068]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5052]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5074]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_100_reg_5537_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2907]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_23_reg_5543_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2908]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_24_reg_6006_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2915]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_125_reg_6000_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2914]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_reg_5498_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2517]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_4_reg_5503_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2516]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_6_reg_5966_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2524]
WARNING: [Synth 8-6014] Unused sequential element OP1_V_5_reg_5961_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:2523]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5032]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5032]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5068]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5068]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5052]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5052]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5074]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5074]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/ap_CS_fsm_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/ap_CS_fsm_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:464]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_1138/ap_enable_reg_pp0_iter5_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:512]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_1138/ap_enable_reg_pp0_iter6_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:522]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_1138/ap_enable_reg_pp0_iter7_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:532]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_1123/ap_CS_fsm_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:464]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_1123/ap_enable_reg_pp0_iter5_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:512]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_1123/ap_enable_reg_pp0_iter6_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:522]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_1123/ap_enable_reg_pp0_iter7_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:532]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '13' to '12' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '13' to '12' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_68_i1_fu_993_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_3_i_fu_1043_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_22_fu_502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_21_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_20_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1123/tmp_68_i1_fu_993_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1123/tmp_3_i_fu_1043_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1123/tmp_22_fu_502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1123/tmp_21_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1123/tmp_20_fu_497_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:899]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:857]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element HoughLinesP_Core_Ee0_div_U/quot_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:161]
WARNING: [Synth 8-3936] Found unconnected internal register 'HoughLinesP_Core_Ee0_div_U/HoughLinesP_Core_Ee0_div_u_0/sign0_reg' and it is trimmed from '2' to '1' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesP_Core_Ee0.v:46]
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp4_fu_2768_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp7_fu_4530_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_1247_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_i_fu_2172_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_i_fu_2167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_2089_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_114_i_fu_2083_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_154_i_fu_1460_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_162_i_fu_1800_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_1508_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_135_i_fu_2671_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_256_i_fu_4433_p2" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_95_i_fu_1316_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_107_i_fu_1583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1364_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5032]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5032]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5068]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5068]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5052]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5052]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5074]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/HoughLinesProbabilis.v:5074]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:600]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_pp0_iter1_reg_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_pp0_iter1_reg_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:601]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/closepath_reg_1211_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/closepath_reg_1211_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:596]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/closepath_reg_1211_pp0_iter1_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/closepath_reg_1211_pp0_iter1_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:597]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/closepath_reg_1211_pp0_iter2_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/closepath_reg_1211_pp0_iter2_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:549]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_38_reg_1222_reg[3:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_38_reg_1222_reg[3:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:606]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/loc_V_1_reg_1205_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:600]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/loc_V_1_reg_1205_pp0_iter1_reg_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_pp0_iter1_reg_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:601]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/loc_V_1_reg_1205_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:600]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/loc_V_1_reg_1205_pp0_iter1_reg_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_1_reg_1205_pp0_iter1_reg_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:601]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/loc_V_reg_1198_reg[7:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_reg_1198_reg[7:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:602]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/loc_V_reg_1198_pp0_iter1_reg_reg[7:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_reg_1198_pp0_iter1_reg_reg[7:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:603]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/loc_V_reg_1198_pp0_iter2_reg_reg[7:0]' into 'grp_sin_or_cos_float_s_fu_1138/loc_V_reg_1198_pp0_iter2_reg_reg[7:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:559]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/p_Result_22_reg_1192_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/p_Result_22_reg_1192_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:604]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/p_Result_22_reg_1192_pp0_iter1_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/p_Result_22_reg_1192_pp0_iter1_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:605]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/p_Result_22_reg_1192_pp0_iter2_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/p_Result_22_reg_1192_pp0_iter2_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:563]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/p_Result_22_reg_1192_pp0_iter3_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/p_Result_22_reg_1192_pp0_iter3_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:564]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_22_reg_1280_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_22_reg_1280_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:584]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_21_reg_1243_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_21_reg_1243_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:579]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_20_reg_1274_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_20_reg_1274_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:575]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_22_reg_1280_pp0_iter4_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_22_reg_1280_pp0_iter4_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:585]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_21_reg_1243_pp0_iter3_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_21_reg_1243_pp0_iter3_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:580]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_20_reg_1274_pp0_iter4_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_20_reg_1274_pp0_iter4_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:576]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_22_reg_1280_pp0_iter5_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_22_reg_1280_pp0_iter5_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:586]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_21_reg_1243_pp0_iter4_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_21_reg_1243_pp0_iter4_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:581]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_20_reg_1274_pp0_iter5_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_20_reg_1274_pp0_iter5_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:577]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_22_reg_1280_pp0_iter6_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_22_reg_1280_pp0_iter6_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:587]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_21_reg_1243_pp0_iter5_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_21_reg_1243_pp0_iter5_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:582]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_20_reg_1274_pp0_iter6_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_20_reg_1274_pp0_iter6_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:578]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_1123/tmp_21_reg_1243_pp0_iter6_reg_reg[0:0]' into 'grp_sin_or_cos_float_s_fu_1138/tmp_21_reg_1243_pp0_iter6_reg_reg[0:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/sin_or_cos_float_s.v:583]
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_68_i1_fu_993_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_3_i_fu_1043_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_22_fu_502_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_21_fu_372_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_1138/tmp_20_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1123/tmp_68_i1_fu_993_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "grp_sin_or_cos_float_s_fu_1123/tmp_3_i_fu_1043_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "exitcond_i_fu_4361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_3846_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_3864_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_138_i_fu_3288_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_173_i_fu_3623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_i_fu_2599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp6_fu_3519_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_1220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_1208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5545] ROM "icmp5_fu_3370_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_fu_960_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1915]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1947]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1889]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8829/hdl/verilog/log_generic_float_s.v:1907]
WARNING: [Synth 8-115] binding instance 'i_4_138' in module 'partition' to reference 'logic__5431' which has no pins
INFO: [Synth 8-3971] The signal trigtab_V_U/HoughLinesProbabiudo_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal accum_U/HoughLinesProbabisc4_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lines_U/gen_buffer[0].HoughLinesP_Core_Hfu_memcore_U/HoughLinesP_Core_Hfu_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lines_U/gen_buffer[1].HoughLinesP_Core_Hfu_memcore_U/HoughLinesP_Core_Hfu_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[1]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[2]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[3]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[4]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[5]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[6]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[7]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[8]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[9]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[10]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[11]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[12]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U/dividend0_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U /\dividend0_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[8]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[9]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[10]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[11]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[12]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[13]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[0]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[1]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[2]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[3]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[4]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[5]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[6]' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U/dividend0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U /\dividend0_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__42' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__43' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__44' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__45' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__46' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__14' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__47' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__15' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__48' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__49' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__17' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__50' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__18' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__51' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__19' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__52' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__20' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__53' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__21' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__54' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__55' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__23' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__56' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__24' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__57' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__25' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__58' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__26' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__59' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__27' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__60' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__28' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__61' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__29' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__41'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__48' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__49' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__17' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__50' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__18' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__51' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__19' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__52' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__20' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__53' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__21' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__54' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__55' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__23' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__56' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__24' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__57' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__25' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__58' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__26' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__59' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__27' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__60' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__28' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__61' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__29' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__62' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__47'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__30' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__15'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__36' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__47'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__4' (FDE) to 'inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_mux_sel__15'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\p_Result_123_reg_5159_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\man_V_1_reg_5164_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\p_Result_123_reg_5159_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\p_Result_123_reg_5159_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_Bew_U57/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\p_Val2_42_cast_i_reg_5564_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_zec_U54/\din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_zec_U54/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/HoughLinesP_Core_zec_U54/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_233_reg_5924_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_233_reg_5924_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_33_reg_5303_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_33_reg_5303_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_33_reg_5303_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_33_reg_5303_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_33_reg_5303_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\tmp_33_reg_5303_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U /\HoughLinesP_Core_Ffa_div_u_0/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U /\HoughLinesP_Core_Ffa_div_u_0/dividend0_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[22]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (din1_buf1_reg[19]) is unused and will be removed from module HoughLinesP_Core_zec.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module HoughLinesP_Core_Bew.
WARNING: [Synth 8-3332] Sequential element (HoughLinesP_Core_Ee0_div_U/done_reg) is unused and will be removed from module HoughLinesP_Core_Ee0.
WARNING: [Synth 8-3332] Sequential element (dividend0_reg[7]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (HoughLinesP_Core_Ffa_div_u_0/dividend0_reg[7]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (HoughLinesP_Core_Ffa_div_u_0/remd_tmp_reg[29]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (HoughLinesP_Core_Ffa_div_u_0/sign0_reg[0]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[29]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[28]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[27]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[26]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[25]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[24]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[23]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[22]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[21]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[20]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[19]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[18]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[17]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[16]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[15]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[14]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[13]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[12]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[11]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[10]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[9]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[8]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[7]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[6]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[5]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
WARNING: [Synth 8-3332] Sequential element (remd_reg[4]) is unused and will be removed from module HoughLinesP_Core_Ffa_div__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/do_cos_read_reg_1185_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/do_cos_read_reg_1185_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/second_order_float_s_U /\sin_or_cos_float_eOg_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/second_order_float_s_U /\sin_or_cos_float_eOg_rom_U/q0_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/do_cos_read_reg_1185_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/do_cos_read_reg_1185_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1123/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_2/\grp_sin_or_cos_float_s_fu_1138/do_cos_read_reg_1185_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\HoughLinesP_Core_Aem_U55/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\HoughLinesP_Core_Aem_U56/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\p_Result_97_reg_5735_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\msb_idx_3_reg_5725_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\icmp5_reg_5730_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\max_n_i_reg_835_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_phi_reg_pp0_iter1_p_in_reg_917_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\p_Val2_4_reg_2251_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/\grp_sqrt_fixed_32_32_s_fu_1153/x_l_I_1_6_reg_1554_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_phi_reg_pp0_iter2_p_in_reg_917_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/\grp_sqrt_fixed_32_32_s_fu_1153/x_l_I_1_6_reg_1554_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_phi_reg_pp0_iter3_p_in_reg_917_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/\grp_sqrt_fixed_32_32_s_fu_1153/res_I_1_10_reg_1571_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_phi_reg_pp0_iter4_p_in_reg_917_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_phi_reg_pp0_iter5_p_in_reg_917_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_phi_reg_pp0_iter6_p_in_reg_917_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_4/grp_log_generic_float_s_fu_1108/\ap_phi_reg_pp0_iter7_p_in_reg_917_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Array2Mat_U0/r_V_cast_cast_reg_202_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Array2Mat_U0/r_V_cast_cast_reg_202_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Array2Mat_U0/r_V_cast_cast_reg_202_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Array2Mat_U0/r_V_cast_cast_reg_202_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Mat2Array2D_U0/tmp_16_reg_204_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Mat2Array2D_U0/tmp_16_reg_204_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Mat2Array2D_U0/tmp_16_reg_204_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Mat2Array2D_U0/tmp_16_reg_204_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Mat2Array2D_U0/tmp_16_reg_204_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Mat2Array2D_U0/tmp_16_reg_204_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Array2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_4_0/\Block_Mat_exit6_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_4_0/\Block_Mat_exit6_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\HoughLinesP_Core_Ffa_U63/HoughLinesP_Core_Ffa_div_U /\HoughLinesP_Core_Ffa_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\HoughLinesP_Core_Ffa_U62/HoughLinesP_Core_Ffa_div_U /\HoughLinesP_Core_Ffa_div_u_0/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\p_i_cast_reg_5405_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_1/\man_V_1_reg_5164_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\tmp32_V_15_reg_5775_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\tmp32_V_9_reg_5765_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesProbabilis_U0i_4_3/\HoughLinesP_Core_Aem_U56/din0_buf1_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:19 . Memory (MB): peak = 1302.938 ; gain = 954.512
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/i_4_0/mask_val_U/HoughLinesProbabitde_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/i_4_0/mask_val_U/HoughLinesProbabitde_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/i_4_1/trigtab_V_U/HoughLinesProbabiudo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/i_4_1/trigtab_V_U/HoughLinesProbabiudo_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_0__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_1__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_2__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_3__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_4__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_5__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_6__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_7__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_8__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_9__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_10__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_11__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_12__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_13__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_14__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_15__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_16__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_17__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_18__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_19__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_20__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_21__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_22__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_23__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_24__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_25__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_26__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_27__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_28__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_29__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_30__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_x_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_31__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesProbabilis_U0i_4_1/pt_buf_data_y_U/i_4_0/HoughLinesProbabivdy_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |HoughLinesProbabilis__GB0 |           1|     13910|
|2     |HoughLinesProbabilis__GB1 |           1|      9694|
|3     |HoughLinesProbabilis__GB2 |           1|      5581|
|4     |HoughLinesProbabilis__GB3 |           1|      7252|
|5     |HoughLinesP_Core__GC0     |           1|      3558|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:31 . Memory (MB): peak = 1303.570 ; gain = 955.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:37 . Memory (MB): peak = 1361.215 ; gain = 1012.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |HoughLinesProbabilis__GB0 |           1|     13910|
|2     |HoughLinesProbabilis__GB1 |           1|      9694|
|3     |HoughLinesProbabilis__GB2 |           1|      5581|
|4     |HoughLinesProbabilis__GB3 |           1|      7252|
|5     |HoughLinesP_Core__GC0     |           1|      3558|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:02:49 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[31] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[31]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[30] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[30]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[29] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[29]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[28] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[28]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[27] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[27]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[26] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[26]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[25] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[25]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[24] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[24]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[23] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[23]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[22] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[22]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[21] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[21]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[20] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[20]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[19] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[19]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[18] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[18]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[17] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[17]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[16] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[16]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[15] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[15]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[14] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[14]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[13] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[13]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[12] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[12]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[11] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[11]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[10] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[10]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[9] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[9]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[8] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[8]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[7] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[7]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[6] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[6]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[5] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[5]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[4] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[4]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[3] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[3]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[2] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[2]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[1] is being inverted and renamed to HoughLinesProbabilis_U0/dx0_2_i_reg_1003_reg[1]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[31] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[31]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[30] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[30]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[29] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[29]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[28] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[28]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[27] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[27]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[26] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[26]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[25] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[25]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[24] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[24]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[23] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[23]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[22] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[22]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[21] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[21]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[20] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[20]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[19] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[19]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[18] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[18]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[17] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[17]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[16] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[16]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[15] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[15]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[14] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[14]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[13] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[13]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[12] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[12]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[11] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[11]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[10] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[10]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[9] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[9]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[8] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[8]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[7] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[7]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[6] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[6]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[5] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[5]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[4] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[4]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[3] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[3]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[2] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[2]_inv.
INFO: [Synth 8-5365] Flop HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[1] is being inverted and renamed to HoughLinesProbabilis_U0/dy0_2_i_reg_1014_reg[1]_inv.
INFO: [Synth 8-6064] Net \HoughLinesProbabilis_U0/pt_buf_data_x_address0 [15] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:42 ; elapsed = 00:02:55 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:02:55 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:02:55 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   933|
|2     |DSP48E1     |     1|
|3     |DSP48E1_1   |     1|
|4     |DSP48E1_10  |     1|
|5     |DSP48E1_11  |     1|
|6     |DSP48E1_12  |     1|
|7     |DSP48E1_13  |     1|
|8     |DSP48E1_14  |     4|
|9     |DSP48E1_15  |     1|
|10    |DSP48E1_2   |     1|
|11    |DSP48E1_3   |     4|
|12    |DSP48E1_4   |     2|
|13    |DSP48E1_5   |     2|
|14    |DSP48E1_6   |     2|
|15    |DSP48E1_7   |     8|
|16    |DSP48E1_8   |    13|
|17    |DSP48E1_9   |     4|
|18    |LUT1        |  1023|
|19    |LUT2        |  1782|
|20    |LUT3        |  2206|
|21    |LUT4        |  2138|
|22    |LUT5        |  2030|
|23    |LUT6        |  3715|
|24    |MUXCY       |   466|
|25    |MUXF7       |   285|
|26    |MUXF8       |    94|
|27    |RAM16X1D    |    64|
|28    |RAMB18E1    |     1|
|29    |RAMB18E1_10 |     1|
|30    |RAMB18E1_11 |     1|
|31    |RAMB18E1_3  |     1|
|32    |RAMB18E1_4  |     1|
|33    |RAMB18E1_7  |     2|
|34    |RAMB18E1_8  |     1|
|35    |RAMB18E1_9  |     1|
|36    |RAMB36E1    |    65|
|37    |RAMB36E1_1  |    65|
|38    |RAMB36E1_2  |    65|
|39    |RAMB36E1_3  |   112|
|40    |RAMB36E1_4  |   112|
|41    |RAMB36E1_5  |    40|
|42    |SRL16E      |   241|
|43    |SRLC32E     |     3|
|44    |XORCY       |   239|
|45    |FDRE        |  6525|
|46    |FDSE        |    56|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:02:55 . Memory (MB): peak = 1436.922 ; gain = 1088.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:02:30 . Memory (MB): peak = 1436.922 ; gain = 553.125
Synthesis Optimization Complete : Time (s): cpu = 00:02:42 ; elapsed = 00:02:55 . Memory (MB): peak = 1436.922 ; gain = 1088.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2596 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 120 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
990 Infos, 426 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:06 . Memory (MB): peak = 1445.609 ; gain = 1108.656
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_HoughLinesP_Core_0_1_synth_1/design_1_HoughLinesP_Core_0_1.dcp' has been generated.
