// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _GaussianBlur_HH_
#define _GaussianBlur_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "GaussianBlur_lineeOg.h"

namespace ap_rtl {

struct GaussianBlur : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<8> > fifo1_dout;
    sc_in< sc_logic > fifo1_empty_n;
    sc_out< sc_logic > fifo1_read;
    sc_out< sc_lv<8> > fifo2_din;
    sc_in< sc_logic > fifo2_full_n;
    sc_out< sc_logic > fifo2_write;


    // Module declarations
    GaussianBlur(sc_module_name name);
    SC_HAS_PROCESS(GaussianBlur);

    ~GaussianBlur();

    sc_trace_file* mVcdFile;

    GaussianBlur_lineeOg* line_buf_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > fifo1_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1302;
    sc_signal< sc_logic > fifo2_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1302_pp0_iter2_reg;
    sc_signal< sc_lv<11> > xi_0_i_reg_238;
    sc_signal< sc_lv<1> > icmp_ln150_fu_249_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > yi_fu_255_p2;
    sc_signal< sc_lv<11> > yi_reg_1297;
    sc_signal< sc_lv<1> > icmp_ln151_fu_261_p2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln151_reg_1302_pp0_iter1_reg;
    sc_signal< sc_lv<11> > xi_fu_267_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<11> > line_buf_addr_reg_1311;
    sc_signal< sc_lv<8> > window_buf_1_1_6_reg_1317;
    sc_signal< sc_lv<8> > window_buf_1_2_1_reg_1322;
    sc_signal< sc_lv<8> > window_buf_2_2_1_reg_1328;
    sc_signal< sc_lv<8> > window_buf_3_2_1_reg_1334;
    sc_signal< sc_lv<14> > add_ln182_4_fu_511_p2;
    sc_signal< sc_lv<14> > add_ln182_4_reg_1340;
    sc_signal< sc_lv<15> > add_ln182_8_fu_791_p2;
    sc_signal< sc_lv<15> > add_ln182_8_reg_1345;
    sc_signal< sc_lv<14> > add_ln182_12_fu_807_p2;
    sc_signal< sc_lv<14> > add_ln182_12_reg_1350;
    sc_signal< sc_lv<14> > add_ln182_18_fu_843_p2;
    sc_signal< sc_lv<14> > add_ln182_18_reg_1355;
    sc_signal< sc_lv<12> > add_ln182_22_fu_879_p2;
    sc_signal< sc_lv<12> > add_ln182_22_reg_1360;
    sc_signal< sc_lv<8> > trunc_ln_reg_1365;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state4;
    sc_signal< sc_lv<11> > line_buf_address0;
    sc_signal< sc_logic > line_buf_ce0;
    sc_signal< sc_lv<40> > line_buf_q0;
    sc_signal< sc_logic > line_buf_ce1;
    sc_signal< sc_logic > line_buf_we1;
    sc_signal< sc_lv<40> > line_buf_d1;
    sc_signal< sc_lv<11> > yi_0_i_reg_227;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > zext_ln160_fu_273_p1;
    sc_signal< sc_lv<8> > window_buf_0_1_fu_114;
    sc_signal< sc_lv<8> > window_buf_0_1_5_fu_118;
    sc_signal< sc_lv<8> > window_buf_0_2_fu_122;
    sc_signal< sc_lv<8> > window_buf_0_3_fu_126;
    sc_signal< sc_lv<8> > window_buf_0_4_fu_338_p4;
    sc_signal< sc_lv<8> > window_buf_1_1_fu_130;
    sc_signal< sc_lv<8> > window_buf_1_1_5_fu_134;
    sc_signal< sc_lv<8> > window_buf_1_2_fu_138;
    sc_signal< sc_lv<8> > window_buf_1_3_fu_142;
    sc_signal< sc_lv<8> > window_buf_1_4_fu_348_p4;
    sc_signal< sc_lv<8> > window_buf_2_1_fu_146;
    sc_signal< sc_lv<8> > window_buf_2_1_5_fu_150;
    sc_signal< sc_lv<8> > window_buf_2_2_fu_154;
    sc_signal< sc_lv<8> > window_buf_2_3_fu_158;
    sc_signal< sc_lv<8> > window_buf_2_4_fu_358_p4;
    sc_signal< sc_lv<8> > window_buf_3_1_fu_162;
    sc_signal< sc_lv<8> > window_buf_3_1_1_fu_166;
    sc_signal< sc_lv<8> > window_buf_3_2_fu_170;
    sc_signal< sc_lv<8> > window_buf_3_3_fu_174;
    sc_signal< sc_lv<8> > window_buf_3_4_fu_368_p4;
    sc_signal< sc_lv<8> > window_buf_4_1_fu_178;
    sc_signal< sc_lv<8> > window_buf_4_1_1_fu_182;
    sc_signal< sc_lv<8> > window_buf_4_2_fu_186;
    sc_signal< sc_lv<8> > window_buf_4_3_fu_190;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_fu_378_p4;
    sc_signal< sc_lv<10> > shl_ln_fu_401_p3;
    sc_signal< sc_lv<11> > zext_ln182_fu_397_p1;
    sc_signal< sc_lv<11> > zext_ln182_1_fu_409_p1;
    sc_signal< sc_lv<11> > add_ln182_fu_413_p2;
    sc_signal< sc_lv<11> > shl_ln182_1_fu_423_p3;
    sc_signal< sc_lv<9> > shl_ln182_2_fu_435_p3;
    sc_signal< sc_lv<12> > zext_ln182_3_fu_431_p1;
    sc_signal< sc_lv<12> > zext_ln182_4_fu_443_p1;
    sc_signal< sc_lv<12> > sub_ln182_fu_447_p2;
    sc_signal< sc_lv<13> > zext_ln182_2_fu_419_p1;
    sc_signal< sc_lv<13> > sext_ln182_fu_453_p1;
    sc_signal< sc_lv<13> > add_ln182_1_fu_457_p2;
    sc_signal< sc_lv<10> > shl_ln182_3_fu_467_p3;
    sc_signal< sc_lv<10> > shl_ln182_4_fu_483_p3;
    sc_signal< sc_lv<14> > zext_ln182_5_fu_475_p1;
    sc_signal< sc_lv<14> > sext_ln182_1_fu_463_p1;
    sc_signal< sc_lv<11> > zext_ln182_6_fu_479_p1;
    sc_signal< sc_lv<11> > zext_ln182_7_fu_491_p1;
    sc_signal< sc_lv<11> > add_ln182_3_fu_501_p2;
    sc_signal< sc_lv<14> > add_ln182_2_fu_495_p2;
    sc_signal< sc_lv<14> > zext_ln182_8_fu_507_p1;
    sc_signal< sc_lv<12> > shl_ln182_8_fu_517_p3;
    sc_signal< sc_lv<10> > shl_ln182_9_fu_529_p3;
    sc_signal< sc_lv<11> > shl_ln182_s_fu_541_p3;
    sc_signal< sc_lv<9> > shl_ln182_10_fu_553_p3;
    sc_signal< sc_lv<12> > zext_ln182_14_fu_549_p1;
    sc_signal< sc_lv<12> > zext_ln182_15_fu_561_p1;
    sc_signal< sc_lv<12> > sub_ln182_2_fu_565_p2;
    sc_signal< sc_lv<13> > shl_ln182_11_fu_575_p3;
    sc_signal< sc_lv<11> > shl_ln182_12_fu_587_p3;
    sc_signal< sc_lv<14> > zext_ln182_16_fu_583_p1;
    sc_signal< sc_lv<14> > zext_ln182_17_fu_595_p1;
    sc_signal< sc_lv<14> > sub_ln182_3_fu_599_p2;
    sc_signal< sc_lv<13> > shl_ln182_15_fu_609_p3;
    sc_signal< sc_lv<11> > shl_ln182_16_fu_621_p3;
    sc_signal< sc_lv<14> > zext_ln182_21_fu_617_p1;
    sc_signal< sc_lv<14> > zext_ln182_22_fu_629_p1;
    sc_signal< sc_lv<14> > sub_ln182_4_fu_633_p2;
    sc_signal< sc_lv<11> > shl_ln182_17_fu_643_p3;
    sc_signal< sc_lv<9> > shl_ln182_18_fu_655_p3;
    sc_signal< sc_lv<12> > zext_ln182_23_fu_651_p1;
    sc_signal< sc_lv<12> > zext_ln182_24_fu_663_p1;
    sc_signal< sc_lv<12> > sub_ln182_5_fu_667_p2;
    sc_signal< sc_lv<10> > shl_ln182_19_fu_677_p3;
    sc_signal< sc_lv<12> > shl_ln182_20_fu_689_p3;
    sc_signal< sc_lv<12> > shl_ln182_23_fu_701_p3;
    sc_signal< sc_lv<10> > shl_ln182_24_fu_713_p3;
    sc_signal< sc_lv<10> > shl_ln182_25_fu_729_p3;
    sc_signal< sc_lv<11> > shl_ln182_26_fu_741_p3;
    sc_signal< sc_lv<9> > shl_ln182_27_fu_753_p3;
    sc_signal< sc_lv<12> > zext_ln182_33_fu_749_p1;
    sc_signal< sc_lv<12> > zext_ln182_34_fu_761_p1;
    sc_signal< sc_lv<12> > sub_ln182_7_fu_765_p2;
    sc_signal< sc_lv<10> > shl_ln182_28_fu_775_p3;
    sc_signal< sc_lv<15> > sext_ln182_7_fu_639_p1;
    sc_signal< sc_lv<15> > sext_ln182_6_fu_605_p1;
    sc_signal< sc_lv<13> > sext_ln182_10_fu_771_p1;
    sc_signal< sc_lv<13> > sext_ln182_8_fu_673_p1;
    sc_signal< sc_lv<13> > add_ln182_11_fu_797_p2;
    sc_signal< sc_lv<14> > sext_ln182_5_fu_571_p1;
    sc_signal< sc_lv<14> > sext_ln182_12_fu_803_p1;
    sc_signal< sc_lv<13> > zext_ln182_26_fu_697_p1;
    sc_signal< sc_lv<13> > zext_ln182_12_fu_525_p1;
    sc_signal< sc_lv<13> > add_ln182_15_fu_813_p2;
    sc_signal< sc_lv<11> > zext_ln182_25_fu_685_p1;
    sc_signal< sc_lv<11> > zext_ln182_13_fu_537_p1;
    sc_signal< sc_lv<11> > add_ln182_16_fu_823_p2;
    sc_signal< sc_lv<13> > zext_ln182_29_fu_709_p1;
    sc_signal< sc_lv<13> > zext_ln182_38_fu_829_p1;
    sc_signal< sc_lv<13> > add_ln182_17_fu_833_p2;
    sc_signal< sc_lv<14> > zext_ln182_37_fu_819_p1;
    sc_signal< sc_lv<14> > zext_ln182_39_fu_839_p1;
    sc_signal< sc_lv<11> > zext_ln182_32_fu_737_p1;
    sc_signal< sc_lv<11> > zext_ln182_30_fu_721_p1;
    sc_signal< sc_lv<11> > add_ln182_19_fu_849_p2;
    sc_signal< sc_lv<9> > zext_ln182_36_fu_787_p1;
    sc_signal< sc_lv<9> > zext_ln182_31_fu_725_p1;
    sc_signal< sc_lv<9> > add_ln182_20_fu_859_p2;
    sc_signal< sc_lv<11> > zext_ln182_35_fu_783_p1;
    sc_signal< sc_lv<11> > zext_ln182_42_fu_865_p1;
    sc_signal< sc_lv<11> > add_ln182_21_fu_869_p2;
    sc_signal< sc_lv<12> > zext_ln182_41_fu_855_p1;
    sc_signal< sc_lv<12> > zext_ln182_43_fu_875_p1;
    sc_signal< sc_lv<12> > shl_ln182_5_fu_988_p3;
    sc_signal< sc_lv<15> > zext_ln182_9_fu_995_p1;
    sc_signal< sc_lv<15> > sext_ln182_2_fu_985_p1;
    sc_signal< sc_lv<15> > add_ln182_5_fu_999_p2;
    sc_signal< sc_lv<13> > shl_ln182_6_fu_1009_p3;
    sc_signal< sc_lv<11> > shl_ln182_7_fu_1020_p3;
    sc_signal< sc_lv<14> > zext_ln182_10_fu_1016_p1;
    sc_signal< sc_lv<14> > zext_ln182_11_fu_1027_p1;
    sc_signal< sc_lv<14> > sub_ln182_1_fu_1031_p2;
    sc_signal< sc_lv<13> > shl_ln182_13_fu_1041_p3;
    sc_signal< sc_lv<10> > shl_ln182_14_fu_1052_p3;
    sc_signal< sc_lv<14> > zext_ln182_19_fu_1059_p1;
    sc_signal< sc_lv<14> > zext_ln182_18_fu_1048_p1;
    sc_signal< sc_lv<14> > add_ln182_6_fu_1063_p2;
    sc_signal< sc_lv<13> > shl_ln182_21_fu_1073_p3;
    sc_signal< sc_lv<11> > shl_ln182_22_fu_1084_p3;
    sc_signal< sc_lv<14> > zext_ln182_27_fu_1080_p1;
    sc_signal< sc_lv<14> > zext_ln182_28_fu_1091_p1;
    sc_signal< sc_lv<14> > sub_ln182_6_fu_1095_p2;
    sc_signal< sc_lv<16> > sext_ln182_4_fu_1037_p1;
    sc_signal< sc_lv<16> > sext_ln182_3_fu_1005_p1;
    sc_signal< sc_lv<16> > add_ln182_7_fu_1105_p2;
    sc_signal< sc_lv<16> > sext_ln182_11_fu_1111_p1;
    sc_signal< sc_lv<16> > zext_ln182_20_fu_1069_p1;
    sc_signal< sc_lv<16> > sext_ln182_9_fu_1101_p1;
    sc_signal< sc_lv<16> > add_ln182_10_fu_1120_p2;
    sc_signal< sc_lv<16> > sext_ln182_13_fu_1126_p1;
    sc_signal< sc_lv<16> > add_ln182_9_fu_1114_p2;
    sc_signal< sc_lv<16> > add_ln182_13_fu_1129_p2;
    sc_signal< sc_lv<15> > zext_ln182_40_fu_1141_p1;
    sc_signal< sc_lv<15> > zext_ln182_44_fu_1144_p1;
    sc_signal< sc_lv<15> > add_ln182_23_fu_1147_p2;
    sc_signal< sc_lv<16> > add_ln182_14_fu_1135_p2;
    sc_signal< sc_lv<16> > zext_ln182_45_fu_1153_p1;
    sc_signal< sc_lv<16> > add_ln182_24_fu_1157_p2;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln182_10_fu_1120_p2();
    void thread_add_ln182_11_fu_797_p2();
    void thread_add_ln182_12_fu_807_p2();
    void thread_add_ln182_13_fu_1129_p2();
    void thread_add_ln182_14_fu_1135_p2();
    void thread_add_ln182_15_fu_813_p2();
    void thread_add_ln182_16_fu_823_p2();
    void thread_add_ln182_17_fu_833_p2();
    void thread_add_ln182_18_fu_843_p2();
    void thread_add_ln182_19_fu_849_p2();
    void thread_add_ln182_1_fu_457_p2();
    void thread_add_ln182_20_fu_859_p2();
    void thread_add_ln182_21_fu_869_p2();
    void thread_add_ln182_22_fu_879_p2();
    void thread_add_ln182_23_fu_1147_p2();
    void thread_add_ln182_24_fu_1157_p2();
    void thread_add_ln182_2_fu_495_p2();
    void thread_add_ln182_3_fu_501_p2();
    void thread_add_ln182_4_fu_511_p2();
    void thread_add_ln182_5_fu_999_p2();
    void thread_add_ln182_6_fu_1063_p2();
    void thread_add_ln182_7_fu_1105_p2();
    void thread_add_ln182_8_fu_791_p2();
    void thread_add_ln182_9_fu_1114_p2();
    void thread_add_ln182_fu_413_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter1_state4();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_fifo1_blk_n();
    void thread_fifo1_read();
    void thread_fifo2_blk_n();
    void thread_fifo2_din();
    void thread_fifo2_write();
    void thread_icmp_ln150_fu_249_p2();
    void thread_icmp_ln151_fu_261_p2();
    void thread_internal_ap_ready();
    void thread_line_buf_address0();
    void thread_line_buf_ce0();
    void thread_line_buf_ce1();
    void thread_line_buf_d1();
    void thread_line_buf_we1();
    void thread_real_start();
    void thread_sext_ln182_10_fu_771_p1();
    void thread_sext_ln182_11_fu_1111_p1();
    void thread_sext_ln182_12_fu_803_p1();
    void thread_sext_ln182_13_fu_1126_p1();
    void thread_sext_ln182_1_fu_463_p1();
    void thread_sext_ln182_2_fu_985_p1();
    void thread_sext_ln182_3_fu_1005_p1();
    void thread_sext_ln182_4_fu_1037_p1();
    void thread_sext_ln182_5_fu_571_p1();
    void thread_sext_ln182_6_fu_605_p1();
    void thread_sext_ln182_7_fu_639_p1();
    void thread_sext_ln182_8_fu_673_p1();
    void thread_sext_ln182_9_fu_1101_p1();
    void thread_sext_ln182_fu_453_p1();
    void thread_shl_ln182_10_fu_553_p3();
    void thread_shl_ln182_11_fu_575_p3();
    void thread_shl_ln182_12_fu_587_p3();
    void thread_shl_ln182_13_fu_1041_p3();
    void thread_shl_ln182_14_fu_1052_p3();
    void thread_shl_ln182_15_fu_609_p3();
    void thread_shl_ln182_16_fu_621_p3();
    void thread_shl_ln182_17_fu_643_p3();
    void thread_shl_ln182_18_fu_655_p3();
    void thread_shl_ln182_19_fu_677_p3();
    void thread_shl_ln182_1_fu_423_p3();
    void thread_shl_ln182_20_fu_689_p3();
    void thread_shl_ln182_21_fu_1073_p3();
    void thread_shl_ln182_22_fu_1084_p3();
    void thread_shl_ln182_23_fu_701_p3();
    void thread_shl_ln182_24_fu_713_p3();
    void thread_shl_ln182_25_fu_729_p3();
    void thread_shl_ln182_26_fu_741_p3();
    void thread_shl_ln182_27_fu_753_p3();
    void thread_shl_ln182_28_fu_775_p3();
    void thread_shl_ln182_2_fu_435_p3();
    void thread_shl_ln182_3_fu_467_p3();
    void thread_shl_ln182_4_fu_483_p3();
    void thread_shl_ln182_5_fu_988_p3();
    void thread_shl_ln182_6_fu_1009_p3();
    void thread_shl_ln182_7_fu_1020_p3();
    void thread_shl_ln182_8_fu_517_p3();
    void thread_shl_ln182_9_fu_529_p3();
    void thread_shl_ln182_s_fu_541_p3();
    void thread_shl_ln_fu_401_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln182_1_fu_1031_p2();
    void thread_sub_ln182_2_fu_565_p2();
    void thread_sub_ln182_3_fu_599_p2();
    void thread_sub_ln182_4_fu_633_p2();
    void thread_sub_ln182_5_fu_667_p2();
    void thread_sub_ln182_6_fu_1095_p2();
    void thread_sub_ln182_7_fu_765_p2();
    void thread_sub_ln182_fu_447_p2();
    void thread_tmp_fu_378_p4();
    void thread_window_buf_0_4_fu_338_p4();
    void thread_window_buf_1_4_fu_348_p4();
    void thread_window_buf_2_4_fu_358_p4();
    void thread_window_buf_3_4_fu_368_p4();
    void thread_xi_fu_267_p2();
    void thread_yi_fu_255_p2();
    void thread_zext_ln160_fu_273_p1();
    void thread_zext_ln182_10_fu_1016_p1();
    void thread_zext_ln182_11_fu_1027_p1();
    void thread_zext_ln182_12_fu_525_p1();
    void thread_zext_ln182_13_fu_537_p1();
    void thread_zext_ln182_14_fu_549_p1();
    void thread_zext_ln182_15_fu_561_p1();
    void thread_zext_ln182_16_fu_583_p1();
    void thread_zext_ln182_17_fu_595_p1();
    void thread_zext_ln182_18_fu_1048_p1();
    void thread_zext_ln182_19_fu_1059_p1();
    void thread_zext_ln182_1_fu_409_p1();
    void thread_zext_ln182_20_fu_1069_p1();
    void thread_zext_ln182_21_fu_617_p1();
    void thread_zext_ln182_22_fu_629_p1();
    void thread_zext_ln182_23_fu_651_p1();
    void thread_zext_ln182_24_fu_663_p1();
    void thread_zext_ln182_25_fu_685_p1();
    void thread_zext_ln182_26_fu_697_p1();
    void thread_zext_ln182_27_fu_1080_p1();
    void thread_zext_ln182_28_fu_1091_p1();
    void thread_zext_ln182_29_fu_709_p1();
    void thread_zext_ln182_2_fu_419_p1();
    void thread_zext_ln182_30_fu_721_p1();
    void thread_zext_ln182_31_fu_725_p1();
    void thread_zext_ln182_32_fu_737_p1();
    void thread_zext_ln182_33_fu_749_p1();
    void thread_zext_ln182_34_fu_761_p1();
    void thread_zext_ln182_35_fu_783_p1();
    void thread_zext_ln182_36_fu_787_p1();
    void thread_zext_ln182_37_fu_819_p1();
    void thread_zext_ln182_38_fu_829_p1();
    void thread_zext_ln182_39_fu_839_p1();
    void thread_zext_ln182_3_fu_431_p1();
    void thread_zext_ln182_40_fu_1141_p1();
    void thread_zext_ln182_41_fu_855_p1();
    void thread_zext_ln182_42_fu_865_p1();
    void thread_zext_ln182_43_fu_875_p1();
    void thread_zext_ln182_44_fu_1144_p1();
    void thread_zext_ln182_45_fu_1153_p1();
    void thread_zext_ln182_4_fu_443_p1();
    void thread_zext_ln182_5_fu_475_p1();
    void thread_zext_ln182_6_fu_479_p1();
    void thread_zext_ln182_7_fu_491_p1();
    void thread_zext_ln182_8_fu_507_p1();
    void thread_zext_ln182_9_fu_995_p1();
    void thread_zext_ln182_fu_397_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
