module display(clk,scan,d0,d1,d2,d3,pos,a,b,c,d,e,f,g);
input clk,scan;
wire [51:0] di;
input [3:0] d0,d1,d2,d3;
input parameter d0=di[39:36];
input parameter d1=di[43:40];
input parameter d2=di[47:44];
input parameter d3=di[51:48];
wire [3:0] out4;
wire [1:0] q;
output wire [3:0]pos;
output wire a,b,c,d,e,f,g;
count4 count4_1(.en(scan),.clk(clk),.q(q));
mux_4to1 mux_4to1_1(.in0(d0),.in1(d1),.in2(d2),.in3(d3),.addr(q),.out4(out4));
display_decoder display_decoder_1(.din(out4),.a(a),.b(b),.c(c),.d(d),.e(e),.f(f),.g(g));
decoder decoder_1(.a(q),.y(pos));
endmodule
