{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607611488030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607611488032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 09:44:47 2020 " "Processing started: Thu Dec 10 09:44:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607611488032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607611488032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet -c projet " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet -c projet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607611488032 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607611488363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-struct " "Found design unit 1: mux4-struct" {  } { { "../vhdl/mux4.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488838 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../vhdl/mux4.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroext-behave " "Found design unit 1: zeroext-behave" {  } { { "../vhdl/zeroext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488839 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroext " "Found entity 1: zeroext" {  } { { "../vhdl/zeroext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/zeroext.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behave " "Found design unit 1: adder-behave" {  } { { "../vhdl/adder.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488841 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../vhdl/adder.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "../vhdl/alu.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488841 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhdl/alu.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aludec-behave " "Found design unit 1: aludec-behave" {  } { { "../vhdl/aludec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488842 ""} { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../vhdl/aludec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/aludec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-struct " "Found design unit 1: controller-struct" {  } { { "../vhdl/controller.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488843 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "../vhdl/datapath.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488844 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../vhdl/datapath.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "../vhdl/dmem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488845 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../vhdl/dmem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/dmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flopr-asynchronous " "Found design unit 1: flopr-asynchronous" {  } { { "../vhdl/flopr.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488846 ""} { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../vhdl/flopr.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/flopr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maindec-behave " "Found design unit 1: maindec-behave" {  } { { "../vhdl/maindec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488847 ""} { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../vhdl/maindec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-behave " "Found design unit 1: imem-behave" {  } { { "../vhdl/imem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488849 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../vhdl/imem.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/imem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-test " "Found design unit 1: mips-test" {  } { { "../vhdl/mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488850 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../vhdl/mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mips.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "../vhdl/mux2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../vhdl/mux2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/mux2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc_mips-struct " "Found design unit 1: proc_mips-struct" {  } { { "../vhdl/proc_mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488852 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc_mips " "Found entity 1: proc_mips" {  } { { "../vhdl/proc_mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behave " "Found design unit 1: regfile-behave" {  } { { "../vhdl/regfile.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488853 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../vhdl/regfile.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signext-behave " "Found design unit 1: signext-behave" {  } { { "../vhdl/signext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488855 ""} { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "../vhdl/signext.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/signext.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "../vhdl/testbench.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488856 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../vhdl/testbench.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sl2-behave " "Found design unit 1: sl2-behave" {  } { { "../vhdl/sl2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488857 ""} { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "../vhdl/sl2.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/sl2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607611488857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607611488857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc_mips " "Elaborating entity \"proc_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607611488945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:cont " "Elaborating entity \"controller\" for hierarchy \"controller:cont\"" {  } { { "../vhdl/proc_mips.vhd" "cont" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:cont\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:cont\|maindec:md\"" {  } { { "../vhdl/controller.vhd" "md" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488967 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct maindec.vhd(18) " "VHDL Process Statement warning at maindec.vhd(18): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/maindec.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/maindec.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1607611488968 "|proc_mips|controller:cont|maindec:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:cont\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:cont\|aludec:ad\"" {  } { { "../vhdl/controller.vhd" "ad" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/controller.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "../vhdl/proc_mips.vhd" "dp" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "../vhdl/datapath.vhd" "pcreg" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd1\"" {  } { { "../vhdl/datapath.vhd" "pcadd1" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|sl2:immsh\"" {  } { { "../vhdl/datapath.vhd" "immsh" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcbrmux\"" {  } { { "../vhdl/datapath.vhd" "pcbrmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:dp\|mux4:pcmux " "Elaborating entity \"mux4\" for hierarchy \"datapath:dp\|mux4:pcmux\"" {  } { { "../vhdl/datapath.vhd" "pcmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "../vhdl/datapath.vhd" "rf" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611488997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:wrmux\"" {  } { { "../vhdl/datapath.vhd" "wrmux" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611489000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|signext:se\"" {  } { { "../vhdl/datapath.vhd" "se" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611489002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:mainalu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:mainalu\"" {  } { { "../vhdl/datapath.vhd" "mainalu" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607611489005 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|mem " "RAM logic \"datapath:dp\|regfile:rf\|mem\" is uninferred due to asynchronous read logic" {  } { { "../vhdl/regfile.vhd" "mem" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/regfile.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1607611489216 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1607611489216 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1607611490469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607611494073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607611494073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "../vhdl/proc_mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607611494382 "|proc_mips|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[30\] " "No output dependent on input pin \"instr\[30\]\"" {  } { { "../vhdl/proc_mips.vhd" "" { Text "/home/vince/Desktop/IFT1227/devoir4/vhdl/proc_mips.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607611494382 "|proc_mips|instr[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1607611494382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3024 " "Implemented 3024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607611494382 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607611494382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2861 " "Implemented 2861 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607611494382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607611494382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607611494396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 09:44:54 2020 " "Processing ended: Thu Dec 10 09:44:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607611494396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607611494396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607611494396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607611494396 ""}
