INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Murat/Desktop/k/shift register/shift register.srcs/sources_1/new/shiftregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftregister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Murat/Desktop/k/shift register/shift register.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
