byte[4] in_RT = {0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 4;
byte Token.next = 0;
state {q1(0), q2(1), q3(2), q4(3), q5(4), q6(5), q7(6)} LTL_property.state = 1;
transient bool t_0 = false;
transient byte t_1 = 0;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient bool t_6 = false;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient bool t_21 = false;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient bool t_36 = false;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient bool t_52 = false;
transient bool t_53 = false;
transient bool t_54 = false;
transient byte t_55 = 0;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient int t_59 = 0;
transient bool t_60 = false;
transient bool t_61 = false;
transient bool t_62 = false;
transient bool t_63 = false;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient int t_67 = 0;
transient bool t_68 = false;
transient bool t_69 = false;
transient bool t_70 = false;
transient bool t_71 = false;
transient bool t_72 = false;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient bool t_77 = false;
transient bool t_78 = false;
transient bool t_79 = false;
transient bool t_80 = false;
transient bool t_81 = false;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient bool t_87 = false;
transient bool t_88 = false;
transient bool t_89 = false;
transient bool t_90 = false;
transient bool t_91 = false;
transient bool t_92 = false;
transient bool t_93 = false;
transient bool t_94 = false;
transient bool t_95 = false;
transient bool t_96 = false;
transient bool t_97 = false;
transient bool t_98 = false;
transient bool t_99 = false;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient bool t_103 = false;
transient bool t_104 = false;
transient bool t_105 = false;
transient bool t_106 = false;
transient bool t_107 = false;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient bool t_111 = false;
transient bool t_112 = false;
transient bool t_113 = false;
transient bool t_114 = false;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient bool t_119 = false;
transient bool t_120 = false;
transient bool t_121 = false;
transient bool t_122 = false;
transient bool t_123 = false;
transient bool t_124 = false;
transient bool t_125 = false;
transient bool t_126 = false;
transient bool t_127 = false;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient bool t_133 = false;
transient bool t_134 = false;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient byte t_138 = 0;
transient bool t_139 = false;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient int t_143 = 0;
transient bool t_144 = false;
transient byte t_145 = 0;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient int t_150 = 0;
transient bool t_151 = false;
transient byte t_152 = 0;
transient bool t_153 = false;
transient bool t_154 = false;
transient bool t_155 = false;
transient bool t_156 = false;
transient int t_157 = 0;
transient bool t_158 = false;
transient byte t_159 = 0;
transient bool t_160 = false;
transient bool t_161 = false;
transient bool t_162 = false;
transient bool t_163 = false;
transient int t_164 = 0;
transient bool t_165 = false;
transient bool t_166 = false;
transient byte t_167 = 0;
transient bool t_168 = false;
transient bool t_169 = false;
transient bool t_170 = false;
transient bool t_171 = false;
transient bool t_172 = false;
transient bool t_173 = false;
transient bool t_174 = false;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient bool t_179 = false;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient bool t_183 = false;
transient bool t_184 = false;
transient bool t_185 = false;
transient bool t_186 = false;
transient bool t_187 = false;
transient bool t_188 = false;
transient bool t_189 = false;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient bool t_193 = false;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient bool t_198 = false;
transient bool t_199 = false;
transient bool t_200 = false;
transient bool t_201 = false;
transient byte t_202 = 0;
transient bool t_203 = false;
transient bool t_204 = false;
transient bool t_205 = false;
transient bool t_206 = false;
transient bool t_207 = false;
transient bool t_208 = false;
transient bool t_209 = false;
transient bool t_210 = false;
transient bool t_211 = false;
transient bool t_212 = false;
transient bool t_213 = false;
transient bool t_214 = false;
transient bool t_215 = false;
transient bool t_216 = false;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient int t_220 = 0;
transient bool t_221 = false;
transient bool t_222 = false;
transient bool t_223 = false;
transient bool t_224 = false;
transient bool t_225 = false;
transient int t_226 = 0;
transient bool t_227 = false;
transient bool t_228 = false;
transient bool t_229 = false;
transient bool t_230 = false;
transient bool t_231 = false;
transient int t_232 = 0;
transient bool t_233 = false;
transient bool t_234 = false;
transient bool t_235 = false;
transient bool t_236 = false;
transient bool t_237 = false;
transient int t_238 = 0;
transient bool t_239 = false;
transient bool t_240 = false;
transient bool t_241 = false;
transient bool t_242 = false;
transient bool t_243 = false;
transient bool t_244 = false;
transient bool t_245 = false;
transient bool t_246 = false;
transient bool t_247 = false;
transient bool t_248 = false;
transient bool t_249 = false;
transient bool t_250 = false;
transient bool t_251 = false;
transient bool t_252 = false;
transient bool t_253 = false;
transient bool t_254 = false;
transient bool t_255 = false;
transient bool t_256 = false;
transient bool t_257 = false;
transient bool t_258 = false;
transient bool t_259 = false;
transient bool t_260 = false;
transient bool t_261 = false;
transient int t_262 = 0;
transient bool t_263 = false;
transient bool t_264 = false;
transient bool t_265 = false;
transient int t_266 = 0;
transient int t_267 = 0;
transient int t_268 = 0;
transient bool t_269 = false;
transient bool t_270 = false;
transient bool t_271 = false;
transient int t_272 = 0;
transient bool t_273 = false;
transient bool t_274 = false;
transient bool t_275 = false;
transient int t_276 = 0;
transient int t_277 = 0;
transient int t_278 = 0;
transient bool t_279 = false;
transient bool t_280 = false;
transient bool t_281 = false;
transient int t_282 = 0;
transient bool t_283 = false;
transient bool t_284 = false;
transient bool t_285 = false;
transient int t_286 = 0;
transient int t_287 = 0;
transient int t_288 = 0;
transient bool t_289 = false;
transient bool t_290 = false;
transient bool t_291 = false;
transient int t_292 = 0;
transient bool t_293 = false;
transient bool t_294 = false;
transient bool t_295 = false;
transient int t_296 = 0;
transient int t_297 = 0;
transient int t_298 = 0;
transient bool t_299 = false;
transient bool t_300 = false;
transient byte t_301 = 0;
transient bool t_302 = false;
transient bool t_303 = false;
transient bool t_304 = false;
transient bool t_305 = false;
transient bool t_306 = false;
transient bool t_307 = false;
transient bool t_308 = false;
transient bool t_309 = false;
transient bool t_310 = false;
transient bool t_311 = false;
transient bool t_312 = false;
transient bool t_313 = false;
transient bool t_314 = false;
transient bool t_315 = false;
transient bool t_316 = false;
transient bool t_317 = false;
transient bool t_318 = false;
transient bool t_319 = false;
transient bool t_320 = false;
transient bool t_321 = false;
transient bool t_322 = false;
transient bool t_323 = false;
transient bool t_324 = false;
transient bool t_325 = false;
transient bool t_326 = false;
transient bool t_327 = false;
transient byte t_328 = 0;
transient bool t_329 = false;
transient bool t_330 = false;
transient bool t_331 = false;
transient bool t_332 = false;
transient bool t_333 = false;
transient bool t_334 = false;
transient bool t_335 = false;
transient bool t_336 = false;
transient bool t_337 = false;
transient bool t_338 = false;
transient bool t_339 = false;
transient bool t_340 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Token 
		guardBlock
			t_52 = Token.state == 0;

		guardCondition t_52;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_53 = Token.state == 1,
			t_54 = Token.i < 4,
			t_55 = in_RT[Token.i],
			t_56 = t_55 == 0,
			t_57 = t_54 and t_56,
			t_58 = t_53 and t_57;

		guardCondition t_58;
		effect
			Token.state = 1,
			t_59 = Token.i + 1,
			Token.i = t_59;

	process Token 
		guardBlock
			t_60 = Token.state == 1,
			t_61 = Token.i == 4,
			t_62 = t_60 and t_61;

		guardCondition t_62;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_63 = Token.state == 3,
			t_64 = Token.NRT_count == 0,
			t_65 = t_63 and t_64;

		guardCondition t_65;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_66 = Token.state == 5;

		guardCondition t_66;
		effect
			Token.state = 0,
			t_67 = 4 - RT_count,
			Token.NRT_count = t_67;

	process LTL_property 
		guardBlock
			t_68 = LTL_property.state == 0;

		guardCondition t_68;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_69 = LTL_property.state == 1;

		guardCondition t_69;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_70 = LTL_property.state == 1,
			t_71 = Node_0.state == 4,
			t_72 = Node_0.state == 2,
			t_73 = not t_72,
			t_74 = t_71 and t_73,
			t_75 = t_70 and t_74;

		guardCondition t_75;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_76 = LTL_property.state == 1,
			t_77 = Node_0.state == 4,
			t_78 = Token.state == 5,
			t_79 = t_77 and t_78,
			t_80 = t_76 and t_79;

		guardCondition t_80;
		effect
			LTL_property.state = 3;

	process LTL_property 
		guardBlock
			t_81 = LTL_property.state == 2,
			t_82 = Node_0.state == 2,
			t_83 = not t_82,
			t_84 = t_81 and t_83;

		guardCondition t_84;
		effect
			LTL_property.state = 2;

	process LTL_property 
		guardBlock
			t_85 = LTL_property.state == 2,
			t_86 = Token.state == 5,
			t_87 = t_85 and t_86;

		guardCondition t_87;
		effect
			LTL_property.state = 4;

	process LTL_property 
		guardBlock
			t_88 = LTL_property.state == 3,
			t_89 = Node_0.state == 2,
			t_90 = not t_89,
			t_91 = t_88 and t_90;

		guardCondition t_91;
		effect
			LTL_property.state = 5;

	process LTL_property 
		guardBlock
			t_92 = LTL_property.state == 3,
			t_93 = Token.state == 5,
			t_94 = t_92 and t_93;

		guardCondition t_94;
		effect
			LTL_property.state = 4;

	process LTL_property 
		guardBlock
			t_95 = LTL_property.state == 3,
			t_96 = Node_0.state == 2,
			t_97 = not t_96,
			t_98 = Token.state == 5,
			t_99 = not t_98,
			t_100 = t_97 and t_99,
			t_101 = t_95 and t_100;

		guardCondition t_101;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_102 = LTL_property.state == 4,
			t_103 = Node_0.state == 2,
			t_104 = not t_103,
			t_105 = t_102 and t_104;

		guardCondition t_105;
		effect
			LTL_property.state = 3;

	process LTL_property 
		guardBlock
			t_106 = LTL_property.state == 4,
			t_107 = Token.state == 5,
			t_108 = t_106 and t_107;

		guardCondition t_108;
		effect
			LTL_property.state = 3;

	process LTL_property 
		guardBlock
			t_109 = LTL_property.state == 4,
			t_110 = Node_0.state == 2,
			t_111 = not t_110,
			t_112 = Token.state == 5,
			t_113 = not t_112,
			t_114 = t_111 and t_113,
			t_115 = t_109 and t_114;

		guardCondition t_115;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_116 = LTL_property.state == 5,
			t_117 = Node_0.state == 2,
			t_118 = not t_117,
			t_119 = t_116 and t_118;

		guardCondition t_119;
		effect
			LTL_property.state = 5;

	process LTL_property 
		guardBlock
			t_120 = LTL_property.state == 5,
			t_121 = Token.state == 5,
			t_122 = t_120 and t_121;

		guardCondition t_122;
		effect
			LTL_property.state = 4;

	process LTL_property 
		guardBlock
			t_123 = LTL_property.state == 5,
			t_124 = Node_0.state == 2,
			t_125 = not t_124,
			t_126 = Token.state == 5,
			t_127 = not t_126,
			t_128 = t_125 and t_127,
			t_129 = t_123 and t_128;

		guardCondition t_129;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_130 = LTL_property.state == 6,
			t_131 = Node_0.state == 2,
			t_132 = not t_131,
			t_133 = t_130 and t_132;

		guardCondition t_133;
		effect
			LTL_property.state = 6;

	process LTL_property 
		guardBlock
			t_134 = LTL_property.state == 6,
			t_135 = Token.state == 5,
			t_136 = t_134 and t_135;

		guardCondition t_136;
		effect
			LTL_property.state = 0;

	process Bandwidth_Node_0 
		guardBlock
			t_137 = Bandwidth.state == 1,
			t_138 = in_RT[Bandwidth.i],
			t_139 = t_138 == 1,
			t_140 = t_137 and t_139,
			t_141 = Node_0.state == 8,
			t_142 = t_140 and t_141;

		guardCondition t_142;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_143 = RT_count - 1,
			RT_count = t_143,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_144 = Bandwidth.state == 1,
			t_145 = in_RT[Bandwidth.i],
			t_146 = t_145 == 1,
			t_147 = t_144 and t_146,
			t_148 = Node_1.state == 8,
			t_149 = t_147 and t_148;

		guardCondition t_149;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_150 = RT_count - 1,
			RT_count = t_150,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_151 = Bandwidth.state == 1,
			t_152 = in_RT[Bandwidth.i],
			t_153 = t_152 == 1,
			t_154 = t_151 and t_153,
			t_155 = Node_2.state == 8,
			t_156 = t_154 and t_155;

		guardCondition t_156;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_157 = RT_count - 1,
			RT_count = t_157,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_158 = Bandwidth.state == 1,
			t_159 = in_RT[Bandwidth.i],
			t_160 = t_159 == 1,
			t_161 = t_158 and t_160,
			t_162 = Node_3.state == 8,
			t_163 = t_161 and t_162;

		guardCondition t_163;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_164 = RT_count - 1,
			RT_count = t_164,
			Node_3.state = 6;

	process Token_Node_0 
		guardBlock
			t_165 = Token.state == 1,
			t_166 = Token.i == 0,
			t_167 = in_RT[Token.i],
			t_168 = t_167 == 1,
			t_169 = t_166 and t_168,
			t_170 = t_165 and t_169,
			t_171 = Node_0.state == 0,
			t_172 = t_170 and t_171;

		guardCondition t_172;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_173 = Token.state == 3,
			t_174 = Token.NRT_count > 0,
			t_175 = Token.next == 0,
			t_176 = t_174 and t_175,
			t_177 = t_173 and t_176,
			t_178 = Node_0.state == 0,
			t_179 = t_177 and t_178;

		guardCondition t_179;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_180 = Bandwidth.state == 2,
			t_181 = RT_count >= 2,
			t_182 = t_180 and t_181,
			t_183 = Node_0.state == 4,
			t_184 = t_182 and t_183;

		guardCondition t_184;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_185 = Bandwidth.state == 2,
			t_186 = RT_count >= 2,
			t_187 = t_185 and t_186,
			t_188 = Node_1.state == 4,
			t_189 = t_187 and t_188;

		guardCondition t_189;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_190 = Bandwidth.state == 2,
			t_191 = RT_count >= 2,
			t_192 = t_190 and t_191,
			t_193 = Node_2.state == 4,
			t_194 = t_192 and t_193;

		guardCondition t_194;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_195 = Bandwidth.state == 2,
			t_196 = RT_count >= 2,
			t_197 = t_195 and t_196,
			t_198 = Node_3.state == 4,
			t_199 = t_197 and t_198;

		guardCondition t_199;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Token_Node_1 
		guardBlock
			t_200 = Token.state == 1,
			t_201 = Token.i == 1,
			t_202 = in_RT[Token.i],
			t_203 = t_202 == 1,
			t_204 = t_201 and t_203,
			t_205 = t_200 and t_204,
			t_206 = Node_1.state == 0,
			t_207 = t_205 and t_206;

		guardCondition t_207;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_208 = Token.state == 3,
			t_209 = Token.NRT_count > 0,
			t_210 = Token.next == 1,
			t_211 = t_209 and t_210,
			t_212 = t_208 and t_211,
			t_213 = Node_1.state == 0,
			t_214 = t_212 and t_213;

		guardCondition t_214;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_215 = Bandwidth.state == 2,
			t_216 = RT_count < 2,
			t_217 = t_215 and t_216,
			t_218 = Node_0.state == 4,
			t_219 = t_217 and t_218;

		guardCondition t_219;
		effect
			Bandwidth.state = 0,
			t_220 = RT_count + 1,
			RT_count = t_220,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_221 = Bandwidth.state == 2,
			t_222 = RT_count < 2,
			t_223 = t_221 and t_222,
			t_224 = Node_1.state == 4,
			t_225 = t_223 and t_224;

		guardCondition t_225;
		effect
			Bandwidth.state = 0,
			t_226 = RT_count + 1,
			RT_count = t_226,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_227 = Bandwidth.state == 2,
			t_228 = RT_count < 2,
			t_229 = t_227 and t_228,
			t_230 = Node_2.state == 4,
			t_231 = t_229 and t_230;

		guardCondition t_231;
		effect
			Bandwidth.state = 0,
			t_232 = RT_count + 1,
			RT_count = t_232,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_233 = Bandwidth.state == 2,
			t_234 = RT_count < 2,
			t_235 = t_233 and t_234,
			t_236 = Node_3.state == 4,
			t_237 = t_235 and t_236;

		guardCondition t_237;
		effect
			Bandwidth.state = 0,
			t_238 = RT_count + 1,
			RT_count = t_238,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Node_0_Bandwidth 
		guardBlock
			t_239 = Node_0.state == 3,
			t_240 = Node_0.granted == 0,
			t_241 = t_239 and t_240,
			t_242 = Bandwidth.state == 0,
			t_243 = t_241 and t_242;

		guardCondition t_243;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_244 = Node_1.state == 3,
			t_245 = Node_1.granted == 0,
			t_246 = t_244 and t_245,
			t_247 = Bandwidth.state == 0,
			t_248 = t_246 and t_247;

		guardCondition t_248;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_249 = Node_2.state == 3,
			t_250 = Node_2.granted == 0,
			t_251 = t_249 and t_250,
			t_252 = Bandwidth.state == 0,
			t_253 = t_251 and t_252;

		guardCondition t_253;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_254 = Node_3.state == 3,
			t_255 = Node_3.granted == 0,
			t_256 = t_254 and t_255,
			t_257 = Bandwidth.state == 0,
			t_258 = t_256 and t_257;

		guardCondition t_258;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Node_0_Token 
		guardBlock
			t_259 = Node_0.state == 6,
			t_260 = Token.state == 2,
			t_261 = t_259 and t_260;

		guardCondition t_261;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_262 = Token.i + 1,
			Token.i = t_262;

	process Node_0_Token 
		guardBlock
			t_263 = Node_0.state == 6,
			t_264 = Token.state == 4,
			t_265 = t_263 and t_264;

		guardCondition t_265;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_266 = Token.next + 1,
			t_267 = t_266 % 4,
			Token.next = t_267,
			t_268 = Token.NRT_count - 1,
			Token.NRT_count = t_268;

	process Node_1_Token 
		guardBlock
			t_269 = Node_1.state == 6,
			t_270 = Token.state == 2,
			t_271 = t_269 and t_270;

		guardCondition t_271;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_272 = Token.i + 1,
			Token.i = t_272;

	process Node_1_Token 
		guardBlock
			t_273 = Node_1.state == 6,
			t_274 = Token.state == 4,
			t_275 = t_273 and t_274;

		guardCondition t_275;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_276 = Token.next + 1,
			t_277 = t_276 % 4,
			Token.next = t_277,
			t_278 = Token.NRT_count - 1,
			Token.NRT_count = t_278;

	process Node_2_Token 
		guardBlock
			t_279 = Node_2.state == 6,
			t_280 = Token.state == 2,
			t_281 = t_279 and t_280;

		guardCondition t_281;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_282 = Token.i + 1,
			Token.i = t_282;

	process Node_2_Token 
		guardBlock
			t_283 = Node_2.state == 6,
			t_284 = Token.state == 4,
			t_285 = t_283 and t_284;

		guardCondition t_285;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_286 = Token.next + 1,
			t_287 = t_286 % 4,
			Token.next = t_287,
			t_288 = Token.NRT_count - 1,
			Token.NRT_count = t_288;

	process Node_3_Token 
		guardBlock
			t_289 = Node_3.state == 6,
			t_290 = Token.state == 2,
			t_291 = t_289 and t_290;

		guardCondition t_291;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_292 = Token.i + 1,
			Token.i = t_292;

	process Node_3_Token 
		guardBlock
			t_293 = Node_3.state == 6,
			t_294 = Token.state == 4,
			t_295 = t_293 and t_294;

		guardCondition t_295;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_296 = Token.next + 1,
			t_297 = t_296 % 4,
			Token.next = t_297,
			t_298 = Token.NRT_count - 1,
			Token.NRT_count = t_298;

	process Token_Node_2 
		guardBlock
			t_299 = Token.state == 1,
			t_300 = Token.i == 2,
			t_301 = in_RT[Token.i],
			t_302 = t_301 == 1,
			t_303 = t_300 and t_302,
			t_304 = t_299 and t_303,
			t_305 = Node_2.state == 0,
			t_306 = t_304 and t_305;

		guardCondition t_306;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_307 = Token.state == 3,
			t_308 = Token.NRT_count > 0,
			t_309 = Token.next == 2,
			t_310 = t_308 and t_309,
			t_311 = t_307 and t_310,
			t_312 = Node_2.state == 0,
			t_313 = t_311 and t_312;

		guardCondition t_313;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_314 = Node_0.state == 2,
			t_315 = Bandwidth.state == 0,
			t_316 = t_314 and t_315;

		guardCondition t_316;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_317 = Node_1.state == 2,
			t_318 = Bandwidth.state == 0,
			t_319 = t_317 and t_318;

		guardCondition t_319;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_320 = Node_2.state == 2,
			t_321 = Bandwidth.state == 0,
			t_322 = t_320 and t_321;

		guardCondition t_322;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_323 = Node_3.state == 2,
			t_324 = Bandwidth.state == 0,
			t_325 = t_323 and t_324;

		guardCondition t_325;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Token_Node_3 
		guardBlock
			t_326 = Token.state == 1,
			t_327 = Token.i == 3,
			t_328 = in_RT[Token.i],
			t_329 = t_328 == 1,
			t_330 = t_327 and t_329,
			t_331 = t_326 and t_330,
			t_332 = Node_3.state == 0,
			t_333 = t_331 and t_332;

		guardCondition t_333;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_334 = Token.state == 3,
			t_335 = Token.NRT_count > 0,
			t_336 = Token.next == 3,
			t_337 = t_335 and t_336,
			t_338 = t_334 and t_337,
			t_339 = Node_3.state == 0,
			t_340 = t_338 and t_339;

		guardCondition t_340;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

accepting conditions
	LTL_property.state == 0
	LTL_property.state == 3

system async property LTL_property;
