// ----------------------------------------------------------------------
// This file is automatically generated from the script:
//
// ./create_headers_from_secure_apb4_h.pl
//
// and was applied to the file
//
// ./secure_apb4_ee.h ./ao_rti_reg.h
//
// DO NOT EDIT!!!!!
// ----------------------------------------------------------------------
//
#include <asm/arch/register.h>
#ifdef SECURE_APB_H
#else
#define SECURE_APB_H

//
// Reading file:  ./secure_apb4_ee.h
//
// synopsys translate_off
// synopsys translate_on
//========================================================================
// MIPI_DSI_PHY
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF648000
//  APB4_DECODER_SECURE_BASE         32'hFF648000
//`define MIPI_DSI_PHY_START      8'h00
//`define MIPI_DSI_PHY_END        16'hffff
#define     MIPI_DSI_PHY_CTRL                                  (0xff648000 + (0x000 << 2))
#define   P_MIPI_DSI_PHY_CTRL                                  (volatile uint32_t *)0xff648000
#define     MIPI_DSI_CHAN_CTRL                                 (0xff648000 + (0x001 << 2))
#define   P_MIPI_DSI_CHAN_CTRL                                 (volatile uint32_t *)0xff648004
#define     MIPI_DSI_CHAN_STS                                  (0xff648000 + (0x002 << 2))
#define   P_MIPI_DSI_CHAN_STS                                  (volatile uint32_t *)0xff648008
#define     MIPI_DSI_CLK_TIM                                   (0xff648000 + (0x003 << 2))
#define   P_MIPI_DSI_CLK_TIM                                   (volatile uint32_t *)0xff64800c
#define     MIPI_DSI_HS_TIM                                    (0xff648000 + (0x004 << 2))
#define   P_MIPI_DSI_HS_TIM                                    (volatile uint32_t *)0xff648010
#define     MIPI_DSI_LP_TIM                                    (0xff648000 + (0x005 << 2))
#define   P_MIPI_DSI_LP_TIM                                    (volatile uint32_t *)0xff648014
#define     MIPI_DSI_ANA_UP_TIM                                (0xff648000 + (0x006 << 2))
#define   P_MIPI_DSI_ANA_UP_TIM                                (volatile uint32_t *)0xff648018
#define     MIPI_DSI_INIT_TIM                                  (0xff648000 + (0x007 << 2))
#define   P_MIPI_DSI_INIT_TIM                                  (volatile uint32_t *)0xff64801c
#define     MIPI_DSI_WAKEUP_TIM                                (0xff648000 + (0x008 << 2))
#define   P_MIPI_DSI_WAKEUP_TIM                                (volatile uint32_t *)0xff648020
#define     MIPI_DSI_LPOK_TIM                                  (0xff648000 + (0x009 << 2))
#define   P_MIPI_DSI_LPOK_TIM                                  (volatile uint32_t *)0xff648024
#define     MIPI_DSI_LP_WCHDOG                                 (0xff648000 + (0x00a << 2))
#define   P_MIPI_DSI_LP_WCHDOG                                 (volatile uint32_t *)0xff648028
#define     MIPI_DSI_ANA_CTRL                                  (0xff648000 + (0x00b << 2))
#define   P_MIPI_DSI_ANA_CTRL                                  (volatile uint32_t *)0xff64802c
#define     MIPI_DSI_CLK_TIM1                                  (0xff648000 + (0x00c << 2))
#define   P_MIPI_DSI_CLK_TIM1                                  (volatile uint32_t *)0xff648030
#define     MIPI_DSI_TURN_WCHDOG                               (0xff648000 + (0x00d << 2))
#define   P_MIPI_DSI_TURN_WCHDOG                               (volatile uint32_t *)0xff648034
#define     MIPI_DSI_ULPS_CHECK                                (0xff648000 + (0x00e << 2))
#define   P_MIPI_DSI_ULPS_CHECK                                (volatile uint32_t *)0xff648038
#define     MIPI_DSI_TEST_CTRL0                                (0xff648000 + (0x00f << 2))
#define   P_MIPI_DSI_TEST_CTRL0                                (volatile uint32_t *)0xff64803c
#define     MIPI_DSI_TEST_CTRL1                                (0xff648000 + (0x010 << 2))
#define   P_MIPI_DSI_TEST_CTRL1                                (volatile uint32_t *)0xff648040
#define     COMBO_DPHY_CNTL0                                   (0xff648000 + (0x020 << 2))
#define   P_COMBO_DPHY_CNTL0                                   (volatile uint32_t *)0xff648080
#define     COMBO_DPHY_VID_PLL0_DIV                            (0xff648000 + (0x021 << 2))
#define   P_COMBO_DPHY_VID_PLL0_DIV                            (volatile uint32_t *)0xff648084
#define     COMBO_DPHY_EDP_LVDS_TX_PHY0_CNTL0                  (0xff648000 + (0x022 << 2))
#define   P_COMBO_DPHY_EDP_LVDS_TX_PHY0_CNTL0                  (volatile uint32_t *)0xff648088
#define     COMBO_DPHY_EDP_LVDS_TX_PHY0_CNTL1                  (0xff648000 + (0x023 << 2))
#define   P_COMBO_DPHY_EDP_LVDS_TX_PHY0_CNTL1                  (volatile uint32_t *)0xff64808c
#define     COMBO_DPHY_PROD_TEST0                              (0xff648000 + (0x024 << 2))
#define   P_COMBO_DPHY_PROD_TEST0                              (volatile uint32_t *)0xff648090
#define     COMBO_DPHY_PROD_TEST1                              (0xff648000 + (0x025 << 2))
#define   P_COMBO_DPHY_PROD_TEST1                              (volatile uint32_t *)0xff648094
#define     COMBO_DPHY_RO_PROD_TEST                            (0xff648000 + (0x026 << 2))
#define   P_COMBO_DPHY_RO_PROD_TEST                            (volatile uint32_t *)0xff648098
//========================================================================
// PWR_CTRL
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF644000
//  APB4_DECODER_SECURE_BASE         32'hFF644000
#define     PWRCTRL_PWR_ACK0                                   (0xff644000 + (0x001 << 2))
#define   P_PWRCTRL_PWR_ACK0                                   (volatile uint32_t *)0xff644004
#define     PWRCTRL_PWR_ACK1                                   (0xff644000 + (0x002 << 2))
#define   P_PWRCTRL_PWR_ACK1                                   (volatile uint32_t *)0xff644008
#define     PWRCTRL_PWR_OFF0                                   (0xff644000 + (0x003 << 2))
#define   P_PWRCTRL_PWR_OFF0                                   (volatile uint32_t *)0xff64400c
#define     PWRCTRL_PWR_OFF1                                   (0xff644000 + (0x004 << 2))
#define   P_PWRCTRL_PWR_OFF1                                   (volatile uint32_t *)0xff644010
#define     PWRCTRL_ISO_EN0                                    (0xff644000 + (0x005 << 2))
#define   P_PWRCTRL_ISO_EN0                                    (volatile uint32_t *)0xff644014
#define     PWRCTRL_ISO_EN1                                    (0xff644000 + (0x006 << 2))
#define   P_PWRCTRL_ISO_EN1                                    (volatile uint32_t *)0xff644018
#define     PWRCTRL_MEM_PD0                                    (0xff644000 + (0x007 << 2))
#define   P_PWRCTRL_MEM_PD0                                    (volatile uint32_t *)0xff64401c
#define     PWRCTRL_MEM_PD1                                    (0xff644000 + (0x008 << 2))
#define   P_PWRCTRL_MEM_PD1                                    (volatile uint32_t *)0xff644020
#define     PWRCTRL_MEM_PD2                                    (0xff644000 + (0x009 << 2))
#define   P_PWRCTRL_MEM_PD2                                    (volatile uint32_t *)0xff644024
#define     PWRCTRL_MEM_PD3                                    (0xff644000 + (0x00a << 2))
#define   P_PWRCTRL_MEM_PD3                                    (volatile uint32_t *)0xff644028
#define     PWRCTRL_MEM_PD4                                    (0xff644000 + (0x00b << 2))
#define   P_PWRCTRL_MEM_PD4                                    (volatile uint32_t *)0xff64402c
#define     PWRCTRL_MEM_PD5                                    (0xff644000 + (0x00c << 2))
#define   P_PWRCTRL_MEM_PD5                                    (volatile uint32_t *)0xff644030
#define     PWRCTRL_MEM_PD6                                    (0xff644000 + (0x00d << 2))
#define   P_PWRCTRL_MEM_PD6                                    (volatile uint32_t *)0xff644034
#define     PWRCTRL_MEM_PD7                                    (0xff644000 + (0x00e << 2))
#define   P_PWRCTRL_MEM_PD7                                    (volatile uint32_t *)0xff644038
#define     PWRCTRL_MEM_PD8                                    (0xff644000 + (0x00f << 2))
#define   P_PWRCTRL_MEM_PD8                                    (volatile uint32_t *)0xff64403c
#define     PWRCTRL_MEM_PD9                                    (0xff644000 + (0x010 << 2))
#define   P_PWRCTRL_MEM_PD9                                    (volatile uint32_t *)0xff644040
#define     PWRCTRL_MEM_PD10                                   (0xff644000 + (0x011 << 2))
#define   P_PWRCTRL_MEM_PD10                                   (volatile uint32_t *)0xff644044
#define     PWRCTRL_MEM_PD11                                   (0xff644000 + (0x012 << 2))
#define   P_PWRCTRL_MEM_PD11                                   (volatile uint32_t *)0xff644048
#define     PWRCTRL_MEM_PD12                                   (0xff644000 + (0x013 << 2))
#define   P_PWRCTRL_MEM_PD12                                   (volatile uint32_t *)0xff64404c
#define     PWRCTRL_MEM_PD13                                   (0xff644000 + (0x014 << 2))
#define   P_PWRCTRL_MEM_PD13                                   (volatile uint32_t *)0xff644050
#define     PWRCTRL_MEM_PD14                                   (0xff644000 + (0x015 << 2))
#define   P_PWRCTRL_MEM_PD14                                   (volatile uint32_t *)0xff644054
#define     PWRCTRL_MEM_PD15                                   (0xff644000 + (0x016 << 2))
#define   P_PWRCTRL_MEM_PD15                                   (volatile uint32_t *)0xff644058
#define     PWRCTRL_FOCRST0                                    (0xff644000 + (0x020 << 2))
#define   P_PWRCTRL_FOCRST0                                    (volatile uint32_t *)0xff644080
#define     PWRCTRL_FOCRST1                                    (0xff644000 + (0x021 << 2))
#define   P_PWRCTRL_FOCRST1                                    (volatile uint32_t *)0xff644084
#define     PWRCTRL_DDRPHY_PWROFF_CTRL                         (0xff644000 + (0x030 << 2))
#define   P_PWRCTRL_DDRPHY_PWROFF_CTRL                         (volatile uint32_t *)0xff6440c0
#define     PWRCTRL_NNA_AXI_PWR_CNTL                           (0xff644000 + (0x031 << 2))
#define   P_PWRCTRL_NNA_AXI_PWR_CNTL                           (volatile uint32_t *)0xff6440c4
#define     PWRCTRL_CPU0_AUTO_OFF_CTRL0                        (0xff644000 + (0x040 << 2))
#define   P_PWRCTRL_CPU0_AUTO_OFF_CTRL0                        (volatile uint32_t *)0xff644100
#define     PWRCTRL_CPU0_AUTO_OFF_CTRL1                        (0xff644000 + (0x041 << 2))
#define   P_PWRCTRL_CPU0_AUTO_OFF_CTRL1                        (volatile uint32_t *)0xff644104
#define     PWRCTRL_CPU0_AUTO_OFF_CTRL2                        (0xff644000 + (0x042 << 2))
#define   P_PWRCTRL_CPU0_AUTO_OFF_CTRL2                        (volatile uint32_t *)0xff644108
#define     PWRCTRL_CPU0_AUTO_OFF_CTRL3                        (0xff644000 + (0x043 << 2))
#define   P_PWRCTRL_CPU0_AUTO_OFF_CTRL3                        (volatile uint32_t *)0xff64410c
#define     PWRCTRL_CPU0_AUTO_OFF_CTRL4                        (0xff644000 + (0x044 << 2))
#define   P_PWRCTRL_CPU0_AUTO_OFF_CTRL4                        (volatile uint32_t *)0xff644110
#define     PWRCTRL_CPU0_TIMER_TH_01                           (0xff644000 + (0x048 << 2))
#define   P_PWRCTRL_CPU0_TIMER_TH_01                           (volatile uint32_t *)0xff644120
#define     PWRCTRL_CPU0_TIMER_TH_23                           (0xff644000 + (0x049 << 2))
#define   P_PWRCTRL_CPU0_TIMER_TH_23                           (volatile uint32_t *)0xff644124
#define     PWRCTRL_CPU0_TIMER_TH_45                           (0xff644000 + (0x04a << 2))
#define   P_PWRCTRL_CPU0_TIMER_TH_45                           (volatile uint32_t *)0xff644128
#define     PWRCTRL_CPU0_TIMER_TH_67                           (0xff644000 + (0x04b << 2))
#define   P_PWRCTRL_CPU0_TIMER_TH_67                           (volatile uint32_t *)0xff64412c
#define     PWRCTRL_CPU0_TIMER_TH_89                           (0xff644000 + (0x04c << 2))
#define   P_PWRCTRL_CPU0_TIMER_TH_89                           (volatile uint32_t *)0xff644130
#define     PWRCTRL_CPU0_IRQ_MASK0                             (0xff644000 + (0x050 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK0                             (volatile uint32_t *)0xff644140
#define     PWRCTRL_CPU0_IRQ_MASK1                             (0xff644000 + (0x051 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK1                             (volatile uint32_t *)0xff644144
#define     PWRCTRL_CPU0_IRQ_MASK2                             (0xff644000 + (0x052 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK2                             (volatile uint32_t *)0xff644148
#define     PWRCTRL_CPU0_IRQ_MASK3                             (0xff644000 + (0x053 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK3                             (volatile uint32_t *)0xff64414c
#define     PWRCTRL_CPU0_IRQ_MASK4                             (0xff644000 + (0x054 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK4                             (volatile uint32_t *)0xff644150
#define     PWRCTRL_CPU0_IRQ_MASK5                             (0xff644000 + (0x055 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK5                             (volatile uint32_t *)0xff644154
#define     PWRCTRL_CPU0_IRQ_MASK6                             (0xff644000 + (0x056 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK6                             (volatile uint32_t *)0xff644158
#define     PWRCTRL_CPU0_IRQ_MASK7                             (0xff644000 + (0x057 << 2))
#define   P_PWRCTRL_CPU0_IRQ_MASK7                             (volatile uint32_t *)0xff64415c
#define     PWRCTRL_CPU0_MEMPD_INIT_SET                        (0xff644000 + (0x060 << 2))
#define   P_PWRCTRL_CPU0_MEMPD_INIT_SET                        (volatile uint32_t *)0xff644180
#define     PWRCTRL_CPU0_MEMPD_OFF_SET                         (0xff644000 + (0x061 << 2))
#define   P_PWRCTRL_CPU0_MEMPD_OFF_SET                         (volatile uint32_t *)0xff644184
#define     PWRCTRL_CPU0_MEMPD_ON_A_SET                        (0xff644000 + (0x062 << 2))
#define   P_PWRCTRL_CPU0_MEMPD_ON_A_SET                        (volatile uint32_t *)0xff644188
#define     PWRCTRL_CPU0_MEMPD_ON_B_SET                        (0xff644000 + (0x063 << 2))
#define   P_PWRCTRL_CPU0_MEMPD_ON_B_SET                        (volatile uint32_t *)0xff64418c
#define     PWRCTRL_CPU0_MEMPD_ON_C_SET                        (0xff644000 + (0x064 << 2))
#define   P_PWRCTRL_CPU0_MEMPD_ON_C_SET                        (volatile uint32_t *)0xff644190
#define     PWRCTRL_CPU0_MEMPD_ON_D_SET                        (0xff644000 + (0x065 << 2))
#define   P_PWRCTRL_CPU0_MEMPD_ON_D_SET                        (volatile uint32_t *)0xff644194
#define     PWRCTRL_CPU0_MEMPD_STS                             (0xff644000 + (0x066 << 2))
#define   P_PWRCTRL_CPU0_MEMPD_STS                             (volatile uint32_t *)0xff644198
#define     PWRCTRL_CPU0_FSM_STS0                              (0xff644000 + (0x067 << 2))
#define   P_PWRCTRL_CPU0_FSM_STS0                              (volatile uint32_t *)0xff64419c
#define     PWRCTRL_CPU0_FSM_STS1                              (0xff644000 + (0x068 << 2))
#define   P_PWRCTRL_CPU0_FSM_STS1                              (volatile uint32_t *)0xff6441a0
#define     PWRCTRL_CPU0_FSM_STS2                              (0xff644000 + (0x069 << 2))
#define   P_PWRCTRL_CPU0_FSM_STS2                              (volatile uint32_t *)0xff6441a4
#define     PWRCTRL_CPU0_FSM_START_OFF                         (0xff644000 + (0x06d << 2))
#define   P_PWRCTRL_CPU0_FSM_START_OFF                         (volatile uint32_t *)0xff6441b4
#define     PWRCTRL_CPU0_FSM_START_ON                          (0xff644000 + (0x06e << 2))
#define   P_PWRCTRL_CPU0_FSM_START_ON                          (volatile uint32_t *)0xff6441b8
#define     PWRCTRL_CPU0_FSM_JUMP                              (0xff644000 + (0x06f << 2))
#define   P_PWRCTRL_CPU0_FSM_JUMP                              (volatile uint32_t *)0xff6441bc
#define     PWRCTRL_CPU1_AUTO_OFF_CTRL0                        (0xff644000 + (0x070 << 2))
#define   P_PWRCTRL_CPU1_AUTO_OFF_CTRL0                        (volatile uint32_t *)0xff6441c0
#define     PWRCTRL_CPU1_AUTO_OFF_CTRL1                        (0xff644000 + (0x071 << 2))
#define   P_PWRCTRL_CPU1_AUTO_OFF_CTRL1                        (volatile uint32_t *)0xff6441c4
#define     PWRCTRL_CPU1_AUTO_OFF_CTRL2                        (0xff644000 + (0x072 << 2))
#define   P_PWRCTRL_CPU1_AUTO_OFF_CTRL2                        (volatile uint32_t *)0xff6441c8
#define     PWRCTRL_CPU1_AUTO_OFF_CTRL3                        (0xff644000 + (0x073 << 2))
#define   P_PWRCTRL_CPU1_AUTO_OFF_CTRL3                        (volatile uint32_t *)0xff6441cc
#define     PWRCTRL_CPU1_AUTO_OFF_CTRL4                        (0xff644000 + (0x074 << 2))
#define   P_PWRCTRL_CPU1_AUTO_OFF_CTRL4                        (volatile uint32_t *)0xff6441d0
#define     PWRCTRL_CPU1_TIMER_TH_01                           (0xff644000 + (0x078 << 2))
#define   P_PWRCTRL_CPU1_TIMER_TH_01                           (volatile uint32_t *)0xff6441e0
#define     PWRCTRL_CPU1_TIMER_TH_23                           (0xff644000 + (0x079 << 2))
#define   P_PWRCTRL_CPU1_TIMER_TH_23                           (volatile uint32_t *)0xff6441e4
#define     PWRCTRL_CPU1_TIMER_TH_45                           (0xff644000 + (0x07a << 2))
#define   P_PWRCTRL_CPU1_TIMER_TH_45                           (volatile uint32_t *)0xff6441e8
#define     PWRCTRL_CPU1_TIMER_TH_67                           (0xff644000 + (0x07b << 2))
#define   P_PWRCTRL_CPU1_TIMER_TH_67                           (volatile uint32_t *)0xff6441ec
#define     PWRCTRL_CPU1_TIMER_TH_89                           (0xff644000 + (0x07c << 2))
#define   P_PWRCTRL_CPU1_TIMER_TH_89                           (volatile uint32_t *)0xff6441f0
#define     PWRCTRL_CPU1_IRQ_MASK0                             (0xff644000 + (0x080 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK0                             (volatile uint32_t *)0xff644200
#define     PWRCTRL_CPU1_IRQ_MASK1                             (0xff644000 + (0x081 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK1                             (volatile uint32_t *)0xff644204
#define     PWRCTRL_CPU1_IRQ_MASK2                             (0xff644000 + (0x082 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK2                             (volatile uint32_t *)0xff644208
#define     PWRCTRL_CPU1_IRQ_MASK3                             (0xff644000 + (0x083 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK3                             (volatile uint32_t *)0xff64420c
#define     PWRCTRL_CPU1_IRQ_MASK4                             (0xff644000 + (0x084 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK4                             (volatile uint32_t *)0xff644210
#define     PWRCTRL_CPU1_IRQ_MASK5                             (0xff644000 + (0x085 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK5                             (volatile uint32_t *)0xff644214
#define     PWRCTRL_CPU1_IRQ_MASK6                             (0xff644000 + (0x086 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK6                             (volatile uint32_t *)0xff644218
#define     PWRCTRL_CPU1_IRQ_MASK7                             (0xff644000 + (0x087 << 2))
#define   P_PWRCTRL_CPU1_IRQ_MASK7                             (volatile uint32_t *)0xff64421c
#define     PWRCTRL_CPU1_MEMPD_INIT_SET                        (0xff644000 + (0x090 << 2))
#define   P_PWRCTRL_CPU1_MEMPD_INIT_SET                        (volatile uint32_t *)0xff644240
#define     PWRCTRL_CPU1_MEMPD_OFF_SET                         (0xff644000 + (0x091 << 2))
#define   P_PWRCTRL_CPU1_MEMPD_OFF_SET                         (volatile uint32_t *)0xff644244
#define     PWRCTRL_CPU1_MEMPD_ON_A_SET                        (0xff644000 + (0x092 << 2))
#define   P_PWRCTRL_CPU1_MEMPD_ON_A_SET                        (volatile uint32_t *)0xff644248
#define     PWRCTRL_CPU1_MEMPD_ON_B_SET                        (0xff644000 + (0x093 << 2))
#define   P_PWRCTRL_CPU1_MEMPD_ON_B_SET                        (volatile uint32_t *)0xff64424c
#define     PWRCTRL_CPU1_MEMPD_ON_C_SET                        (0xff644000 + (0x094 << 2))
#define   P_PWRCTRL_CPU1_MEMPD_ON_C_SET                        (volatile uint32_t *)0xff644250
#define     PWRCTRL_CPU1_MEMPD_ON_D_SET                        (0xff644000 + (0x095 << 2))
#define   P_PWRCTRL_CPU1_MEMPD_ON_D_SET                        (volatile uint32_t *)0xff644254
#define     PWRCTRL_CPU1_MEMPD_STS                             (0xff644000 + (0x096 << 2))
#define   P_PWRCTRL_CPU1_MEMPD_STS                             (volatile uint32_t *)0xff644258
#define     PWRCTRL_CPU1_FSM_STS0                              (0xff644000 + (0x097 << 2))
#define   P_PWRCTRL_CPU1_FSM_STS0                              (volatile uint32_t *)0xff64425c
#define     PWRCTRL_CPU1_FSM_STS1                              (0xff644000 + (0x098 << 2))
#define   P_PWRCTRL_CPU1_FSM_STS1                              (volatile uint32_t *)0xff644260
#define     PWRCTRL_CPU1_FSM_STS2                              (0xff644000 + (0x099 << 2))
#define   P_PWRCTRL_CPU1_FSM_STS2                              (volatile uint32_t *)0xff644264
#define     PWRCTRL_CPU1_FSM_START_OFF                         (0xff644000 + (0x09d << 2))
#define   P_PWRCTRL_CPU1_FSM_START_OFF                         (volatile uint32_t *)0xff644274
#define     PWRCTRL_CPU1_FSM_START_ON                          (0xff644000 + (0x09e << 2))
#define   P_PWRCTRL_CPU1_FSM_START_ON                          (volatile uint32_t *)0xff644278
#define     PWRCTRL_CPU1_FSM_JUMP                              (0xff644000 + (0x09f << 2))
#define   P_PWRCTRL_CPU1_FSM_JUMP                              (volatile uint32_t *)0xff64427c
#define     PWRCTRL_CPU2_AUTO_OFF_CTRL0                        (0xff644000 + (0x0a0 << 2))
#define   P_PWRCTRL_CPU2_AUTO_OFF_CTRL0                        (volatile uint32_t *)0xff644280
#define     PWRCTRL_CPU2_AUTO_OFF_CTRL1                        (0xff644000 + (0x0a1 << 2))
#define   P_PWRCTRL_CPU2_AUTO_OFF_CTRL1                        (volatile uint32_t *)0xff644284
#define     PWRCTRL_CPU2_AUTO_OFF_CTRL2                        (0xff644000 + (0x0a2 << 2))
#define   P_PWRCTRL_CPU2_AUTO_OFF_CTRL2                        (volatile uint32_t *)0xff644288
#define     PWRCTRL_CPU2_AUTO_OFF_CTRL3                        (0xff644000 + (0x0a3 << 2))
#define   P_PWRCTRL_CPU2_AUTO_OFF_CTRL3                        (volatile uint32_t *)0xff64428c
#define     PWRCTRL_CPU2_AUTO_OFF_CTRL4                        (0xff644000 + (0x0a4 << 2))
#define   P_PWRCTRL_CPU2_AUTO_OFF_CTRL4                        (volatile uint32_t *)0xff644290
#define     PWRCTRL_CPU2_TIMER_TH_01                           (0xff644000 + (0x0a8 << 2))
#define   P_PWRCTRL_CPU2_TIMER_TH_01                           (volatile uint32_t *)0xff6442a0
#define     PWRCTRL_CPU2_TIMER_TH_23                           (0xff644000 + (0x0a9 << 2))
#define   P_PWRCTRL_CPU2_TIMER_TH_23                           (volatile uint32_t *)0xff6442a4
#define     PWRCTRL_CPU2_TIMER_TH_45                           (0xff644000 + (0x0aa << 2))
#define   P_PWRCTRL_CPU2_TIMER_TH_45                           (volatile uint32_t *)0xff6442a8
#define     PWRCTRL_CPU2_TIMER_TH_67                           (0xff644000 + (0x0ab << 2))
#define   P_PWRCTRL_CPU2_TIMER_TH_67                           (volatile uint32_t *)0xff6442ac
#define     PWRCTRL_CPU2_TIMER_TH_89                           (0xff644000 + (0x0ac << 2))
#define   P_PWRCTRL_CPU2_TIMER_TH_89                           (volatile uint32_t *)0xff6442b0
#define     PWRCTRL_CPU2_IRQ_MASK0                             (0xff644000 + (0x0b0 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK0                             (volatile uint32_t *)0xff6442c0
#define     PWRCTRL_CPU2_IRQ_MASK1                             (0xff644000 + (0x0b1 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK1                             (volatile uint32_t *)0xff6442c4
#define     PWRCTRL_CPU2_IRQ_MASK2                             (0xff644000 + (0x0b2 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK2                             (volatile uint32_t *)0xff6442c8
#define     PWRCTRL_CPU2_IRQ_MASK3                             (0xff644000 + (0x0b3 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK3                             (volatile uint32_t *)0xff6442cc
#define     PWRCTRL_CPU2_IRQ_MASK4                             (0xff644000 + (0x0b4 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK4                             (volatile uint32_t *)0xff6442d0
#define     PWRCTRL_CPU2_IRQ_MASK5                             (0xff644000 + (0x0b5 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK5                             (volatile uint32_t *)0xff6442d4
#define     PWRCTRL_CPU2_IRQ_MASK6                             (0xff644000 + (0x0b6 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK6                             (volatile uint32_t *)0xff6442d8
#define     PWRCTRL_CPU2_IRQ_MASK7                             (0xff644000 + (0x0b7 << 2))
#define   P_PWRCTRL_CPU2_IRQ_MASK7                             (volatile uint32_t *)0xff6442dc
#define     PWRCTRL_CPU2_MEMPD_INIT_SET                        (0xff644000 + (0x0c0 << 2))
#define   P_PWRCTRL_CPU2_MEMPD_INIT_SET                        (volatile uint32_t *)0xff644300
#define     PWRCTRL_CPU2_MEMPD_OFF_SET                         (0xff644000 + (0x0c1 << 2))
#define   P_PWRCTRL_CPU2_MEMPD_OFF_SET                         (volatile uint32_t *)0xff644304
#define     PWRCTRL_CPU2_MEMPD_ON_A_SET                        (0xff644000 + (0x0c2 << 2))
#define   P_PWRCTRL_CPU2_MEMPD_ON_A_SET                        (volatile uint32_t *)0xff644308
#define     PWRCTRL_CPU2_MEMPD_ON_B_SET                        (0xff644000 + (0x0c3 << 2))
#define   P_PWRCTRL_CPU2_MEMPD_ON_B_SET                        (volatile uint32_t *)0xff64430c
#define     PWRCTRL_CPU2_MEMPD_ON_C_SET                        (0xff644000 + (0x0c4 << 2))
#define   P_PWRCTRL_CPU2_MEMPD_ON_C_SET                        (volatile uint32_t *)0xff644310
#define     PWRCTRL_CPU2_MEMPD_ON_D_SET                        (0xff644000 + (0x0c5 << 2))
#define   P_PWRCTRL_CPU2_MEMPD_ON_D_SET                        (volatile uint32_t *)0xff644314
#define     PWRCTRL_CPU2_MEMPD_STS                             (0xff644000 + (0x0c6 << 2))
#define   P_PWRCTRL_CPU2_MEMPD_STS                             (volatile uint32_t *)0xff644318
#define     PWRCTRL_CPU2_FSM_STS0                              (0xff644000 + (0x0c7 << 2))
#define   P_PWRCTRL_CPU2_FSM_STS0                              (volatile uint32_t *)0xff64431c
#define     PWRCTRL_CPU2_FSM_STS1                              (0xff644000 + (0x0c8 << 2))
#define   P_PWRCTRL_CPU2_FSM_STS1                              (volatile uint32_t *)0xff644320
#define     PWRCTRL_CPU2_FSM_STS2                              (0xff644000 + (0x0c9 << 2))
#define   P_PWRCTRL_CPU2_FSM_STS2                              (volatile uint32_t *)0xff644324
#define     PWRCTRL_CPU2_FSM_START_OFF                         (0xff644000 + (0x0cd << 2))
#define   P_PWRCTRL_CPU2_FSM_START_OFF                         (volatile uint32_t *)0xff644334
#define     PWRCTRL_CPU2_FSM_START_ON                          (0xff644000 + (0x0ce << 2))
#define   P_PWRCTRL_CPU2_FSM_START_ON                          (volatile uint32_t *)0xff644338
#define     PWRCTRL_CPU2_FSM_JUMP                              (0xff644000 + (0x0cf << 2))
#define   P_PWRCTRL_CPU2_FSM_JUMP                              (volatile uint32_t *)0xff64433c
#define     PWRCTRL_CPU3_AUTO_OFF_CTRL0                        (0xff644000 + (0x0d0 << 2))
#define   P_PWRCTRL_CPU3_AUTO_OFF_CTRL0                        (volatile uint32_t *)0xff644340
#define     PWRCTRL_CPU3_AUTO_OFF_CTRL1                        (0xff644000 + (0x0d1 << 2))
#define   P_PWRCTRL_CPU3_AUTO_OFF_CTRL1                        (volatile uint32_t *)0xff644344
#define     PWRCTRL_CPU3_AUTO_OFF_CTRL2                        (0xff644000 + (0x0d2 << 2))
#define   P_PWRCTRL_CPU3_AUTO_OFF_CTRL2                        (volatile uint32_t *)0xff644348
#define     PWRCTRL_CPU3_AUTO_OFF_CTRL3                        (0xff644000 + (0x0d3 << 2))
#define   P_PWRCTRL_CPU3_AUTO_OFF_CTRL3                        (volatile uint32_t *)0xff64434c
#define     PWRCTRL_CPU3_AUTO_OFF_CTRL4                        (0xff644000 + (0x0d4 << 2))
#define   P_PWRCTRL_CPU3_AUTO_OFF_CTRL4                        (volatile uint32_t *)0xff644350
#define     PWRCTRL_CPU3_TIMER_TH_01                           (0xff644000 + (0x0d8 << 2))
#define   P_PWRCTRL_CPU3_TIMER_TH_01                           (volatile uint32_t *)0xff644360
#define     PWRCTRL_CPU3_TIMER_TH_23                           (0xff644000 + (0x0d9 << 2))
#define   P_PWRCTRL_CPU3_TIMER_TH_23                           (volatile uint32_t *)0xff644364
#define     PWRCTRL_CPU3_TIMER_TH_45                           (0xff644000 + (0x0da << 2))
#define   P_PWRCTRL_CPU3_TIMER_TH_45                           (volatile uint32_t *)0xff644368
#define     PWRCTRL_CPU3_TIMER_TH_67                           (0xff644000 + (0x0db << 2))
#define   P_PWRCTRL_CPU3_TIMER_TH_67                           (volatile uint32_t *)0xff64436c
#define     PWRCTRL_CPU3_TIMER_TH_89                           (0xff644000 + (0x0dc << 2))
#define   P_PWRCTRL_CPU3_TIMER_TH_89                           (volatile uint32_t *)0xff644370
#define     PWRCTRL_CPU3_IRQ_MASK0                             (0xff644000 + (0x0e0 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK0                             (volatile uint32_t *)0xff644380
#define     PWRCTRL_CPU3_IRQ_MASK1                             (0xff644000 + (0x0e1 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK1                             (volatile uint32_t *)0xff644384
#define     PWRCTRL_CPU3_IRQ_MASK2                             (0xff644000 + (0x0e2 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK2                             (volatile uint32_t *)0xff644388
#define     PWRCTRL_CPU3_IRQ_MASK3                             (0xff644000 + (0x0e3 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK3                             (volatile uint32_t *)0xff64438c
#define     PWRCTRL_CPU3_IRQ_MASK4                             (0xff644000 + (0x0e4 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK4                             (volatile uint32_t *)0xff644390
#define     PWRCTRL_CPU3_IRQ_MASK5                             (0xff644000 + (0x0e5 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK5                             (volatile uint32_t *)0xff644394
#define     PWRCTRL_CPU3_IRQ_MASK6                             (0xff644000 + (0x0e6 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK6                             (volatile uint32_t *)0xff644398
#define     PWRCTRL_CPU3_IRQ_MASK7                             (0xff644000 + (0x0e7 << 2))
#define   P_PWRCTRL_CPU3_IRQ_MASK7                             (volatile uint32_t *)0xff64439c
#define     PWRCTRL_CPU3_MEMPD_INIT_SET                        (0xff644000 + (0x0f0 << 2))
#define   P_PWRCTRL_CPU3_MEMPD_INIT_SET                        (volatile uint32_t *)0xff6443c0
#define     PWRCTRL_CPU3_MEMPD_OFF_SET                         (0xff644000 + (0x0f1 << 2))
#define   P_PWRCTRL_CPU3_MEMPD_OFF_SET                         (volatile uint32_t *)0xff6443c4
#define     PWRCTRL_CPU3_MEMPD_ON_A_SET                        (0xff644000 + (0x0f2 << 2))
#define   P_PWRCTRL_CPU3_MEMPD_ON_A_SET                        (volatile uint32_t *)0xff6443c8
#define     PWRCTRL_CPU3_MEMPD_ON_B_SET                        (0xff644000 + (0x0f3 << 2))
#define   P_PWRCTRL_CPU3_MEMPD_ON_B_SET                        (volatile uint32_t *)0xff6443cc
#define     PWRCTRL_CPU3_MEMPD_ON_C_SET                        (0xff644000 + (0x0f4 << 2))
#define   P_PWRCTRL_CPU3_MEMPD_ON_C_SET                        (volatile uint32_t *)0xff6443d0
#define     PWRCTRL_CPU3_MEMPD_ON_D_SET                        (0xff644000 + (0x0f5 << 2))
#define   P_PWRCTRL_CPU3_MEMPD_ON_D_SET                        (volatile uint32_t *)0xff6443d4
#define     PWRCTRL_CPU3_MEMPD_STS                             (0xff644000 + (0x0f6 << 2))
#define   P_PWRCTRL_CPU3_MEMPD_STS                             (volatile uint32_t *)0xff6443d8
#define     PWRCTRL_CPU3_FSM_STS0                              (0xff644000 + (0x0f7 << 2))
#define   P_PWRCTRL_CPU3_FSM_STS0                              (volatile uint32_t *)0xff6443dc
#define     PWRCTRL_CPU3_FSM_STS1                              (0xff644000 + (0x0f8 << 2))
#define   P_PWRCTRL_CPU3_FSM_STS1                              (volatile uint32_t *)0xff6443e0
#define     PWRCTRL_CPU3_FSM_STS2                              (0xff644000 + (0x0f9 << 2))
#define   P_PWRCTRL_CPU3_FSM_STS2                              (volatile uint32_t *)0xff6443e4
#define     PWRCTRL_CPU3_FSM_START_OFF                         (0xff644000 + (0x0fd << 2))
#define   P_PWRCTRL_CPU3_FSM_START_OFF                         (volatile uint32_t *)0xff6443f4
#define     PWRCTRL_CPU3_FSM_START_ON                          (0xff644000 + (0x0fe << 2))
#define   P_PWRCTRL_CPU3_FSM_START_ON                          (volatile uint32_t *)0xff6443f8
#define     PWRCTRL_CPU3_FSM_JUMP                              (0xff644000 + (0x0ff << 2))
#define   P_PWRCTRL_CPU3_FSM_JUMP                              (volatile uint32_t *)0xff6443fc
#define     PWRCTRL_CPUTOP_AUTO_OFF_CTRL0                      (0xff644000 + (0x100 << 2))
#define   P_PWRCTRL_CPUTOP_AUTO_OFF_CTRL0                      (volatile uint32_t *)0xff644400
#define     PWRCTRL_CPUTOP_AUTO_OFF_CTRL1                      (0xff644000 + (0x101 << 2))
#define   P_PWRCTRL_CPUTOP_AUTO_OFF_CTRL1                      (volatile uint32_t *)0xff644404
#define     PWRCTRL_CPUTOP_AUTO_OFF_CTRL2                      (0xff644000 + (0x102 << 2))
#define   P_PWRCTRL_CPUTOP_AUTO_OFF_CTRL2                      (volatile uint32_t *)0xff644408
#define     PWRCTRL_CPUTOP_AUTO_OFF_CTRL3                      (0xff644000 + (0x103 << 2))
#define   P_PWRCTRL_CPUTOP_AUTO_OFF_CTRL3                      (volatile uint32_t *)0xff64440c
#define     PWRCTRL_CPUTOP_AUTO_OFF_CTRL4                      (0xff644000 + (0x104 << 2))
#define   P_PWRCTRL_CPUTOP_AUTO_OFF_CTRL4                      (volatile uint32_t *)0xff644410
#define     PWRCTRL_CPUTOP_TIMER_TH_01                         (0xff644000 + (0x108 << 2))
#define   P_PWRCTRL_CPUTOP_TIMER_TH_01                         (volatile uint32_t *)0xff644420
#define     PWRCTRL_CPUTOP_TIMER_TH_23                         (0xff644000 + (0x109 << 2))
#define   P_PWRCTRL_CPUTOP_TIMER_TH_23                         (volatile uint32_t *)0xff644424
#define     PWRCTRL_CPUTOP_TIMER_TH_45                         (0xff644000 + (0x10a << 2))
#define   P_PWRCTRL_CPUTOP_TIMER_TH_45                         (volatile uint32_t *)0xff644428
#define     PWRCTRL_CPUTOP_TIMER_TH_67                         (0xff644000 + (0x10b << 2))
#define   P_PWRCTRL_CPUTOP_TIMER_TH_67                         (volatile uint32_t *)0xff64442c
#define     PWRCTRL_CPUTOP_TIMER_TH_89                         (0xff644000 + (0x10c << 2))
#define   P_PWRCTRL_CPUTOP_TIMER_TH_89                         (volatile uint32_t *)0xff644430
#define     PWRCTRL_CPUTOP_IRQ_MASK0                           (0xff644000 + (0x110 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK0                           (volatile uint32_t *)0xff644440
#define     PWRCTRL_CPUTOP_IRQ_MASK1                           (0xff644000 + (0x111 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK1                           (volatile uint32_t *)0xff644444
#define     PWRCTRL_CPUTOP_IRQ_MASK2                           (0xff644000 + (0x112 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK2                           (volatile uint32_t *)0xff644448
#define     PWRCTRL_CPUTOP_IRQ_MASK3                           (0xff644000 + (0x113 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK3                           (volatile uint32_t *)0xff64444c
#define     PWRCTRL_CPUTOP_IRQ_MASK4                           (0xff644000 + (0x114 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK4                           (volatile uint32_t *)0xff644450
#define     PWRCTRL_CPUTOP_IRQ_MASK5                           (0xff644000 + (0x115 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK5                           (volatile uint32_t *)0xff644454
#define     PWRCTRL_CPUTOP_IRQ_MASK6                           (0xff644000 + (0x116 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK6                           (volatile uint32_t *)0xff644458
#define     PWRCTRL_CPUTOP_IRQ_MASK7                           (0xff644000 + (0x117 << 2))
#define   P_PWRCTRL_CPUTOP_IRQ_MASK7                           (volatile uint32_t *)0xff64445c
#define     PWRCTRL_CPUTOP_MEMPD_INIT_SET                      (0xff644000 + (0x120 << 2))
#define   P_PWRCTRL_CPUTOP_MEMPD_INIT_SET                      (volatile uint32_t *)0xff644480
#define     PWRCTRL_CPUTOP_MEMPD_OFF_SET                       (0xff644000 + (0x121 << 2))
#define   P_PWRCTRL_CPUTOP_MEMPD_OFF_SET                       (volatile uint32_t *)0xff644484
#define     PWRCTRL_CPUTOP_MEMPD_ON_A_SET                      (0xff644000 + (0x122 << 2))
#define   P_PWRCTRL_CPUTOP_MEMPD_ON_A_SET                      (volatile uint32_t *)0xff644488
#define     PWRCTRL_CPUTOP_MEMPD_ON_B_SET                      (0xff644000 + (0x123 << 2))
#define   P_PWRCTRL_CPUTOP_MEMPD_ON_B_SET                      (volatile uint32_t *)0xff64448c
#define     PWRCTRL_CPUTOP_MEMPD_ON_C_SET                      (0xff644000 + (0x124 << 2))
#define   P_PWRCTRL_CPUTOP_MEMPD_ON_C_SET                      (volatile uint32_t *)0xff644490
#define     PWRCTRL_CPUTOP_MEMPD_ON_D_SET                      (0xff644000 + (0x125 << 2))
#define   P_PWRCTRL_CPUTOP_MEMPD_ON_D_SET                      (volatile uint32_t *)0xff644494
#define     PWRCTRL_CPUTOP_MEMPD_STS                           (0xff644000 + (0x126 << 2))
#define   P_PWRCTRL_CPUTOP_MEMPD_STS                           (volatile uint32_t *)0xff644498
#define     PWRCTRL_CPUTOP_FSM_STS0                            (0xff644000 + (0x127 << 2))
#define   P_PWRCTRL_CPUTOP_FSM_STS0                            (volatile uint32_t *)0xff64449c
#define     PWRCTRL_CPUTOP_FSM_STS1                            (0xff644000 + (0x128 << 2))
#define   P_PWRCTRL_CPUTOP_FSM_STS1                            (volatile uint32_t *)0xff6444a0
#define     PWRCTRL_CPUTOP_FSM_STS2                            (0xff644000 + (0x129 << 2))
#define   P_PWRCTRL_CPUTOP_FSM_STS2                            (volatile uint32_t *)0xff6444a4
#define     PWRCTRL_CPUTOP_FSM_START_OFF                       (0xff644000 + (0x12d << 2))
#define   P_PWRCTRL_CPUTOP_FSM_START_OFF                       (volatile uint32_t *)0xff6444b4
#define     PWRCTRL_CPUTOP_FSM_START_ON                        (0xff644000 + (0x12e << 2))
#define   P_PWRCTRL_CPUTOP_FSM_START_ON                        (volatile uint32_t *)0xff6444b8
#define     PWRCTRL_CPUTOP_FSM_JUMP                            (0xff644000 + (0x12f << 2))
#define   P_PWRCTRL_CPUTOP_FSM_JUMP                            (volatile uint32_t *)0xff6444bc
#define     PWRCTRL_DSPA_AUTO_OFF_CTRL0                        (0xff644000 + (0x130 << 2))
#define   P_PWRCTRL_DSPA_AUTO_OFF_CTRL0                        (volatile uint32_t *)0xff6444c0
#define     PWRCTRL_DSPA_AUTO_OFF_CTRL1                        (0xff644000 + (0x131 << 2))
#define   P_PWRCTRL_DSPA_AUTO_OFF_CTRL1                        (volatile uint32_t *)0xff6444c4
#define     PWRCTRL_DSPA_AUTO_OFF_CTRL2                        (0xff644000 + (0x132 << 2))
#define   P_PWRCTRL_DSPA_AUTO_OFF_CTRL2                        (volatile uint32_t *)0xff6444c8
#define     PWRCTRL_DSPA_AUTO_OFF_CTRL3                        (0xff644000 + (0x133 << 2))
#define   P_PWRCTRL_DSPA_AUTO_OFF_CTRL3                        (volatile uint32_t *)0xff6444cc
#define     PWRCTRL_DSPA_AUTO_OFF_CTRL4                        (0xff644000 + (0x134 << 2))
#define   P_PWRCTRL_DSPA_AUTO_OFF_CTRL4                        (volatile uint32_t *)0xff6444d0
#define     PWRCTRL_DSPA_TIMER_TH_01                           (0xff644000 + (0x138 << 2))
#define   P_PWRCTRL_DSPA_TIMER_TH_01                           (volatile uint32_t *)0xff6444e0
#define     PWRCTRL_DSPA_TIMER_TH_23                           (0xff644000 + (0x139 << 2))
#define   P_PWRCTRL_DSPA_TIMER_TH_23                           (volatile uint32_t *)0xff6444e4
#define     PWRCTRL_DSPA_TIMER_TH_45                           (0xff644000 + (0x13a << 2))
#define   P_PWRCTRL_DSPA_TIMER_TH_45                           (volatile uint32_t *)0xff6444e8
#define     PWRCTRL_DSPA_TIMER_TH_67                           (0xff644000 + (0x13b << 2))
#define   P_PWRCTRL_DSPA_TIMER_TH_67                           (volatile uint32_t *)0xff6444ec
#define     PWRCTRL_DSPA_TIMER_TH_89                           (0xff644000 + (0x13c << 2))
#define   P_PWRCTRL_DSPA_TIMER_TH_89                           (volatile uint32_t *)0xff6444f0
#define     PWRCTRL_DSPA_IRQ_MASK0                             (0xff644000 + (0x140 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK0                             (volatile uint32_t *)0xff644500
#define     PWRCTRL_DSPA_IRQ_MASK1                             (0xff644000 + (0x141 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK1                             (volatile uint32_t *)0xff644504
#define     PWRCTRL_DSPA_IRQ_MASK2                             (0xff644000 + (0x142 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK2                             (volatile uint32_t *)0xff644508
#define     PWRCTRL_DSPA_IRQ_MASK3                             (0xff644000 + (0x143 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK3                             (volatile uint32_t *)0xff64450c
#define     PWRCTRL_DSPA_IRQ_MASK4                             (0xff644000 + (0x144 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK4                             (volatile uint32_t *)0xff644510
#define     PWRCTRL_DSPA_IRQ_MASK5                             (0xff644000 + (0x145 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK5                             (volatile uint32_t *)0xff644514
#define     PWRCTRL_DSPA_IRQ_MASK6                             (0xff644000 + (0x146 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK6                             (volatile uint32_t *)0xff644518
#define     PWRCTRL_DSPA_IRQ_MASK7                             (0xff644000 + (0x147 << 2))
#define   P_PWRCTRL_DSPA_IRQ_MASK7                             (volatile uint32_t *)0xff64451c
#define     PWRCTRL_DSPA_MEMPD_INIT_SET                        (0xff644000 + (0x150 << 2))
#define   P_PWRCTRL_DSPA_MEMPD_INIT_SET                        (volatile uint32_t *)0xff644540
#define     PWRCTRL_DSPA_MEMPD_OFF_SET                         (0xff644000 + (0x151 << 2))
#define   P_PWRCTRL_DSPA_MEMPD_OFF_SET                         (volatile uint32_t *)0xff644544
#define     PWRCTRL_DSPA_MEMPD_ON_A_SET                        (0xff644000 + (0x152 << 2))
#define   P_PWRCTRL_DSPA_MEMPD_ON_A_SET                        (volatile uint32_t *)0xff644548
#define     PWRCTRL_DSPA_MEMPD_ON_B_SET                        (0xff644000 + (0x153 << 2))
#define   P_PWRCTRL_DSPA_MEMPD_ON_B_SET                        (volatile uint32_t *)0xff64454c
#define     PWRCTRL_DSPA_MEMPD_ON_C_SET                        (0xff644000 + (0x154 << 2))
#define   P_PWRCTRL_DSPA_MEMPD_ON_C_SET                        (volatile uint32_t *)0xff644550
#define     PWRCTRL_DSPA_MEMPD_ON_D_SET                        (0xff644000 + (0x155 << 2))
#define   P_PWRCTRL_DSPA_MEMPD_ON_D_SET                        (volatile uint32_t *)0xff644554
#define     PWRCTRL_DSPA_MEMPD_STS                             (0xff644000 + (0x156 << 2))
#define   P_PWRCTRL_DSPA_MEMPD_STS                             (volatile uint32_t *)0xff644558
#define     PWRCTRL_DSPA_FSM_STS0                              (0xff644000 + (0x157 << 2))
#define   P_PWRCTRL_DSPA_FSM_STS0                              (volatile uint32_t *)0xff64455c
#define     PWRCTRL_DSPA_FSM_STS1                              (0xff644000 + (0x158 << 2))
#define   P_PWRCTRL_DSPA_FSM_STS1                              (volatile uint32_t *)0xff644560
#define     PWRCTRL_DSPA_FSM_STS2                              (0xff644000 + (0x159 << 2))
#define   P_PWRCTRL_DSPA_FSM_STS2                              (volatile uint32_t *)0xff644564
#define     PWRCTRL_DSPA_FSM_START                             (0xff644000 + (0x15e << 2))
#define   P_PWRCTRL_DSPA_FSM_START                             (volatile uint32_t *)0xff644578
#define     PWRCTRL_DSPA_FSM_JUMP                              (0xff644000 + (0x15f << 2))
#define   P_PWRCTRL_DSPA_FSM_JUMP                              (volatile uint32_t *)0xff64457c
#define     PWRCTRL_DSPB_AUTO_OFF_CTRL0                        (0xff644000 + (0x160 << 2))
#define   P_PWRCTRL_DSPB_AUTO_OFF_CTRL0                        (volatile uint32_t *)0xff644580
#define     PWRCTRL_DSPB_AUTO_OFF_CTRL1                        (0xff644000 + (0x161 << 2))
#define   P_PWRCTRL_DSPB_AUTO_OFF_CTRL1                        (volatile uint32_t *)0xff644584
#define     PWRCTRL_DSPB_AUTO_OFF_CTRL2                        (0xff644000 + (0x162 << 2))
#define   P_PWRCTRL_DSPB_AUTO_OFF_CTRL2                        (volatile uint32_t *)0xff644588
#define     PWRCTRL_DSPB_AUTO_OFF_CTRL3                        (0xff644000 + (0x163 << 2))
#define   P_PWRCTRL_DSPB_AUTO_OFF_CTRL3                        (volatile uint32_t *)0xff64458c
#define     PWRCTRL_DSPB_AUTO_OFF_CTRL4                        (0xff644000 + (0x164 << 2))
#define   P_PWRCTRL_DSPB_AUTO_OFF_CTRL4                        (volatile uint32_t *)0xff644590
#define     PWRCTRL_DSPB_TIMER_TH_01                           (0xff644000 + (0x168 << 2))
#define   P_PWRCTRL_DSPB_TIMER_TH_01                           (volatile uint32_t *)0xff6445a0
#define     PWRCTRL_DSPB_TIMER_TH_23                           (0xff644000 + (0x169 << 2))
#define   P_PWRCTRL_DSPB_TIMER_TH_23                           (volatile uint32_t *)0xff6445a4
#define     PWRCTRL_DSPB_TIMER_TH_45                           (0xff644000 + (0x16a << 2))
#define   P_PWRCTRL_DSPB_TIMER_TH_45                           (volatile uint32_t *)0xff6445a8
#define     PWRCTRL_DSPB_TIMER_TH_67                           (0xff644000 + (0x16b << 2))
#define   P_PWRCTRL_DSPB_TIMER_TH_67                           (volatile uint32_t *)0xff6445ac
#define     PWRCTRL_DSPB_TIMER_TH_89                           (0xff644000 + (0x16c << 2))
#define   P_PWRCTRL_DSPB_TIMER_TH_89                           (volatile uint32_t *)0xff6445b0
#define     PWRCTRL_DSPB_IRQ_MASK0                             (0xff644000 + (0x170 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK0                             (volatile uint32_t *)0xff6445c0
#define     PWRCTRL_DSPB_IRQ_MASK1                             (0xff644000 + (0x171 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK1                             (volatile uint32_t *)0xff6445c4
#define     PWRCTRL_DSPB_IRQ_MASK2                             (0xff644000 + (0x172 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK2                             (volatile uint32_t *)0xff6445c8
#define     PWRCTRL_DSPB_IRQ_MASK3                             (0xff644000 + (0x173 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK3                             (volatile uint32_t *)0xff6445cc
#define     PWRCTRL_DSPB_IRQ_MASK4                             (0xff644000 + (0x174 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK4                             (volatile uint32_t *)0xff6445d0
#define     PWRCTRL_DSPB_IRQ_MASK5                             (0xff644000 + (0x175 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK5                             (volatile uint32_t *)0xff6445d4
#define     PWRCTRL_DSPB_IRQ_MASK6                             (0xff644000 + (0x176 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK6                             (volatile uint32_t *)0xff6445d8
#define     PWRCTRL_DSPB_IRQ_MASK7                             (0xff644000 + (0x177 << 2))
#define   P_PWRCTRL_DSPB_IRQ_MASK7                             (volatile uint32_t *)0xff6445dc
#define     PWRCTRL_DSPB_MEMPD_INIT_SET                        (0xff644000 + (0x180 << 2))
#define   P_PWRCTRL_DSPB_MEMPD_INIT_SET                        (volatile uint32_t *)0xff644600
#define     PWRCTRL_DSPB_MEMPD_OFF_SET                         (0xff644000 + (0x181 << 2))
#define   P_PWRCTRL_DSPB_MEMPD_OFF_SET                         (volatile uint32_t *)0xff644604
#define     PWRCTRL_DSPB_MEMPD_ON_A_SET                        (0xff644000 + (0x182 << 2))
#define   P_PWRCTRL_DSPB_MEMPD_ON_A_SET                        (volatile uint32_t *)0xff644608
#define     PWRCTRL_DSPB_MEMPD_ON_B_SET                        (0xff644000 + (0x183 << 2))
#define   P_PWRCTRL_DSPB_MEMPD_ON_B_SET                        (volatile uint32_t *)0xff64460c
#define     PWRCTRL_DSPB_MEMPD_ON_C_SET                        (0xff644000 + (0x184 << 2))
#define   P_PWRCTRL_DSPB_MEMPD_ON_C_SET                        (volatile uint32_t *)0xff644610
#define     PWRCTRL_DSPB_MEMPD_ON_D_SET                        (0xff644000 + (0x185 << 2))
#define   P_PWRCTRL_DSPB_MEMPD_ON_D_SET                        (volatile uint32_t *)0xff644614
#define     PWRCTRL_DSPB_MEMPD_STS                             (0xff644000 + (0x186 << 2))
#define   P_PWRCTRL_DSPB_MEMPD_STS                             (volatile uint32_t *)0xff644618
#define     PWRCTRL_DSPB_FSM_STS0                              (0xff644000 + (0x187 << 2))
#define   P_PWRCTRL_DSPB_FSM_STS0                              (volatile uint32_t *)0xff64461c
#define     PWRCTRL_DSPB_FSM_STS1                              (0xff644000 + (0x188 << 2))
#define   P_PWRCTRL_DSPB_FSM_STS1                              (volatile uint32_t *)0xff644620
#define     PWRCTRL_DSPB_FSM_STS2                              (0xff644000 + (0x189 << 2))
#define   P_PWRCTRL_DSPB_FSM_STS2                              (volatile uint32_t *)0xff644624
#define     PWRCTRL_DSPB_FSM_START                             (0xff644000 + (0x18e << 2))
#define   P_PWRCTRL_DSPB_FSM_START                             (volatile uint32_t *)0xff644638
#define     PWRCTRL_DSPB_FSM_JUMP                              (0xff644000 + (0x18f << 2))
#define   P_PWRCTRL_DSPB_FSM_JUMP                              (volatile uint32_t *)0xff64463c
#define     PWRCTRL_SPTOP_AUTO_OFF_CTRL0                       (0xff644000 + (0x190 << 2))
#define   P_PWRCTRL_SPTOP_AUTO_OFF_CTRL0                       (volatile uint32_t *)0xff644640
#define     PWRCTRL_SPTOP_AUTO_OFF_CTRL1                       (0xff644000 + (0x191 << 2))
#define   P_PWRCTRL_SPTOP_AUTO_OFF_CTRL1                       (volatile uint32_t *)0xff644644
#define     PWRCTRL_SPTOP_AUTO_OFF_CTRL2                       (0xff644000 + (0x192 << 2))
#define   P_PWRCTRL_SPTOP_AUTO_OFF_CTRL2                       (volatile uint32_t *)0xff644648
#define     PWRCTRL_SPTOP_AUTO_OFF_CTRL3                       (0xff644000 + (0x193 << 2))
#define   P_PWRCTRL_SPTOP_AUTO_OFF_CTRL3                       (volatile uint32_t *)0xff64464c
#define     PWRCTRL_SPTOP_AUTO_OFF_CTRL4                       (0xff644000 + (0x194 << 2))
#define   P_PWRCTRL_SPTOP_AUTO_OFF_CTRL4                       (volatile uint32_t *)0xff644650
#define     PWRCTRL_SPTOP_TIMER_TH_01                          (0xff644000 + (0x198 << 2))
#define   P_PWRCTRL_SPTOP_TIMER_TH_01                          (volatile uint32_t *)0xff644660
#define     PWRCTRL_SPTOP_TIMER_TH_23                          (0xff644000 + (0x199 << 2))
#define   P_PWRCTRL_SPTOP_TIMER_TH_23                          (volatile uint32_t *)0xff644664
#define     PWRCTRL_SPTOP_TIMER_TH_45                          (0xff644000 + (0x19a << 2))
#define   P_PWRCTRL_SPTOP_TIMER_TH_45                          (volatile uint32_t *)0xff644668
#define     PWRCTRL_SPTOP_TIMER_TH_67                          (0xff644000 + (0x19b << 2))
#define   P_PWRCTRL_SPTOP_TIMER_TH_67                          (volatile uint32_t *)0xff64466c
#define     PWRCTRL_SPTOP_TIMER_TH_89                          (0xff644000 + (0x19c << 2))
#define   P_PWRCTRL_SPTOP_TIMER_TH_89                          (volatile uint32_t *)0xff644670
#define     PWRCTRL_SPTOP_IRQ_MASK0                            (0xff644000 + (0x1a0 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK0                            (volatile uint32_t *)0xff644680
#define     PWRCTRL_SPTOP_IRQ_MASK1                            (0xff644000 + (0x1a1 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK1                            (volatile uint32_t *)0xff644684
#define     PWRCTRL_SPTOP_IRQ_MASK2                            (0xff644000 + (0x1a2 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK2                            (volatile uint32_t *)0xff644688
#define     PWRCTRL_SPTOP_IRQ_MASK3                            (0xff644000 + (0x1a3 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK3                            (volatile uint32_t *)0xff64468c
#define     PWRCTRL_SPTOP_IRQ_MASK4                            (0xff644000 + (0x1a4 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK4                            (volatile uint32_t *)0xff644690
#define     PWRCTRL_SPTOP_IRQ_MASK5                            (0xff644000 + (0x1a5 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK5                            (volatile uint32_t *)0xff644694
#define     PWRCTRL_SPTOP_IRQ_MASK6                            (0xff644000 + (0x1a6 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK6                            (volatile uint32_t *)0xff644698
#define     PWRCTRL_SPTOP_IRQ_MASK7                            (0xff644000 + (0x1a7 << 2))
#define   P_PWRCTRL_SPTOP_IRQ_MASK7                            (volatile uint32_t *)0xff64469c
#define     PWRCTRL_SPTOP_MEMPD_INIT_SET                       (0xff644000 + (0x1b0 << 2))
#define   P_PWRCTRL_SPTOP_MEMPD_INIT_SET                       (volatile uint32_t *)0xff6446c0
#define     PWRCTRL_SPTOP_MEMPD_OFF_SET                        (0xff644000 + (0x1b1 << 2))
#define   P_PWRCTRL_SPTOP_MEMPD_OFF_SET                        (volatile uint32_t *)0xff6446c4
#define     PWRCTRL_SPTOP_MEMPD_ON_A_SET                       (0xff644000 + (0x1b2 << 2))
#define   P_PWRCTRL_SPTOP_MEMPD_ON_A_SET                       (volatile uint32_t *)0xff6446c8
#define     PWRCTRL_SPTOP_MEMPD_ON_B_SET                       (0xff644000 + (0x1b3 << 2))
#define   P_PWRCTRL_SPTOP_MEMPD_ON_B_SET                       (volatile uint32_t *)0xff6446cc
#define     PWRCTRL_SPTOP_MEMPD_ON_C_SET                       (0xff644000 + (0x1b4 << 2))
#define   P_PWRCTRL_SPTOP_MEMPD_ON_C_SET                       (volatile uint32_t *)0xff6446d0
#define     PWRCTRL_SPTOP_MEMPD_ON_D_SET                       (0xff644000 + (0x1b5 << 2))
#define   P_PWRCTRL_SPTOP_MEMPD_ON_D_SET                       (volatile uint32_t *)0xff6446d4
#define     PWRCTRL_SPTOP_MEMPD_STS                            (0xff644000 + (0x1b6 << 2))
#define   P_PWRCTRL_SPTOP_MEMPD_STS                            (volatile uint32_t *)0xff6446d8
#define     PWRCTRL_SPTOP_FSM_STS0                             (0xff644000 + (0x1b7 << 2))
#define   P_PWRCTRL_SPTOP_FSM_STS0                             (volatile uint32_t *)0xff6446dc
#define     PWRCTRL_SPTOP_FSM_STS1                             (0xff644000 + (0x1b8 << 2))
#define   P_PWRCTRL_SPTOP_FSM_STS1                             (volatile uint32_t *)0xff6446e0
#define     PWRCTRL_SPTOP_FSM_STS2                             (0xff644000 + (0x1b9 << 2))
#define   P_PWRCTRL_SPTOP_FSM_STS2                             (volatile uint32_t *)0xff6446e4
#define     PWRCTRL_SPTOP_FSM_START                            (0xff644000 + (0x1be << 2))
#define   P_PWRCTRL_SPTOP_FSM_START                            (volatile uint32_t *)0xff6446f8
#define     PWRCTRL_SPTOP_FSM_JUMP                             (0xff644000 + (0x1bf << 2))
#define   P_PWRCTRL_SPTOP_FSM_JUMP                             (volatile uint32_t *)0xff6446fc
#define     PWRCTRL_ACCESS_CTRL                                (0xff644000 + (0x1c0 << 2))
#define   P_PWRCTRL_ACCESS_CTRL                                (volatile uint32_t *)0xff644700
//========================================================================
//  Temp sensor PLL
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF634800
//  APB4_DECODER_SECURE_BASE         32'hFF634800
#define     TS_PLL_CFG_REG1                                    (0xff634800 + (0x001 << 2))
#define   P_TS_PLL_CFG_REG1                                    (volatile uint32_t *)0xff634804
#define     TS_PLL_CFG_REG2                                    (0xff634800 + (0x002 << 2))
#define   P_TS_PLL_CFG_REG2                                    (volatile uint32_t *)0xff634808
#define     TS_PLL_CFG_REG3                                    (0xff634800 + (0x003 << 2))
#define   P_TS_PLL_CFG_REG3                                    (volatile uint32_t *)0xff63480c
#define     TS_PLL_CFG_REG4                                    (0xff634800 + (0x004 << 2))
#define   P_TS_PLL_CFG_REG4                                    (volatile uint32_t *)0xff634810
#define     TS_PLL_CFG_REG5                                    (0xff634800 + (0x005 << 2))
#define   P_TS_PLL_CFG_REG5                                    (volatile uint32_t *)0xff634814
#define     TS_PLL_CFG_REG6                                    (0xff634800 + (0x006 << 2))
#define   P_TS_PLL_CFG_REG6                                    (volatile uint32_t *)0xff634818
#define     TS_PLL_CFG_REG7                                    (0xff634800 + (0x007 << 2))
#define   P_TS_PLL_CFG_REG7                                    (volatile uint32_t *)0xff63481c
#define     TS_PLL_STAT0                                       (0xff634800 + (0x010 << 2))
#define   P_TS_PLL_STAT0                                       (volatile uint32_t *)0xff634840
#define     TS_PLL_STAT1                                       (0xff634800 + (0x011 << 2))
#define   P_TS_PLL_STAT1                                       (volatile uint32_t *)0xff634844
#define     TS_PLL_STAT2                                       (0xff634800 + (0x012 << 2))
#define   P_TS_PLL_STAT2                                       (volatile uint32_t *)0xff634848
#define     TS_PLL_STAT3                                       (0xff634800 + (0x013 << 2))
#define   P_TS_PLL_STAT3                                       (volatile uint32_t *)0xff63484c
#define     TS_PLL_STAT4                                       (0xff634800 + (0x014 << 2))
#define   P_TS_PLL_STAT4                                       (volatile uint32_t *)0xff634850
#define     TS_PLL_STAT5                                       (0xff634800 + (0x015 << 2))
#define   P_TS_PLL_STAT5                                       (volatile uint32_t *)0xff634854
#define     TS_PLL_STAT6                                       (0xff634800 + (0x016 << 2))
#define   P_TS_PLL_STAT6                                       (volatile uint32_t *)0xff634858
#define     TS_PLL_STAT7                                       (0xff634800 + (0x017 << 2))
#define   P_TS_PLL_STAT7                                       (volatile uint32_t *)0xff63485c
#define     TS_PLL_STAT8                                       (0xff634800 + (0x018 << 2))
#define   P_TS_PLL_STAT8                                       (volatile uint32_t *)0xff634860
#define     TS_PLL_STAT9                                       (0xff634800 + (0x019 << 2))
#define   P_TS_PLL_STAT9                                       (volatile uint32_t *)0xff634864
//========================================================================
//  Temp sensor DDR
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF634C00
//  APB4_DECODER_SECURE_BASE         32'hFF634C00
#define     TS_DDR_CFG_REG1                                    (0xff634c00 + (0x001 << 2))
#define   P_TS_DDR_CFG_REG1                                    (volatile uint32_t *)0xff634c04
#define     TS_DDR_CFG_REG2                                    (0xff634c00 + (0x002 << 2))
#define   P_TS_DDR_CFG_REG2                                    (volatile uint32_t *)0xff634c08
#define     TS_DDR_CFG_REG3                                    (0xff634c00 + (0x003 << 2))
#define   P_TS_DDR_CFG_REG3                                    (volatile uint32_t *)0xff634c0c
#define     TS_DDR_CFG_REG4                                    (0xff634c00 + (0x004 << 2))
#define   P_TS_DDR_CFG_REG4                                    (volatile uint32_t *)0xff634c10
#define     TS_DDR_CFG_REG5                                    (0xff634c00 + (0x005 << 2))
#define   P_TS_DDR_CFG_REG5                                    (volatile uint32_t *)0xff634c14
#define     TS_DDR_CFG_REG6                                    (0xff634c00 + (0x006 << 2))
#define   P_TS_DDR_CFG_REG6                                    (volatile uint32_t *)0xff634c18
#define     TS_DDR_CFG_REG7                                    (0xff634c00 + (0x007 << 2))
#define   P_TS_DDR_CFG_REG7                                    (volatile uint32_t *)0xff634c1c
#define     TS_DDR_STAT0                                       (0xff634c00 + (0x010 << 2))
#define   P_TS_DDR_STAT0                                       (volatile uint32_t *)0xff634c40
#define     TS_DDR_STAT1                                       (0xff634c00 + (0x011 << 2))
#define   P_TS_DDR_STAT1                                       (volatile uint32_t *)0xff634c44
#define     TS_DDR_STAT2                                       (0xff634c00 + (0x012 << 2))
#define   P_TS_DDR_STAT2                                       (volatile uint32_t *)0xff634c48
#define     TS_DDR_STAT3                                       (0xff634c00 + (0x013 << 2))
#define   P_TS_DDR_STAT3                                       (volatile uint32_t *)0xff634c4c
#define     TS_DDR_STAT4                                       (0xff634c00 + (0x014 << 2))
#define   P_TS_DDR_STAT4                                       (volatile uint32_t *)0xff634c50
#define     TS_DDR_STAT5                                       (0xff634c00 + (0x015 << 2))
#define   P_TS_DDR_STAT5                                       (volatile uint32_t *)0xff634c54
#define     TS_DDR_STAT6                                       (0xff634c00 + (0x016 << 2))
#define   P_TS_DDR_STAT6                                       (volatile uint32_t *)0xff634c58
#define     TS_DDR_STAT7                                       (0xff634c00 + (0x017 << 2))
#define   P_TS_DDR_STAT7                                       (volatile uint32_t *)0xff634c5c
#define     TS_DDR_STAT8                                       (0xff634c00 + (0x018 << 2))
#define   P_TS_DDR_STAT8                                       (volatile uint32_t *)0xff634c60
#define     TS_DDR_STAT9                                       (0xff634c00 + (0x019 << 2))
#define   P_TS_DDR_STAT9                                       (volatile uint32_t *)0xff634c64
//========================================================================
//  Temp sensor SAR
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF635000
//  APB4_DECODER_SECURE_BASE         32'hFF635000
#define     TS_SAR_CFG_REG1                                    (0xff635000 + (0x001 << 2))
#define   P_TS_SAR_CFG_REG1                                    (volatile uint32_t *)0xff635004
#define     TS_SAR_CFG_REG2                                    (0xff635000 + (0x002 << 2))
#define   P_TS_SAR_CFG_REG2                                    (volatile uint32_t *)0xff635008
#define     TS_SAR_CFG_REG3                                    (0xff635000 + (0x003 << 2))
#define   P_TS_SAR_CFG_REG3                                    (volatile uint32_t *)0xff63500c
#define     TS_SAR_CFG_REG4                                    (0xff635000 + (0x004 << 2))
#define   P_TS_SAR_CFG_REG4                                    (volatile uint32_t *)0xff635010
#define     TS_SAR_CFG_REG5                                    (0xff635000 + (0x005 << 2))
#define   P_TS_SAR_CFG_REG5                                    (volatile uint32_t *)0xff635014
#define     TS_SAR_CFG_REG6                                    (0xff635000 + (0x006 << 2))
#define   P_TS_SAR_CFG_REG6                                    (volatile uint32_t *)0xff635018
#define     TS_SAR_CFG_REG7                                    (0xff635000 + (0x007 << 2))
#define   P_TS_SAR_CFG_REG7                                    (volatile uint32_t *)0xff63501c
#define     TS_SAR_STAT0                                       (0xff635000 + (0x010 << 2))
#define   P_TS_SAR_STAT0                                       (volatile uint32_t *)0xff635040
#define     TS_SAR_STAT1                                       (0xff635000 + (0x011 << 2))
#define   P_TS_SAR_STAT1                                       (volatile uint32_t *)0xff635044
#define     TS_SAR_STAT2                                       (0xff635000 + (0x012 << 2))
#define   P_TS_SAR_STAT2                                       (volatile uint32_t *)0xff635048
#define     TS_SAR_STAT3                                       (0xff635000 + (0x013 << 2))
#define   P_TS_SAR_STAT3                                       (volatile uint32_t *)0xff63504c
#define     TS_SAR_STAT4                                       (0xff635000 + (0x014 << 2))
#define   P_TS_SAR_STAT4                                       (volatile uint32_t *)0xff635050
#define     TS_SAR_STAT5                                       (0xff635000 + (0x015 << 2))
#define   P_TS_SAR_STAT5                                       (volatile uint32_t *)0xff635054
#define     TS_SAR_STAT6                                       (0xff635000 + (0x016 << 2))
#define   P_TS_SAR_STAT6                                       (volatile uint32_t *)0xff635058
#define     TS_SAR_STAT7                                       (0xff635000 + (0x017 << 2))
#define   P_TS_SAR_STAT7                                       (volatile uint32_t *)0xff63505c
#define     TS_SAR_STAT8                                       (0xff635000 + (0x018 << 2))
#define   P_TS_SAR_STAT8                                       (volatile uint32_t *)0xff635060
#define     TS_SAR_STAT9                                       (0xff635000 + (0x019 << 2))
#define   P_TS_SAR_STAT9                                       (volatile uint32_t *)0xff635064
//========================================================================
//  Temp sensor GPU
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF635000
//  APB4_DECODER_SECURE_BASE         32'hFF635000
//`define TS_GPU_CFG_REG1                         8'h01
//`define TS_GPU_CFG_REG2                         8'h02
//`define TS_GPU_CFG_REG3                         8'h03
//`define TS_GPU_CFG_REG4                         8'h04
//`define TS_GPU_CFG_REG5                         8'h05
//`define TS_GPU_CFG_REG6                         8'h06
//`define TS_GPU_CFG_REG7                         8'h07
//`define TS_GPU_STAT0                            8'h10
//`define TS_GPU_STAT1                            8'h11
//`define TS_GPU_STAT2                            8'h12
//`define TS_GPU_STAT3                            8'h13
//`define TS_GPU_STAT4                            8'h14
//`define TS_GPU_STAT5                            8'h15
//`define TS_GPU_STAT6                            8'h16
//`define TS_GPU_STAT7                            8'h17
//`define TS_GPU_STAT8                            8'h18
//`define TS_GPU_STAT9                            8'h19
//========================================================================
//  RNG
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF634000
//  APB4_DECODER_SECURE_BASE         32'hFF634000
//========================================================================
//  ACODEC
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF632000
//  APB4_DECODER_SECURE_BASE         32'hFF632000
#define     ACODEC_0                                           (0xff632000 + (0x000 << 2))
#define   P_ACODEC_0                                           (volatile uint32_t *)0xff632000
#define     ACODEC_1                                           (0xff632000 + (0x001 << 2))
#define   P_ACODEC_1                                           (volatile uint32_t *)0xff632004
#define     ACODEC_2                                           (0xff632000 + (0x002 << 2))
#define   P_ACODEC_2                                           (volatile uint32_t *)0xff632008
#define     ACODEC_3                                           (0xff632000 + (0x003 << 2))
#define   P_ACODEC_3                                           (volatile uint32_t *)0xff63200c
#define     ACODEC_4                                           (0xff632000 + (0x004 << 2))
#define   P_ACODEC_4                                           (volatile uint32_t *)0xff632010
#define     ACODEC_5                                           (0xff632000 + (0x005 << 2))
#define   P_ACODEC_5                                           (volatile uint32_t *)0xff632014
#define     ACODEC_6                                           (0xff632000 + (0x006 << 2))
#define   P_ACODEC_6                                           (volatile uint32_t *)0xff632018
#define     ACODEC_7                                           (0xff632000 + (0x007 << 2))
#define   P_ACODEC_7                                           (volatile uint32_t *)0xff63201c
#define     ACODEC_8                                           (0xff632000 + (0x008 << 2))
#define   P_ACODEC_8                                           (volatile uint32_t *)0xff632020
//========================================================================
//  AML USB PHY A
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF636000
//  APB4_DECODER_SECURE_BASE         32'hFF636000
#define     AMLUSB_A0                                          (0xff636000 + (0x000 << 2))
#define   P_AMLUSB_A0                                          (volatile uint32_t *)0xff636000
#define     AMLUSB_A1                                          (0xff636000 + (0x001 << 2))
#define   P_AMLUSB_A1                                          (volatile uint32_t *)0xff636004
#define     AMLUSB_A2                                          (0xff636000 + (0x002 << 2))
#define   P_AMLUSB_A2                                          (volatile uint32_t *)0xff636008
#define     AMLUSB_A3                                          (0xff636000 + (0x003 << 2))
#define   P_AMLUSB_A3                                          (volatile uint32_t *)0xff63600c
#define     AMLUSB_A4                                          (0xff636000 + (0x004 << 2))
#define   P_AMLUSB_A4                                          (volatile uint32_t *)0xff636010
#define     AMLUSB_A5                                          (0xff636000 + (0x005 << 2))
#define   P_AMLUSB_A5                                          (volatile uint32_t *)0xff636014
#define     AMLUSB_A6                                          (0xff636000 + (0x006 << 2))
#define   P_AMLUSB_A6                                          (volatile uint32_t *)0xff636018
#define     AMLUSB_A7                                          (0xff636000 + (0x007 << 2))
#define   P_AMLUSB_A7                                          (volatile uint32_t *)0xff63601c
#define     AMLUSB_A8                                          (0xff636000 + (0x008 << 2))
#define   P_AMLUSB_A8                                          (volatile uint32_t *)0xff636020
#define     AMLUSB_A9                                          (0xff636000 + (0x009 << 2))
#define   P_AMLUSB_A9                                          (volatile uint32_t *)0xff636024
#define     AMLUSB_A10                                         (0xff636000 + (0x00a << 2))
#define   P_AMLUSB_A10                                         (volatile uint32_t *)0xff636028
#define     AMLUSB_A11                                         (0xff636000 + (0x00b << 2))
#define   P_AMLUSB_A11                                         (volatile uint32_t *)0xff63602c
#define     AMLUSB_A12                                         (0xff636000 + (0x00c << 2))
#define   P_AMLUSB_A12                                         (volatile uint32_t *)0xff636030
#define     AMLUSB_A13                                         (0xff636000 + (0x00d << 2))
#define   P_AMLUSB_A13                                         (volatile uint32_t *)0xff636034
#define     AMLUSB_A14                                         (0xff636000 + (0x00e << 2))
#define   P_AMLUSB_A14                                         (volatile uint32_t *)0xff636038
#define     AMLUSB_A15                                         (0xff636000 + (0x00f << 2))
#define   P_AMLUSB_A15                                         (volatile uint32_t *)0xff63603c
#define     AMLUSB_A16                                         (0xff636000 + (0x010 << 2))
#define   P_AMLUSB_A16                                         (volatile uint32_t *)0xff636040
#define     AMLUSB_A17                                         (0xff636000 + (0x011 << 2))
#define   P_AMLUSB_A17                                         (volatile uint32_t *)0xff636044
#define     AMLUSB_A18                                         (0xff636000 + (0x012 << 2))
#define   P_AMLUSB_A18                                         (volatile uint32_t *)0xff636048
#define     AMLUSB_A19                                         (0xff636000 + (0x013 << 2))
#define   P_AMLUSB_A19                                         (volatile uint32_t *)0xff63604c
#define     AMLUSB_A20                                         (0xff636000 + (0x014 << 2))
#define   P_AMLUSB_A20                                         (volatile uint32_t *)0xff636050
#define     AMLUSB_A21                                         (0xff636000 + (0x015 << 2))
#define   P_AMLUSB_A21                                         (volatile uint32_t *)0xff636054
#define     AMLUSB_A22                                         (0xff636000 + (0x016 << 2))
#define   P_AMLUSB_A22                                         (volatile uint32_t *)0xff636058
#define     AMLUSB_A23                                         (0xff636000 + (0x017 << 2))
#define   P_AMLUSB_A23                                         (volatile uint32_t *)0xff63605c
#define     AMLUSB_A24                                         (0xff636000 + (0x018 << 2))
#define   P_AMLUSB_A24                                         (volatile uint32_t *)0xff636060
#define     AMLUSB_A25                                         (0xff636000 + (0x019 << 2))
#define   P_AMLUSB_A25                                         (volatile uint32_t *)0xff636064
#define     AMLUSB_A26                                         (0xff636000 + (0x01a << 2))
#define   P_AMLUSB_A26                                         (volatile uint32_t *)0xff636068
#define     AMLUSB_A27                                         (0xff636000 + (0x01b << 2))
#define   P_AMLUSB_A27                                         (volatile uint32_t *)0xff63606c
#define     AMLUSB_A28                                         (0xff636000 + (0x01c << 2))
#define   P_AMLUSB_A28                                         (volatile uint32_t *)0xff636070
#define     AMLUSB_A29                                         (0xff636000 + (0x01d << 2))
#define   P_AMLUSB_A29                                         (volatile uint32_t *)0xff636074
#define     AMLUSB_A30                                         (0xff636000 + (0x01e << 2))
#define   P_AMLUSB_A30                                         (volatile uint32_t *)0xff636078
#define     AMLUSB_A31                                         (0xff636000 + (0x01f << 2))
#define   P_AMLUSB_A31                                         (volatile uint32_t *)0xff63607c
//========================================================================
//  AML USB PHY B
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF63A000
//  APB4_DECODER_SECURE_BASE         32'hFF63A000
#define     AMLUSB_B0                                          (0xff63a000 + (0x000 << 2))
#define   P_AMLUSB_B0                                          (volatile uint32_t *)0xff63a000
#define     AMLUSB_B1                                          (0xff63a000 + (0x001 << 2))
#define   P_AMLUSB_B1                                          (volatile uint32_t *)0xff63a004
#define     AMLUSB_B2                                          (0xff63a000 + (0x002 << 2))
#define   P_AMLUSB_B2                                          (volatile uint32_t *)0xff63a008
#define     AMLUSB_B3                                          (0xff63a000 + (0x003 << 2))
#define   P_AMLUSB_B3                                          (volatile uint32_t *)0xff63a00c
#define     AMLUSB_B4                                          (0xff63a000 + (0x004 << 2))
#define   P_AMLUSB_B4                                          (volatile uint32_t *)0xff63a010
#define     AMLUSB_B5                                          (0xff63a000 + (0x005 << 2))
#define   P_AMLUSB_B5                                          (volatile uint32_t *)0xff63a014
#define     AMLUSB_B6                                          (0xff63a000 + (0x006 << 2))
#define   P_AMLUSB_B6                                          (volatile uint32_t *)0xff63a018
#define     AMLUSB_B7                                          (0xff63a000 + (0x007 << 2))
#define   P_AMLUSB_B7                                          (volatile uint32_t *)0xff63a01c
#define     AMLUSB_B8                                          (0xff63a000 + (0x008 << 2))
#define   P_AMLUSB_B8                                          (volatile uint32_t *)0xff63a020
#define     AMLUSB_B9                                          (0xff63a000 + (0x009 << 2))
#define   P_AMLUSB_B9                                          (volatile uint32_t *)0xff63a024
#define     AMLUSB_B10                                         (0xff63a000 + (0x00a << 2))
#define   P_AMLUSB_B10                                         (volatile uint32_t *)0xff63a028
#define     AMLUSB_B11                                         (0xff63a000 + (0x00b << 2))
#define   P_AMLUSB_B11                                         (volatile uint32_t *)0xff63a02c
#define     AMLUSB_B12                                         (0xff63a000 + (0x00c << 2))
#define   P_AMLUSB_B12                                         (volatile uint32_t *)0xff63a030
#define     AMLUSB_B13                                         (0xff63a000 + (0x00d << 2))
#define   P_AMLUSB_B13                                         (volatile uint32_t *)0xff63a034
#define     AMLUSB_B14                                         (0xff63a000 + (0x00e << 2))
#define   P_AMLUSB_B14                                         (volatile uint32_t *)0xff63a038
#define     AMLUSB_B15                                         (0xff63a000 + (0x00f << 2))
#define   P_AMLUSB_B15                                         (volatile uint32_t *)0xff63a03c
#define     AMLUSB_B16                                         (0xff63a000 + (0x010 << 2))
#define   P_AMLUSB_B16                                         (volatile uint32_t *)0xff63a040
#define     AMLUSB_B17                                         (0xff63a000 + (0x011 << 2))
#define   P_AMLUSB_B17                                         (volatile uint32_t *)0xff63a044
#define     AMLUSB_B18                                         (0xff63a000 + (0x012 << 2))
#define   P_AMLUSB_B18                                         (volatile uint32_t *)0xff63a048
#define     AMLUSB_B19                                         (0xff63a000 + (0x013 << 2))
#define   P_AMLUSB_B19                                         (volatile uint32_t *)0xff63a04c
#define     AMLUSB_B20                                         (0xff63a000 + (0x014 << 2))
#define   P_AMLUSB_B20                                         (volatile uint32_t *)0xff63a050
#define     AMLUSB_B21                                         (0xff63a000 + (0x015 << 2))
#define   P_AMLUSB_B21                                         (volatile uint32_t *)0xff63a054
#define     AMLUSB_B22                                         (0xff63a000 + (0x016 << 2))
#define   P_AMLUSB_B22                                         (volatile uint32_t *)0xff63a058
#define     AMLUSB_B23                                         (0xff63a000 + (0x017 << 2))
#define   P_AMLUSB_B23                                         (volatile uint32_t *)0xff63a05c
#define     AMLUSB_B24                                         (0xff63a000 + (0x018 << 2))
#define   P_AMLUSB_B24                                         (volatile uint32_t *)0xff63a060
#define     AMLUSB_B25                                         (0xff63a000 + (0x019 << 2))
#define   P_AMLUSB_B25                                         (volatile uint32_t *)0xff63a064
#define     AMLUSB_B26                                         (0xff63a000 + (0x01a << 2))
#define   P_AMLUSB_B26                                         (volatile uint32_t *)0xff63a068
#define     AMLUSB_B27                                         (0xff63a000 + (0x01b << 2))
#define   P_AMLUSB_B27                                         (volatile uint32_t *)0xff63a06c
#define     AMLUSB_B28                                         (0xff63a000 + (0x01c << 2))
#define   P_AMLUSB_B28                                         (volatile uint32_t *)0xff63a070
#define     AMLUSB_B29                                         (0xff63a000 + (0x01d << 2))
#define   P_AMLUSB_B29                                         (volatile uint32_t *)0xff63a074
#define     AMLUSB_B30                                         (0xff63a000 + (0x01e << 2))
#define   P_AMLUSB_B30                                         (volatile uint32_t *)0xff63a078
#define     AMLUSB_B31                                         (0xff63a000 + (0x01f << 2))
#define   P_AMLUSB_B31                                         (volatile uint32_t *)0xff63a07c
//========================================================================
//  AML USB PHY C
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF658000
//  APB4_DECODER_SECURE_BASE         32'hFF658000
#define     AMLUSB_C0                                          (0xff658000 + (0x000 << 2))
#define   P_AMLUSB_C0                                          (volatile uint32_t *)0xff658000
#define     AMLUSB_C1                                          (0xff658000 + (0x001 << 2))
#define   P_AMLUSB_C1                                          (volatile uint32_t *)0xff658004
#define     AMLUSB_C2                                          (0xff658000 + (0x002 << 2))
#define   P_AMLUSB_C2                                          (volatile uint32_t *)0xff658008
#define     AMLUSB_C3                                          (0xff658000 + (0x003 << 2))
#define   P_AMLUSB_C3                                          (volatile uint32_t *)0xff65800c
#define     AMLUSB_C4                                          (0xff658000 + (0x004 << 2))
#define   P_AMLUSB_C4                                          (volatile uint32_t *)0xff658010
#define     AMLUSB_C5                                          (0xff658000 + (0x005 << 2))
#define   P_AMLUSB_C5                                          (volatile uint32_t *)0xff658014
#define     AMLUSB_C6                                          (0xff658000 + (0x006 << 2))
#define   P_AMLUSB_C6                                          (volatile uint32_t *)0xff658018
#define     AMLUSB_C7                                          (0xff658000 + (0x007 << 2))
#define   P_AMLUSB_C7                                          (volatile uint32_t *)0xff65801c
#define     AMLUSB_C8                                          (0xff658000 + (0x008 << 2))
#define   P_AMLUSB_C8                                          (volatile uint32_t *)0xff658020
#define     AMLUSB_C9                                          (0xff658000 + (0x009 << 2))
#define   P_AMLUSB_C9                                          (volatile uint32_t *)0xff658024
#define     AMLUSB_C10                                         (0xff658000 + (0x00a << 2))
#define   P_AMLUSB_C10                                         (volatile uint32_t *)0xff658028
#define     AMLUSB_C11                                         (0xff658000 + (0x00b << 2))
#define   P_AMLUSB_C11                                         (volatile uint32_t *)0xff65802c
#define     AMLUSB_C12                                         (0xff658000 + (0x00c << 2))
#define   P_AMLUSB_C12                                         (volatile uint32_t *)0xff658030
#define     AMLUSB_C13                                         (0xff658000 + (0x00d << 2))
#define   P_AMLUSB_C13                                         (volatile uint32_t *)0xff658034
#define     AMLUSB_C14                                         (0xff658000 + (0x00e << 2))
#define   P_AMLUSB_C14                                         (volatile uint32_t *)0xff658038
#define     AMLUSB_C15                                         (0xff658000 + (0x00f << 2))
#define   P_AMLUSB_C15                                         (volatile uint32_t *)0xff65803c
#define     AMLUSB_C16                                         (0xff658000 + (0x010 << 2))
#define   P_AMLUSB_C16                                         (volatile uint32_t *)0xff658040
#define     AMLUSB_C17                                         (0xff658000 + (0x011 << 2))
#define   P_AMLUSB_C17                                         (volatile uint32_t *)0xff658044
#define     AMLUSB_C18                                         (0xff658000 + (0x012 << 2))
#define   P_AMLUSB_C18                                         (volatile uint32_t *)0xff658048
#define     AMLUSB_C19                                         (0xff658000 + (0x013 << 2))
#define   P_AMLUSB_C19                                         (volatile uint32_t *)0xff65804c
#define     AMLUSB_C20                                         (0xff658000 + (0x014 << 2))
#define   P_AMLUSB_C20                                         (volatile uint32_t *)0xff658050
#define     AMLUSB_C21                                         (0xff658000 + (0x015 << 2))
#define   P_AMLUSB_C21                                         (volatile uint32_t *)0xff658054
#define     AMLUSB_C22                                         (0xff658000 + (0x016 << 2))
#define   P_AMLUSB_C22                                         (volatile uint32_t *)0xff658058
#define     AMLUSB_C23                                         (0xff658000 + (0x017 << 2))
#define   P_AMLUSB_C23                                         (volatile uint32_t *)0xff65805c
#define     AMLUSB_C24                                         (0xff658000 + (0x018 << 2))
#define   P_AMLUSB_C24                                         (volatile uint32_t *)0xff658060
#define     AMLUSB_C25                                         (0xff658000 + (0x019 << 2))
#define   P_AMLUSB_C25                                         (volatile uint32_t *)0xff658064
#define     AMLUSB_C26                                         (0xff658000 + (0x01a << 2))
#define   P_AMLUSB_C26                                         (volatile uint32_t *)0xff658068
#define     AMLUSB_C27                                         (0xff658000 + (0x01b << 2))
#define   P_AMLUSB_C27                                         (volatile uint32_t *)0xff65806c
#define     AMLUSB_C28                                         (0xff658000 + (0x01c << 2))
#define   P_AMLUSB_C28                                         (volatile uint32_t *)0xff658070
#define     AMLUSB_C29                                         (0xff658000 + (0x01d << 2))
#define   P_AMLUSB_C29                                         (volatile uint32_t *)0xff658074
#define     AMLUSB_C30                                         (0xff658000 + (0x01e << 2))
#define   P_AMLUSB_C30                                         (volatile uint32_t *)0xff658078
#define     AMLUSB_C31                                         (0xff658000 + (0x01f << 2))
#define   P_AMLUSB_C31                                         (volatile uint32_t *)0xff65807c
//========================================================================
//  PERIPHS
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF634400
//  APB4_DECODER_SECURE_BASE         32'hFF634400
// The following are handled by $periphs/rtl/periphs_reg.v
//`define PREG_CTLREG0_ADDR                       8'h00
// ----------------------------
// ----------------------------
//`define PREG_JTAG_GPIO_ADDR                     8'h0b   // DWORD base address (0xc120002c >> 2)
// ----------------------------
// Pre-defined GPIO addresses
// ----------------------------
#define     PREG_PAD_GPIO0_EN_N                                (0xff634400 + (0x010 << 2))
#define   P_PREG_PAD_GPIO0_EN_N                                (volatile uint32_t *)0xff634440
#define     PREG_PAD_GPIO0_O                                   (0xff634400 + (0x011 << 2))
#define   P_PREG_PAD_GPIO0_O                                   (volatile uint32_t *)0xff634444
#define     PREG_PAD_GPIO0_I                                   (0xff634400 + (0x012 << 2))
#define   P_PREG_PAD_GPIO0_I                                   (volatile uint32_t *)0xff634448
// ----------------------------
#define     PREG_PAD_GPIO1_EN_N                                (0xff634400 + (0x013 << 2))
#define   P_PREG_PAD_GPIO1_EN_N                                (volatile uint32_t *)0xff63444c
#define     PREG_PAD_GPIO1_O                                   (0xff634400 + (0x014 << 2))
#define   P_PREG_PAD_GPIO1_O                                   (volatile uint32_t *)0xff634450
#define     PREG_PAD_GPIO1_I                                   (0xff634400 + (0x015 << 2))
#define   P_PREG_PAD_GPIO1_I                                   (volatile uint32_t *)0xff634454
// ----------------------------
#define     PREG_PAD_GPIO2_EN_N                                (0xff634400 + (0x016 << 2))
#define   P_PREG_PAD_GPIO2_EN_N                                (volatile uint32_t *)0xff634458
#define     PREG_PAD_GPIO2_O                                   (0xff634400 + (0x017 << 2))
#define   P_PREG_PAD_GPIO2_O                                   (volatile uint32_t *)0xff63445c
#define     PREG_PAD_GPIO2_I                                   (0xff634400 + (0x018 << 2))
#define   P_PREG_PAD_GPIO2_I                                   (volatile uint32_t *)0xff634460
// ----------------------------
#define     PREG_PAD_GPIO3_EN_N                                (0xff634400 + (0x019 << 2))
#define   P_PREG_PAD_GPIO3_EN_N                                (volatile uint32_t *)0xff634464
#define     PREG_PAD_GPIO3_O                                   (0xff634400 + (0x01a << 2))
#define   P_PREG_PAD_GPIO3_O                                   (volatile uint32_t *)0xff634468
#define     PREG_PAD_GPIO3_I                                   (0xff634400 + (0x01b << 2))
#define   P_PREG_PAD_GPIO3_I                                   (volatile uint32_t *)0xff63446c
// ----------------------------
#define     PREG_PAD_GPIO4_EN_N                                (0xff634400 + (0x01c << 2))
#define   P_PREG_PAD_GPIO4_EN_N                                (volatile uint32_t *)0xff634470
#define     PREG_PAD_GPIO4_O                                   (0xff634400 + (0x01d << 2))
#define   P_PREG_PAD_GPIO4_O                                   (volatile uint32_t *)0xff634474
#define     PREG_PAD_GPIO4_I                                   (0xff634400 + (0x01e << 2))
#define   P_PREG_PAD_GPIO4_I                                   (volatile uint32_t *)0xff634478
// ----------------------------
#define     PREG_PAD_GPIO5_EN_N                                (0xff634400 + (0x020 << 2))
#define   P_PREG_PAD_GPIO5_EN_N                                (volatile uint32_t *)0xff634480
#define     PREG_PAD_GPIO5_O                                   (0xff634400 + (0x021 << 2))
#define   P_PREG_PAD_GPIO5_O                                   (volatile uint32_t *)0xff634484
#define     PREG_PAD_GPIO5_I                                   (0xff634400 + (0x022 << 2))
#define   P_PREG_PAD_GPIO5_I                                   (volatile uint32_t *)0xff634488
// ----------------------------
#define     PREG_PAD_ANALOG_EN                                 (0xff634400 + (0x023 << 2))
#define   P_PREG_PAD_ANALOG_EN                                 (volatile uint32_t *)0xff63448c
#define     PREG_PAD_ANALOG_I                                  (0xff634400 + (0x024 << 2))
#define   P_PREG_PAD_ANALOG_I                                  (volatile uint32_t *)0xff634490
// ----------------------------
// Pad controls
// ----------------------------
//`define PAD_PULL_UP_REG6                    8'h39
#define     PAD_PULL_UP_REG0                                   (0xff634400 + (0x03a << 2))
#define   P_PAD_PULL_UP_REG0                                   (volatile uint32_t *)0xff6344e8
#define     PAD_PULL_UP_REG1                                   (0xff634400 + (0x03b << 2))
#define   P_PAD_PULL_UP_REG1                                   (volatile uint32_t *)0xff6344ec
#define     PAD_PULL_UP_REG2                                   (0xff634400 + (0x03c << 2))
#define   P_PAD_PULL_UP_REG2                                   (volatile uint32_t *)0xff6344f0
#define     PAD_PULL_UP_REG3                                   (0xff634400 + (0x03d << 2))
#define   P_PAD_PULL_UP_REG3                                   (volatile uint32_t *)0xff6344f4
#define     PAD_PULL_UP_REG4                                   (0xff634400 + (0x03e << 2))
#define   P_PAD_PULL_UP_REG4                                   (volatile uint32_t *)0xff6344f8
#define     PAD_PULL_UP_REG5                                   (0xff634400 + (0x03f << 2))
#define   P_PAD_PULL_UP_REG5                                   (volatile uint32_t *)0xff6344fc
// ----------------------------
// Random (2)
// ----------------------------
//`define RAND64_ADDR0                        8'h40       // DWORD base address (0xc1200138 >> 2)
//`define RAND64_ADDR1                        8'h41       // DWORD base address (0xc120013c >> 2)
// ---------------------------
// Ethernet (1)
// ----------------------------
//`define PREG_ETHERNET_ADDR0                 8'h42       // DWORD base address (0xc1200290 >> 2)
// ---------------------------
// AM_ANALOG_TOP
// ----------------------------
//`define PREG_AM_ANALOG_ADDR                 8'h43       // DWORD base address (0xc1200298 >> 2)
// ---------------------------
// Mali55 (1)
// ----------------------------
//`define PREG_MALI_BYTE_CNTL                 8'h44
// ---------------------------
// WIFI (1)
// ----------------------------
//`define PREG_WIFI_CNTL                      8'h45
#define     PAD_PULL_UP_EN_REG0                                (0xff634400 + (0x048 << 2))
#define   P_PAD_PULL_UP_EN_REG0                                (volatile uint32_t *)0xff634520
#define     PAD_PULL_UP_EN_REG1                                (0xff634400 + (0x049 << 2))
#define   P_PAD_PULL_UP_EN_REG1                                (volatile uint32_t *)0xff634524
#define     PAD_PULL_UP_EN_REG2                                (0xff634400 + (0x04a << 2))
#define   P_PAD_PULL_UP_EN_REG2                                (volatile uint32_t *)0xff634528
#define     PAD_PULL_UP_EN_REG3                                (0xff634400 + (0x04b << 2))
#define   P_PAD_PULL_UP_EN_REG3                                (volatile uint32_t *)0xff63452c
#define     PAD_PULL_UP_EN_REG4                                (0xff634400 + (0x04c << 2))
#define   P_PAD_PULL_UP_EN_REG4                                (volatile uint32_t *)0xff634530
#define     PAD_PULL_UP_EN_REG5                                (0xff634400 + (0x04d << 2))
#define   P_PAD_PULL_UP_EN_REG5                                (volatile uint32_t *)0xff634534
//`define PAD_PULL_UP_EN_REG6                 8'h4e
// ---------------------------
#define     PREG_ETH_REG0                                      (0xff634400 + (0x050 << 2))
#define   P_PREG_ETH_REG0                                      (volatile uint32_t *)0xff634540
#define     PREG_ETH_REG1                                      (0xff634400 + (0x051 << 2))
#define   P_PREG_ETH_REG1                                      (volatile uint32_t *)0xff634544
#define     PREG_NAND_CFG_KEY0                                 (0xff634400 + (0x052 << 2))
#define   P_PREG_NAND_CFG_KEY0                                 (volatile uint32_t *)0xff634548
#define     PREG_NAND_CFG_KEY1                                 (0xff634400 + (0x053 << 2))
#define   P_PREG_NAND_CFG_KEY1                                 (volatile uint32_t *)0xff63454c
#define     PREG_VPU_SECURE0                                   (0xff634400 + (0x054 << 2))
#define   P_PREG_VPU_SECURE0                                   (volatile uint32_t *)0xff634550
#define     PREG_VPU_SECURE1                                   (0xff634400 + (0x055 << 2))
#define   P_PREG_VPU_SECURE1                                   (volatile uint32_t *)0xff634554
#define     PREG_ETH_REG2                                      (0xff634400 + (0x056 << 2))
#define   P_PREG_ETH_REG2                                      (volatile uint32_t *)0xff634558
#define     PREG_ETH_REG3                                      (0xff634400 + (0x057 << 2))
#define   P_PREG_ETH_REG3                                      (volatile uint32_t *)0xff63455c
#define     PREG_ETH_STS0                                      (0xff634400 + (0x058 << 2))
#define   P_PREG_ETH_STS0                                      (volatile uint32_t *)0xff634560
#define     PREG_ETH_STS1                                      (0xff634400 + (0x059 << 2))
#define   P_PREG_ETH_STS1                                      (volatile uint32_t *)0xff634564
#define     PREG_ETH_STS2                                      (0xff634400 + (0x05a << 2))
#define   P_PREG_ETH_STS2                                      (volatile uint32_t *)0xff634568
#define     PREG_ETH_STS3                                      (0xff634400 + (0x05b << 2))
#define   P_PREG_ETH_STS3                                      (volatile uint32_t *)0xff63456c
// ---------------------------
// Generic production test
// ----------------------------
#define     PROD_TEST_REG0                                     (0xff634400 + (0x060 << 2))
#define   P_PROD_TEST_REG0                                     (volatile uint32_t *)0xff634580
#define     PROD_TEST_REG1                                     (0xff634400 + (0x061 << 2))
#define   P_PROD_TEST_REG1                                     (volatile uint32_t *)0xff634584
#define     PROD_TEST_REG2                                     (0xff634400 + (0x062 << 2))
#define   P_PROD_TEST_REG2                                     (volatile uint32_t *)0xff634588
#define     PROD_TEST_REG3                                     (0xff634400 + (0x063 << 2))
#define   P_PROD_TEST_REG3                                     (volatile uint32_t *)0xff63458c
#define     TSIN_DEGLITCH_REG                                  (0xff634400 + (0x064 << 2))
#define   P_TSIN_DEGLITCH_REG                                  (volatile uint32_t *)0xff634590
// am_analog_top
// ----------------------------
//`define METAL_REVISION                      8'h6a
//`define ADC_TOP_MISC                        8'h6b
//`define DPLL_TOP_MISC                       8'h6c
//`define ANALOG_TOP_MISC                     8'h6d
//`define AM_ANALOG_TOP_REG0                  8'h6e
//`define AM_ANALOG_TOP_REG1                  8'h6f
#define     PARSER_BUF_WP_CRTL                                 (0xff634400 + (0x06a << 2))
#define   P_PARSER_BUF_WP_CRTL                                 (volatile uint32_t *)0xff6345a8
#define     PARSER_VBUF_WP_NULL                                (0xff634400 + (0x06b << 2))
#define   P_PARSER_VBUF_WP_NULL                                (volatile uint32_t *)0xff6345ac
#define     PARSER_VBUF2_WP_NULL                               (0xff634400 + (0x06c << 2))
#define   P_PARSER_VBUF2_WP_NULL                               (volatile uint32_t *)0xff6345b0
#define     PARSER_ABUF_WP_NULL                                (0xff634400 + (0x06d << 2))
#define   P_PARSER_ABUF_WP_NULL                                (volatile uint32_t *)0xff6345b4
// ---------------------------
// Sticky regs
// ----------------------------
#define     PREG_STICKY_REG0                                   (0xff634400 + (0x070 << 2))
#define   P_PREG_STICKY_REG0                                   (volatile uint32_t *)0xff6345c0
#define     PREG_STICKY_REG1                                   (0xff634400 + (0x071 << 2))
#define   P_PREG_STICKY_REG1                                   (volatile uint32_t *)0xff6345c4
#define     PREG_STICKY_REG2                                   (0xff634400 + (0x072 << 2))
#define   P_PREG_STICKY_REG2                                   (volatile uint32_t *)0xff6345c8
#define     PREG_STICKY_REG3                                   (0xff634400 + (0x073 << 2))
#define   P_PREG_STICKY_REG3                                   (volatile uint32_t *)0xff6345cc
#define     PREG_STICKY_REG4                                   (0xff634400 + (0x074 << 2))
#define   P_PREG_STICKY_REG4                                   (volatile uint32_t *)0xff6345d0
#define     PREG_STICKY_REG5                                   (0xff634400 + (0x075 << 2))
#define   P_PREG_STICKY_REG5                                   (volatile uint32_t *)0xff6345d4
#define     PREG_STICKY_REG6                                   (0xff634400 + (0x076 << 2))
#define   P_PREG_STICKY_REG6                                   (volatile uint32_t *)0xff6345d8
#define     PREG_STICKY_REG7                                   (0xff634400 + (0x077 << 2))
#define   P_PREG_STICKY_REG7                                   (volatile uint32_t *)0xff6345dc
#define     PREG_STICKY_REG8                                   (0xff634400 + (0x078 << 2))
#define   P_PREG_STICKY_REG8                                   (volatile uint32_t *)0xff6345e0
#define     PREG_STICKY_REG9                                   (0xff634400 + (0x079 << 2))
#define   P_PREG_STICKY_REG9                                   (volatile uint32_t *)0xff6345e4
#define     PREG_STICKY_SEC_ALERT                              (0xff634400 + (0x07a << 2))
#define   P_PREG_STICKY_SEC_ALERT                              (volatile uint32_t *)0xff6345e8
//`define PREG_WRITE_ONCE_REG                 8'h7e
// ---------------------------
// AM Ring Oscillator
// ----------------------------
#define     AM_RING_OSC_REG0                                   (0xff634400 + (0x07f << 2))
#define   P_AM_RING_OSC_REG0                                   (volatile uint32_t *)0xff6345fc
#define     AM_RING_OSC_REG1                                   (0xff634400 + (0x080 << 2))
#define   P_AM_RING_OSC_REG1                                   (volatile uint32_t *)0xff634600
// Control whether to provide random number to HDMITX20
//`define HDMITX20_RNDNUM                     8'h80
// ---------------------------
// Bus Monitoring
// ----------------------------
#define     BUS_MONITOR_CNTL                                   (0xff634400 + (0x081 << 2))
#define   P_BUS_MONITOR_CNTL                                   (volatile uint32_t *)0xff634604
#define     BUS_MON0_ADDR                                      (0xff634400 + (0x082 << 2))
#define   P_BUS_MON0_ADDR                                      (volatile uint32_t *)0xff634608
#define     BUS_MON0_DATA                                      (0xff634400 + (0x083 << 2))
#define   P_BUS_MON0_DATA                                      (volatile uint32_t *)0xff63460c
#define     BUS_MON0_DATA_MSK                                  (0xff634400 + (0x084 << 2))
#define   P_BUS_MON0_DATA_MSK                                  (volatile uint32_t *)0xff634610
#define     BUS_MON1_ADDR                                      (0xff634400 + (0x085 << 2))
#define   P_BUS_MON1_ADDR                                      (volatile uint32_t *)0xff634614
#define     BUS_MON1_DATA                                      (0xff634400 + (0x086 << 2))
#define   P_BUS_MON1_DATA                                      (volatile uint32_t *)0xff634618
#define     BUS_MON1_DATA_MSK                                  (0xff634400 + (0x087 << 2))
#define   P_BUS_MON1_DATA_MSK                                  (volatile uint32_t *)0xff63461c
#define     ASYNC_FIFO_LOCK_ADR                                (0xff634400 + (0x088 << 2))
#define   P_ASYNC_FIFO_LOCK_ADR                                (volatile uint32_t *)0xff634620
#define     SECE_TIMER_CTRL                                    (0xff634400 + (0x089 << 2))
#define   P_SECE_TIMER_CTRL                                    (volatile uint32_t *)0xff634624
#define     SECE_TIMER_LOW                                     (0xff634400 + (0x08a << 2))
#define   P_SECE_TIMER_LOW                                     (volatile uint32_t *)0xff634628
#define     SECE_TIMER_HIG                                     (0xff634400 + (0x08b << 2))
#define   P_SECE_TIMER_HIG                                     (volatile uint32_t *)0xff63462c
// ---------------------------
// System CPU control registers
// ----------------------------
#define     SYS_CPU_POR_CFG0                                   (0xff634400 + (0x090 << 2))
#define   P_SYS_CPU_POR_CFG0                                   (volatile uint32_t *)0xff634640
#define     SYS_CPU_POR_CFG1                                   (0xff634400 + (0x091 << 2))
#define   P_SYS_CPU_POR_CFG1                                   (volatile uint32_t *)0xff634644
#define     SYS_CPU_CFG0                                       (0xff634400 + (0x092 << 2))
#define   P_SYS_CPU_CFG0                                       (volatile uint32_t *)0xff634648
#define     SYS_CPU_CFG1                                       (0xff634400 + (0x093 << 2))
#define   P_SYS_CPU_CFG1                                       (volatile uint32_t *)0xff63464c
#define     SYS_CPU_CFG2                                       (0xff634400 + (0x094 << 2))
#define   P_SYS_CPU_CFG2                                       (volatile uint32_t *)0xff634650
#define     SYS_CPU_CFG3                                       (0xff634400 + (0x095 << 2))
#define   P_SYS_CPU_CFG3                                       (volatile uint32_t *)0xff634654
#define     SYS_CPU_CFG4                                       (0xff634400 + (0x096 << 2))
#define   P_SYS_CPU_CFG4                                       (volatile uint32_t *)0xff634658
#define     SYS_CPU_CFG5                                       (0xff634400 + (0x097 << 2))
#define   P_SYS_CPU_CFG5                                       (volatile uint32_t *)0xff63465c
#define     SYS_CPU_CFG6                                       (0xff634400 + (0x098 << 2))
#define   P_SYS_CPU_CFG6                                       (volatile uint32_t *)0xff634660
#define     SYS_CPU_CFG7                                       (0xff634400 + (0x099 << 2))
#define   P_SYS_CPU_CFG7                                       (volatile uint32_t *)0xff634664
#define     SYS_CPU_CFG8                                       (0xff634400 + (0x09a << 2))
#define   P_SYS_CPU_CFG8                                       (volatile uint32_t *)0xff634668
#define     SYS_CPU_CFG9                                       (0xff634400 + (0x09b << 2))
#define   P_SYS_CPU_CFG9                                       (volatile uint32_t *)0xff63466c
#define     SYS_CPU_CFG10                                      (0xff634400 + (0x09c << 2))
#define   P_SYS_CPU_CFG10                                      (volatile uint32_t *)0xff634670
#define     SYS_CPU_CFG11                                      (0xff634400 + (0x09d << 2))
#define   P_SYS_CPU_CFG11                                      (volatile uint32_t *)0xff634674
#define     SYS_CPU_CFG12                                      (0xff634400 + (0x09e << 2))
#define   P_SYS_CPU_CFG12                                      (volatile uint32_t *)0xff634678
#define     SYS_CPU_CFG13                                      (0xff634400 + (0x09f << 2))
#define   P_SYS_CPU_CFG13                                      (volatile uint32_t *)0xff63467c
#define     SYS_CPU_STATUS0                                    (0xff634400 + (0x0a0 << 2))
#define   P_SYS_CPU_STATUS0                                    (volatile uint32_t *)0xff634680
#define     SYS_CPU_STATUS1                                    (0xff634400 + (0x0a1 << 2))
#define   P_SYS_CPU_STATUS1                                    (volatile uint32_t *)0xff634684
#define     SYS_CPU_STATUS2                                    (0xff634400 + (0x0a2 << 2))
#define   P_SYS_CPU_STATUS2                                    (volatile uint32_t *)0xff634688
#define     SYS_CPU_STATUS3                                    (0xff634400 + (0x0a3 << 2))
#define   P_SYS_CPU_STATUS3                                    (volatile uint32_t *)0xff63468c
#define     SYS_CPU_STATUS4                                    (0xff634400 + (0x0a4 << 2))
#define   P_SYS_CPU_STATUS4                                    (volatile uint32_t *)0xff634690
#define     SYS_CPU_STATUS5                                    (0xff634400 + (0x0a5 << 2))
#define   P_SYS_CPU_STATUS5                                    (volatile uint32_t *)0xff634694
#define     SYS_CPU_STATUS6                                    (0xff634400 + (0x0a6 << 2))
#define   P_SYS_CPU_STATUS6                                    (volatile uint32_t *)0xff634698
#define     SYS_CPU_STATUS7                                    (0xff634400 + (0x0a7 << 2))
#define   P_SYS_CPU_STATUS7                                    (volatile uint32_t *)0xff63469c
#define     SYS_CPU_MISC                                       (0xff634400 + (0x0a8 << 2))
#define   P_SYS_CPU_MISC                                       (volatile uint32_t *)0xff6346a0
#define     SYS_CPU_TARGETID                                   (0xff634400 + (0x0a9 << 2))
#define   P_SYS_CPU_TARGETID                                   (volatile uint32_t *)0xff6346a4
// ----------------------------
// Pin Mux  (9)
// ----------------------------
#define     PERIPHS_LOCK_PAD                                   (0xff634400 + (0x0ae << 2))
#define   P_PERIPHS_LOCK_PAD                                   (volatile uint32_t *)0xff6346b8
#define     PERIPHS_LOCK_PIN_MUX                               (0xff634400 + (0x0af << 2))
#define   P_PERIPHS_LOCK_PIN_MUX                               (volatile uint32_t *)0xff6346bc
#define     PERIPHS_PIN_MUX_0                                  (0xff634400 + (0x0b0 << 2))
#define   P_PERIPHS_PIN_MUX_0                                  (volatile uint32_t *)0xff6346c0
#define     PERIPHS_PIN_MUX_1                                  (0xff634400 + (0x0b1 << 2))
#define   P_PERIPHS_PIN_MUX_1                                  (volatile uint32_t *)0xff6346c4
#define     PERIPHS_PIN_MUX_2                                  (0xff634400 + (0x0b2 << 2))
#define   P_PERIPHS_PIN_MUX_2                                  (volatile uint32_t *)0xff6346c8
#define     PERIPHS_PIN_MUX_3                                  (0xff634400 + (0x0b3 << 2))
#define   P_PERIPHS_PIN_MUX_3                                  (volatile uint32_t *)0xff6346cc
#define     PERIPHS_PIN_MUX_4                                  (0xff634400 + (0x0b4 << 2))
#define   P_PERIPHS_PIN_MUX_4                                  (volatile uint32_t *)0xff6346d0
#define     PERIPHS_PIN_MUX_5                                  (0xff634400 + (0x0b5 << 2))
#define   P_PERIPHS_PIN_MUX_5                                  (volatile uint32_t *)0xff6346d4
#define     PERIPHS_PIN_MUX_6                                  (0xff634400 + (0x0b6 << 2))
#define   P_PERIPHS_PIN_MUX_6                                  (volatile uint32_t *)0xff6346d8
#define     PERIPHS_PIN_MUX_7                                  (0xff634400 + (0x0b7 << 2))
#define   P_PERIPHS_PIN_MUX_7                                  (volatile uint32_t *)0xff6346dc
#define     PERIPHS_PIN_MUX_8                                  (0xff634400 + (0x0b8 << 2))
#define   P_PERIPHS_PIN_MUX_8                                  (volatile uint32_t *)0xff6346e0
#define     PERIPHS_PIN_MUX_9                                  (0xff634400 + (0x0b9 << 2))
#define   P_PERIPHS_PIN_MUX_9                                  (volatile uint32_t *)0xff6346e4
#define     PERIPHS_PIN_MUX_A                                  (0xff634400 + (0x0ba << 2))
#define   P_PERIPHS_PIN_MUX_A                                  (volatile uint32_t *)0xff6346e8
#define     PERIPHS_PIN_MUX_B                                  (0xff634400 + (0x0bb << 2))
#define   P_PERIPHS_PIN_MUX_B                                  (volatile uint32_t *)0xff6346ec
#define     PERIPHS_PIN_MUX_C                                  (0xff634400 + (0x0bc << 2))
#define   P_PERIPHS_PIN_MUX_C                                  (volatile uint32_t *)0xff6346f0
#define     PERIPHS_PIN_MUX_D                                  (0xff634400 + (0x0bd << 2))
#define   P_PERIPHS_PIN_MUX_D                                  (volatile uint32_t *)0xff6346f4
#define     PERIPHS_PIN_MUX_E                                  (0xff634400 + (0x0be << 2))
#define   P_PERIPHS_PIN_MUX_E                                  (volatile uint32_t *)0xff6346f8
#define     PERIPHS_PIN_MUX_F                                  (0xff634400 + (0x0bf << 2))
#define   P_PERIPHS_PIN_MUX_F                                  (volatile uint32_t *)0xff6346fc
#define     EFUSE_CFG_LOCK                                     (0xff634400 + (0x0c0 << 2))
#define   P_EFUSE_CFG_LOCK                                     (volatile uint32_t *)0xff634700
#define     EFUSE_CLK_A53_CFG01                                (0xff634400 + (0x0c1 << 2))
#define   P_EFUSE_CLK_A53_CFG01                                (volatile uint32_t *)0xff634704
#define     EFUSE_CLK_A53_CFG2                                 (0xff634400 + (0x0c2 << 2))
#define   P_EFUSE_CLK_A53_CFG2                                 (volatile uint32_t *)0xff634708
#define     EFUSE_CLK_ENCP_CFG0                                (0xff634400 + (0x0c3 << 2))
#define   P_EFUSE_CLK_ENCP_CFG0                                (volatile uint32_t *)0xff63470c
#define     EFUSE_CLK_MALI_CFG0                                (0xff634400 + (0x0c4 << 2))
#define   P_EFUSE_CLK_MALI_CFG0                                (volatile uint32_t *)0xff634710
#define     EFUSE_CLK_HEVCB_CFG0                               (0xff634400 + (0x0c5 << 2))
#define   P_EFUSE_CLK_HEVCB_CFG0                               (volatile uint32_t *)0xff634714
#define     EFUSE_CLK_NANOQ_CFG01                              (0xff634400 + (0x0c8 << 2))
#define   P_EFUSE_CLK_NANOQ_CFG01                              (volatile uint32_t *)0xff634720
#define     POR_CTRL                                           (0xff634400 + (0x0ca << 2))
#define   P_POR_CTRL                                           (volatile uint32_t *)0xff634728
#define     VGD_CTRL                                           (0xff634400 + (0x0cb << 2))
#define   P_VGD_CTRL                                           (volatile uint32_t *)0xff63472c
#define     ALERT_CTRL                                         (0xff634400 + (0x0cc << 2))
#define   P_ALERT_CTRL                                         (volatile uint32_t *)0xff634730
#define     PAD_DS_REG0A                                       (0xff634400 + (0x0d0 << 2))
#define   P_PAD_DS_REG0A                                       (volatile uint32_t *)0xff634740
#define     PAD_DS_REG1A                                       (0xff634400 + (0x0d1 << 2))
#define   P_PAD_DS_REG1A                                       (volatile uint32_t *)0xff634744
#define     PAD_DS_REG1B                                       (0xff634400 + (0x0d2 << 2))
#define   P_PAD_DS_REG1B                                       (volatile uint32_t *)0xff634748
#define     PAD_DS_REG2A                                       (0xff634400 + (0x0d3 << 2))
#define   P_PAD_DS_REG2A                                       (volatile uint32_t *)0xff63474c
#define     PAD_DS_REG2B                                       (0xff634400 + (0x0d4 << 2))
#define   P_PAD_DS_REG2B                                       (volatile uint32_t *)0xff634750
#define     PAD_DS_REG3A                                       (0xff634400 + (0x0d5 << 2))
#define   P_PAD_DS_REG3A                                       (volatile uint32_t *)0xff634754
#define     PAD_DS_REG4A                                       (0xff634400 + (0x0d6 << 2))
#define   P_PAD_DS_REG4A                                       (volatile uint32_t *)0xff634758
#define     PAD_DS_REG4B                                       (0xff634400 + (0x0d7 << 2))
#define   P_PAD_DS_REG4B                                       (volatile uint32_t *)0xff63475c
#define     PAD_DS_REG5A                                       (0xff634400 + (0x0d8 << 2))
#define   P_PAD_DS_REG5A                                       (volatile uint32_t *)0xff634760
#define     SP_SEC_SHA_EXP0                                    (0xff634400 + (0x0e0 << 2))
#define   P_SP_SEC_SHA_EXP0                                    (volatile uint32_t *)0xff634780
#define     SP_SEC_SHA_EXP1                                    (0xff634400 + (0x0e1 << 2))
#define   P_SP_SEC_SHA_EXP1                                    (volatile uint32_t *)0xff634784
#define     SP_SEC_SHA_EXP2                                    (0xff634400 + (0x0e2 << 2))
#define   P_SP_SEC_SHA_EXP2                                    (volatile uint32_t *)0xff634788
#define     SP_SEC_SHA_EXP3                                    (0xff634400 + (0x0e3 << 2))
#define   P_SP_SEC_SHA_EXP3                                    (volatile uint32_t *)0xff63478c
#define     SP_SEC_SHA_EXP4                                    (0xff634400 + (0x0e4 << 2))
#define   P_SP_SEC_SHA_EXP4                                    (volatile uint32_t *)0xff634790
#define     SP_SEC_SHA_EXP5                                    (0xff634400 + (0x0e5 << 2))
#define   P_SP_SEC_SHA_EXP5                                    (volatile uint32_t *)0xff634794
#define     SP_SEC_SHA_EXP6                                    (0xff634400 + (0x0e6 << 2))
#define   P_SP_SEC_SHA_EXP6                                    (volatile uint32_t *)0xff634798
#define     SP_SEC_SHA_EXP7                                    (0xff634400 + (0x0e7 << 2))
#define   P_SP_SEC_SHA_EXP7                                    (volatile uint32_t *)0xff63479c
#define     SCP_SEC_SHA_EXP0                                   (0xff634400 + (0x0e8 << 2))
#define   P_SCP_SEC_SHA_EXP0                                   (volatile uint32_t *)0xff6347a0
#define     SCP_SEC_SHA_EXP1                                   (0xff634400 + (0x0e9 << 2))
#define   P_SCP_SEC_SHA_EXP1                                   (volatile uint32_t *)0xff6347a4
#define     SCP_SEC_SHA_EXP2                                   (0xff634400 + (0x0ea << 2))
#define   P_SCP_SEC_SHA_EXP2                                   (volatile uint32_t *)0xff6347a8
#define     SCP_SEC_SHA_EXP3                                   (0xff634400 + (0x0eb << 2))
#define   P_SCP_SEC_SHA_EXP3                                   (volatile uint32_t *)0xff6347ac
#define     SCP_SEC_SHA_EXP4                                   (0xff634400 + (0x0ec << 2))
#define   P_SCP_SEC_SHA_EXP4                                   (volatile uint32_t *)0xff6347b0
#define     SCP_SEC_SHA_EXP5                                   (0xff634400 + (0x0ed << 2))
#define   P_SCP_SEC_SHA_EXP5                                   (volatile uint32_t *)0xff6347b4
#define     SCP_SEC_SHA_EXP6                                   (0xff634400 + (0x0ee << 2))
#define   P_SCP_SEC_SHA_EXP6                                   (volatile uint32_t *)0xff6347b8
#define     SCP_SEC_SHA_EXP7                                   (0xff634400 + (0x0ef << 2))
#define   P_SCP_SEC_SHA_EXP7                                   (volatile uint32_t *)0xff6347bc
#define     AP_SEC_SHA_EXP0                                    (0xff634400 + (0x0f0 << 2))
#define   P_AP_SEC_SHA_EXP0                                    (volatile uint32_t *)0xff6347c0
#define     AP_SEC_SHA_EXP1                                    (0xff634400 + (0x0f1 << 2))
#define   P_AP_SEC_SHA_EXP1                                    (volatile uint32_t *)0xff6347c4
#define     AP_SEC_SHA_EXP2                                    (0xff634400 + (0x0f2 << 2))
#define   P_AP_SEC_SHA_EXP2                                    (volatile uint32_t *)0xff6347c8
#define     AP_SEC_SHA_EXP3                                    (0xff634400 + (0x0f3 << 2))
#define   P_AP_SEC_SHA_EXP3                                    (volatile uint32_t *)0xff6347cc
#define     AP_SEC_SHA_EXP4                                    (0xff634400 + (0x0f4 << 2))
#define   P_AP_SEC_SHA_EXP4                                    (volatile uint32_t *)0xff6347d0
#define     AP_SEC_SHA_EXP5                                    (0xff634400 + (0x0f5 << 2))
#define   P_AP_SEC_SHA_EXP5                                    (volatile uint32_t *)0xff6347d4
#define     AP_SEC_SHA_EXP6                                    (0xff634400 + (0x0f6 << 2))
#define   P_AP_SEC_SHA_EXP6                                    (volatile uint32_t *)0xff6347d8
#define     AP_SEC_SHA_EXP7                                    (0xff634400 + (0x0f7 << 2))
#define   P_AP_SEC_SHA_EXP7                                    (volatile uint32_t *)0xff6347dc
//========================================================================
//  RESET_SEC - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF64E000
// APB4_DECODER_SECURE_BASE         32'hFF64E000
#define     RESET0_SEC_REGISTER                                (0xff64e000 + (0x000 << 2))
#define   P_RESET0_SEC_REGISTER                                (volatile uint32_t *)0xff64e000
#define     RESET1_SEC_REGISTER                                (0xff64e000 + (0x001 << 2))
#define   P_RESET1_SEC_REGISTER                                (volatile uint32_t *)0xff64e004
#define     RESET2_SEC_REGISTER                                (0xff64e000 + (0x002 << 2))
#define   P_RESET2_SEC_REGISTER                                (volatile uint32_t *)0xff64e008
#define     RESET0_SEC_LEVEL                                   (0xff64e000 + (0x010 << 2))
#define   P_RESET0_SEC_LEVEL                                   (volatile uint32_t *)0xff64e040
#define     RESET1_SEC_LEVEL                                   (0xff64e000 + (0x011 << 2))
#define   P_RESET1_SEC_LEVEL                                   (volatile uint32_t *)0xff64e044
#define     RESET2_SEC_LEVEL                                   (0xff64e000 + (0x012 << 2))
#define   P_RESET2_SEC_LEVEL                                   (volatile uint32_t *)0xff64e048
#define     RESET0_SEC_MASK                                    (0xff64e000 + (0x020 << 2))
#define   P_RESET0_SEC_MASK                                    (volatile uint32_t *)0xff64e080
#define     RESET1_SEC_MASK                                    (0xff64e000 + (0x021 << 2))
#define   P_RESET1_SEC_MASK                                    (volatile uint32_t *)0xff64e084
#define     RESET2_SEC_MASK                                    (0xff64e000 + (0x022 << 2))
#define   P_RESET2_SEC_MASK                                    (volatile uint32_t *)0xff64e088
//========================================================================
//  CLOCK TREE - Registers
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF646000
//  APB4_DECODER_SECURE_BASE         32'hFF646000
#define     HHI_CHECK_CLK_RESULT                               (0xff646000 + (0x004 << 2))
#define   P_HHI_CHECK_CLK_RESULT                               (volatile uint32_t *)0xff646010
#define     HHI_DEMOD_32K_CNTL0                                (0xff646000 + (0x010 << 2))
#define   P_HHI_DEMOD_32K_CNTL0                                (volatile uint32_t *)0xff646040
#define     HHI_DEMOD_32K_CNTL1                                (0xff646000 + (0x011 << 2))
#define   P_HHI_DEMOD_32K_CNTL1                                (volatile uint32_t *)0xff646044
#define     HHI_VIID_CLK_DIV                                   (0xff646000 + (0x04a << 2))
#define   P_HHI_VIID_CLK_DIV                                   (volatile uint32_t *)0xff646128
#define     HHI_VIID_CLK_CNTL                                  (0xff646000 + (0x04b << 2))
#define   P_HHI_VIID_CLK_CNTL                                  (volatile uint32_t *)0xff64612c
#define     HHI_VID_CLK_DIV                                    (0xff646000 + (0x059 << 2))
#define   P_HHI_VID_CLK_DIV                                    (volatile uint32_t *)0xff646164
#define     HHI_MPEG_CLK_CNTL                                  (0xff646000 + (0x05d << 2))
#define   P_HHI_MPEG_CLK_CNTL                                  (volatile uint32_t *)0xff646174
#define     HHI_VID_CLK_CNTL                                   (0xff646000 + (0x05f << 2))
#define   P_HHI_VID_CLK_CNTL                                   (volatile uint32_t *)0xff64617c
#define     HHI_TSIN_DEGLITCH_CLK_CNTL                         (0xff646000 + (0x060 << 2))
#define   P_HHI_TSIN_DEGLITCH_CLK_CNTL                         (volatile uint32_t *)0xff646180
#define     HHI_TS_CLK_CNTL                                    (0xff646000 + (0x064 << 2))
#define   P_HHI_TS_CLK_CNTL                                    (volatile uint32_t *)0xff646190
#define     HHI_VID_CLK_CNTL2                                  (0xff646000 + (0x065 << 2))
#define   P_HHI_VID_CLK_CNTL2                                  (volatile uint32_t *)0xff646194
#define     HHI_MALI_CLK_CNTL                                  (0xff646000 + (0x06c << 2))
#define   P_HHI_MALI_CLK_CNTL                                  (volatile uint32_t *)0xff6461b0
#define     HHI_VPU_CLKC_CNTL                                  (0xff646000 + (0x06d << 2))
#define   P_HHI_VPU_CLKC_CNTL                                  (volatile uint32_t *)0xff6461b4
#define     HHI_VPU_CLK_CNTL                                   (0xff646000 + (0x06f << 2))
#define   P_HHI_VPU_CLK_CNTL                                   (volatile uint32_t *)0xff6461bc
#define     HHI_HDMI_CLK_CNTL                                  (0xff646000 + (0x073 << 2))
#define   P_HHI_HDMI_CLK_CNTL                                  (volatile uint32_t *)0xff6461cc
#define     HHI_DEMOD_CLK_CNTL                                 (0xff646000 + (0x074 << 2))
#define   P_HHI_DEMOD_CLK_CNTL                                 (volatile uint32_t *)0xff6461d0
#define     HHI_DEMOD_CLK_CNTL1                                (0xff646000 + (0x075 << 2))
#define   P_HHI_DEMOD_CLK_CNTL1                                (volatile uint32_t *)0xff6461d4
#define     HHI_ETH_CLK_CNTL                                   (0xff646000 + (0x076 << 2))
#define   P_HHI_ETH_CLK_CNTL                                   (volatile uint32_t *)0xff6461d8
#define     HHI_VDEC_CLK_CNTL                                  (0xff646000 + (0x078 << 2))
#define   P_HHI_VDEC_CLK_CNTL                                  (volatile uint32_t *)0xff6461e0
#define     HHI_VDEC2_CLK_CNTL                                 (0xff646000 + (0x079 << 2))
#define   P_HHI_VDEC2_CLK_CNTL                                 (volatile uint32_t *)0xff6461e4
#define     HHI_VDEC3_CLK_CNTL                                 (0xff646000 + (0x07a << 2))
#define   P_HHI_VDEC3_CLK_CNTL                                 (volatile uint32_t *)0xff6461e8
#define     HHI_VDEC4_CLK_CNTL                                 (0xff646000 + (0x07b << 2))
#define   P_HHI_VDEC4_CLK_CNTL                                 (volatile uint32_t *)0xff6461ec
#define     HHI_HDMIRX_CLK_CNTL0                               (0xff646000 + (0x07c << 2))
#define   P_HHI_HDMIRX_CLK_CNTL0                               (volatile uint32_t *)0xff6461f0
#define     HHI_VAPBCLK_CNTL                                   (0xff646000 + (0x07d << 2))
#define   P_HHI_VAPBCLK_CNTL                                   (volatile uint32_t *)0xff6461f4
#define     HHI_HDMIRX_CLK_CNTL1                               (0xff646000 + (0x080 << 2))
#define   P_HHI_HDMIRX_CLK_CNTL1                               (volatile uint32_t *)0xff646200
#define     HHI_HDMIRX_CLK_CNTL2                               (0xff646000 + (0x081 << 2))
#define   P_HHI_HDMIRX_CLK_CNTL2                               (volatile uint32_t *)0xff646204
#define     HHI_VPU_CLKB_CNTL                                  (0xff646000 + (0x083 << 2))
#define   P_HHI_VPU_CLKB_CNTL                                  (volatile uint32_t *)0xff64620c
#define     HHI_GEN_CLK_CNTL                                   (0xff646000 + (0x08a << 2))
#define   P_HHI_GEN_CLK_CNTL                                   (volatile uint32_t *)0xff646228
#define     HHI_AUDPLL_CLK_OUT_CNTL                            (0xff646000 + (0x08c << 2))
#define   P_HHI_AUDPLL_CLK_OUT_CNTL                            (volatile uint32_t *)0xff646230
#define     HHI_HDMIRX_CLK_CNTL3                               (0xff646000 + (0x08d << 2))
#define   P_HHI_HDMIRX_CLK_CNTL3                               (volatile uint32_t *)0xff646234
#define     HHI_VDIN_MEAS_CLK_CNTL                             (0xff646000 + (0x094 << 2))
#define   P_HHI_VDIN_MEAS_CLK_CNTL                             (volatile uint32_t *)0xff646250
#define     HHI_MIPIDSI_PHY_CLK_CNTL                           (0xff646000 + (0x095 << 2))
#define   P_HHI_MIPIDSI_PHY_CLK_CNTL                           (volatile uint32_t *)0xff646254
#define     HHI_NAND_CLK_CNTL                                  (0xff646000 + (0x097 << 2))
#define   P_HHI_NAND_CLK_CNTL                                  (volatile uint32_t *)0xff64625c
#define     HHI_SD_EMMC_CLK_CNTL                               (0xff646000 + (0x099 << 2))
#define   P_HHI_SD_EMMC_CLK_CNTL                               (volatile uint32_t *)0xff646264
#define     HHI_TCON_CLK_CNTL                                  (0xff646000 + (0x09c << 2))
#define   P_HHI_TCON_CLK_CNTL                                  (volatile uint32_t *)0xff646270
#define     HHI_HDMI_AXI_CLK_CNTL                              (0xff646000 + (0x0b8 << 2))
#define   P_HHI_HDMI_AXI_CLK_CNTL                              (volatile uint32_t *)0xff6462e0
#define     HHI_VID_LOCK_CLK_CNTL                              (0xff646000 + (0x0f2 << 2))
#define   P_HHI_VID_LOCK_CLK_CNTL                              (volatile uint32_t *)0xff6463c8
#define     HHI_ATV_DMD_SYS_CLK_CNTL                           (0xff646000 + (0x0f3 << 2))
#define   P_HHI_ATV_DMD_SYS_CLK_CNTL                           (volatile uint32_t *)0xff6463cc
#define     HHI_BT656_CLK_CNTL                                 (0xff646000 + (0x0f5 << 2))
#define   P_HHI_BT656_CLK_CNTL                                 (volatile uint32_t *)0xff6463d4
#define     HHI_CDAC_CLK_CNTL                                  (0xff646000 + (0x0f6 << 2))
#define   P_HHI_CDAC_CLK_CNTL                                  (volatile uint32_t *)0xff6463d8
#define     HHI_SPICC_CLK_CNTL                                 (0xff646000 + (0x0f7 << 2))
#define   P_HHI_SPICC_CLK_CNTL                                 (volatile uint32_t *)0xff6463dc
//========================================================================
//  HIU - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF63C000
// APB4_DECODER_SECURE_BASE         32'hFF63C000
//`define HHI_MIPI_CNTL0        8'h00
//`define HHI_MIPI_CNTL1        8'h01
//`define HHI_MIPI_CNTL2        8'h02
//`define HHI_MIPI_STS          8'h03
#define     HHI_HDMI_PHY_CNTL0                                 (0xff63c000 + (0x005 << 2))
#define   P_HHI_HDMI_PHY_CNTL0                                 (volatile uint32_t *)0xff63c014
#define     HHI_HDMI_PHY_CNTL1                                 (0xff63c000 + (0x006 << 2))
#define   P_HHI_HDMI_PHY_CNTL1                                 (volatile uint32_t *)0xff63c018
#define     HHI_HDMI_PHY_CNTL2                                 (0xff63c000 + (0x007 << 2))
#define   P_HHI_HDMI_PHY_CNTL2                                 (volatile uint32_t *)0xff63c01c
#define     HHI_HDMI_PHY_CNTL3                                 (0xff63c000 + (0x008 << 2))
#define   P_HHI_HDMI_PHY_CNTL3                                 (volatile uint32_t *)0xff63c020
#define     HHI_HDMI_PHY_CNTL4                                 (0xff63c000 + (0x009 << 2))
#define   P_HHI_HDMI_PHY_CNTL4                                 (volatile uint32_t *)0xff63c024
#define     HHI_HDMI_PHY_CNTL5                                 (0xff63c000 + (0x00a << 2))
#define   P_HHI_HDMI_PHY_CNTL5                                 (volatile uint32_t *)0xff63c028
#define     SCR_HIU                                            (0xff63c000 + (0x00b << 2))
#define   P_SCR_HIU                                            (volatile uint32_t *)0xff63c02c
//`define HHI_SYS_STS           8'h0c
#define     HHI_HDMI_PHY_STATUS                                (0xff63c000 + (0x00d << 2))
#define   P_HHI_HDMI_PHY_STATUS                                (volatile uint32_t *)0xff63c034
#define     HPG_TIMER                                          (0xff63c000 + (0x00f << 2))
#define   P_HPG_TIMER                                          (volatile uint32_t *)0xff63c03c
#define     HHI_GP0_PLL_CNTL0                                  (0xff63c000 + (0x010 << 2))
#define   P_HHI_GP0_PLL_CNTL0                                  (volatile uint32_t *)0xff63c040
#define     HHI_GP0_PLL_CNTL1                                  (0xff63c000 + (0x011 << 2))
#define   P_HHI_GP0_PLL_CNTL1                                  (volatile uint32_t *)0xff63c044
#define     HHI_GP0_PLL_CNTL2                                  (0xff63c000 + (0x012 << 2))
#define   P_HHI_GP0_PLL_CNTL2                                  (volatile uint32_t *)0xff63c048
#define     HHI_GP0_PLL_CNTL3                                  (0xff63c000 + (0x013 << 2))
#define   P_HHI_GP0_PLL_CNTL3                                  (volatile uint32_t *)0xff63c04c
#define     HHI_GP0_PLL_CNTL4                                  (0xff63c000 + (0x014 << 2))
#define   P_HHI_GP0_PLL_CNTL4                                  (volatile uint32_t *)0xff63c050
#define     HHI_GP0_PLL_CNTL5                                  (0xff63c000 + (0x015 << 2))
#define   P_HHI_GP0_PLL_CNTL5                                  (volatile uint32_t *)0xff63c054
#define     HHI_GP0_PLL_CNTL6                                  (0xff63c000 + (0x016 << 2))
#define   P_HHI_GP0_PLL_CNTL6                                  (volatile uint32_t *)0xff63c058
#define     HHI_GP0_PLL_STS                                    (0xff63c000 + (0x017 << 2))
#define   P_HHI_GP0_PLL_STS                                    (volatile uint32_t *)0xff63c05c
#define     HHI_GP1_PLL_CNTL0                                  (0xff63c000 + (0x018 << 2))
#define   P_HHI_GP1_PLL_CNTL0                                  (volatile uint32_t *)0xff63c060
#define     HHI_GP1_PLL_CNTL1                                  (0xff63c000 + (0x019 << 2))
#define   P_HHI_GP1_PLL_CNTL1                                  (volatile uint32_t *)0xff63c064
#define     HHI_GP1_PLL_CNTL2                                  (0xff63c000 + (0x01a << 2))
#define   P_HHI_GP1_PLL_CNTL2                                  (volatile uint32_t *)0xff63c068
#define     HHI_GP1_PLL_CNTL3                                  (0xff63c000 + (0x01b << 2))
#define   P_HHI_GP1_PLL_CNTL3                                  (volatile uint32_t *)0xff63c06c
#define     HHI_GP1_PLL_CNTL4                                  (0xff63c000 + (0x01c << 2))
#define   P_HHI_GP1_PLL_CNTL4                                  (volatile uint32_t *)0xff63c070
#define     HHI_GP1_PLL_CNTL5                                  (0xff63c000 + (0x01d << 2))
#define   P_HHI_GP1_PLL_CNTL5                                  (volatile uint32_t *)0xff63c074
#define     HHI_GP1_PLL_CNTL6                                  (0xff63c000 + (0x01e << 2))
#define   P_HHI_GP1_PLL_CNTL6                                  (volatile uint32_t *)0xff63c078
#define     HHI_GP1_PLL_STS                                    (0xff63c000 + (0x01f << 2))
#define   P_HHI_GP1_PLL_STS                                    (volatile uint32_t *)0xff63c07c
#define     HHI_TCON_PLL_CNTL0                                 (0xff63c000 + (0x020 << 2))
#define   P_HHI_TCON_PLL_CNTL0                                 (volatile uint32_t *)0xff63c080
#define     HHI_TCON_PLL_CNTL1                                 (0xff63c000 + (0x021 << 2))
#define   P_HHI_TCON_PLL_CNTL1                                 (volatile uint32_t *)0xff63c084
#define     HHI_TCON_PLL_CNTL2                                 (0xff63c000 + (0x022 << 2))
#define   P_HHI_TCON_PLL_CNTL2                                 (volatile uint32_t *)0xff63c088
#define     HHI_TCON_PLL_CNTL3                                 (0xff63c000 + (0x023 << 2))
#define   P_HHI_TCON_PLL_CNTL3                                 (volatile uint32_t *)0xff63c08c
#define     HHI_TCON_PLL_STS                                   (0xff63c000 + (0x024 << 2))
#define   P_HHI_TCON_PLL_STS                                   (volatile uint32_t *)0xff63c090
//`define HHI_CADC_CNTL           8'h20
//`define HHI_CADC_CNTL2          8'h21
//`define HHI_CADC_CNTL3          8'h22
//`define HHI_CADC_CNTL4          8'h23
//`define HHI_CADC_CNTL5          8'h24
//`define HHI_CADC_CNTL6          8'h25
#define     HHI_PCIE0_PLL_CNTL0                                (0xff63c000 + (0x025 << 2))
#define   P_HHI_PCIE0_PLL_CNTL0                                (volatile uint32_t *)0xff63c094
#define     HHI_PCIE0_PLL_CNTL1                                (0xff63c000 + (0x026 << 2))
#define   P_HHI_PCIE0_PLL_CNTL1                                (volatile uint32_t *)0xff63c098
#define     HHI_DADC_CNTL                                      (0xff63c000 + (0x027 << 2))
#define   P_HHI_DADC_CNTL                                      (volatile uint32_t *)0xff63c09c
#define     HHI_DADC_CNTL2                                     (0xff63c000 + (0x028 << 2))
#define   P_HHI_DADC_CNTL2                                     (volatile uint32_t *)0xff63c0a0
#define     HHI_DADC_RDBK0_I                                   (0xff63c000 + (0x029 << 2))
#define   P_HHI_DADC_RDBK0_I                                   (volatile uint32_t *)0xff63c0a4
#define     HHI_DADC_CNTL3                                     (0xff63c000 + (0x02a << 2))
#define   P_HHI_DADC_CNTL3                                     (volatile uint32_t *)0xff63c0a8
#define     HHI_DADC_CNTL4                                     (0xff63c000 + (0x02b << 2))
#define   P_HHI_DADC_CNTL4                                     (volatile uint32_t *)0xff63c0ac
//`define HHI_AFE_TUNING_CNTL    8'h2c
//`define HHI_AFE_TUNING_CNTL_I  8'h2d
#define     HHI_PCIE0_PLL_CNTL2                                (0xff63c000 + (0x02c << 2))
#define   P_HHI_PCIE0_PLL_CNTL2                                (volatile uint32_t *)0xff63c0b0
#define     HHI_PCIE0_PLL_CNTL3                                (0xff63c000 + (0x02d << 2))
#define   P_HHI_PCIE0_PLL_CNTL3                                (volatile uint32_t *)0xff63c0b4
#define     HHI_CVBS_DETECT_CNTL                               (0xff63c000 + (0x02e << 2))
#define   P_HHI_CVBS_DETECT_CNTL                               (volatile uint32_t *)0xff63c0b8
#define     HHI_XTAL_DIVN_CNTL                                 (0xff63c000 + (0x02f << 2))
#define   P_HHI_XTAL_DIVN_CNTL                                 (volatile uint32_t *)0xff63c0bc
#define     HHI_GCLK2_MPEG0                                    (0xff63c000 + (0x030 << 2))
#define   P_HHI_GCLK2_MPEG0                                    (volatile uint32_t *)0xff63c0c0
#define     HHI_GCLK2_MPEG1                                    (0xff63c000 + (0x031 << 2))
#define   P_HHI_GCLK2_MPEG1                                    (volatile uint32_t *)0xff63c0c4
#define     HHI_GCLK2_MPEG2                                    (0xff63c000 + (0x032 << 2))
#define   P_HHI_GCLK2_MPEG2                                    (volatile uint32_t *)0xff63c0c8
#define     HHI_GCLK2_OTHER                                    (0xff63c000 + (0x034 << 2))
#define   P_HHI_GCLK2_OTHER                                    (volatile uint32_t *)0xff63c0d0
//`define HHI_S2_DADC_CNTL        8'h35
//`define HHI_GCLK2_AO           8'h35
//`define HHI_MEM_PD_REG1         8'h35
#define     HHI_HIFI_PLL_CNTL0                                 (0xff63c000 + (0x036 << 2))
#define   P_HHI_HIFI_PLL_CNTL0                                 (volatile uint32_t *)0xff63c0d8
#define     HHI_HIFI_PLL_CNTL1                                 (0xff63c000 + (0x037 << 2))
#define   P_HHI_HIFI_PLL_CNTL1                                 (volatile uint32_t *)0xff63c0dc
#define     HHI_HIFI_PLL_CNTL2                                 (0xff63c000 + (0x038 << 2))
#define   P_HHI_HIFI_PLL_CNTL2                                 (volatile uint32_t *)0xff63c0e0
#define     HHI_HIFI_PLL_CNTL3                                 (0xff63c000 + (0x039 << 2))
#define   P_HHI_HIFI_PLL_CNTL3                                 (volatile uint32_t *)0xff63c0e4
#define     HHI_HIFI_PLL_CNTL4                                 (0xff63c000 + (0x03a << 2))
#define   P_HHI_HIFI_PLL_CNTL4                                 (volatile uint32_t *)0xff63c0e8
#define     HHI_HIFI_PLL_CNTL5                                 (0xff63c000 + (0x03b << 2))
#define   P_HHI_HIFI_PLL_CNTL5                                 (volatile uint32_t *)0xff63c0ec
#define     HHI_HIFI_PLL_CNTL6                                 (0xff63c000 + (0x03c << 2))
#define   P_HHI_HIFI_PLL_CNTL6                                 (volatile uint32_t *)0xff63c0f0
#define     HHI_HIFI_PLL_STS                                   (0xff63c000 + (0x03d << 2))
#define   P_HHI_HIFI_PLL_STS                                   (volatile uint32_t *)0xff63c0f4
#define     HHI_TIMER90K                                       (0xff63c000 + (0x03f << 2))
#define   P_HHI_TIMER90K                                       (volatile uint32_t *)0xff63c0fc
#define     HHI_MEM_PD_REG0                                    (0xff63c000 + (0x040 << 2))
#define   P_HHI_MEM_PD_REG0                                    (volatile uint32_t *)0xff63c100
#define     HHI_S2_DADC_CNTL                                   (0xff63c000 + (0x041 << 2))
#define   P_HHI_S2_DADC_CNTL                                   (volatile uint32_t *)0xff63c104
#define     HHI_S2_DADC_CNTL2                                  (0xff63c000 + (0x042 << 2))
#define   P_HHI_S2_DADC_CNTL2                                  (volatile uint32_t *)0xff63c108
//VIU1
//bit 29:28 mem_pd_vi_sharp,  2'b00: Sharpness line buffer memory power on, 2'b11: power down
//bit 29:28 mem_pd_vi_dipost, 2'b00: Deinterlace - di_post memory power on, 2'b11: power down
//bit 27:26 mem_pd_vi_dipre,  2'b00: Deinterlace - di_pre memory power on, 2'b11: power down
//bit 25:24 mem_pd_vi_prot3,  2'b00: picture rotation3 memory power on, 2'b11: power down
//bit 23:22 mem_pd_vi_prot2,  2'b00: picture rotation2 memory power on, 2'b11: power down
//bit 21:20 mem_pd_vi_prot1,  2'b00: picture rotation1 memory power on, 2'b11: power down
//bit 19:18 mem_pd_vi_vdin1,  2'b00: vdin1 memory power on, 2'b11: power down
//bit 17:16 mem_pd_vi_vdin0,  2'b00: vdin0 memory power on, 2'b11: power down
//bit 15:14 mem_pd_vi_osd_sc, 2'b00: osd_scaler memory power on, 2'b11: power down
//bit 13:12 mem_pd_vi_scale,  2'b00: scaler memory power on, 2'b11: power down
//bit 11:10 mem_pd_vi_ofifo,  2'b00: vpp output fifo memory power on, 2'b11: power down
//bit 9:8   mem_pd_vi_chroma, 2'b00: color management module memory power on, 2'b11: power down
//bit 7:6   mem_pd_vi_vd2,    2'b00: vd2 memory power on, 2'b11: power down
//bit 5:4   mem_pd_vi_vd1,    2'b00: vd1 memory power on, 2'b11: power down
//bit 3:2   mem_pd_vi_osd2,   2'b00: osd2 memory power on, 2'b11: power down
//bit 1:0   mem_pd_vi_osd1,   2'b00: osd1 memory power on, 2'b11: power down
//`define HHI_VPU_MEM_PD_REG0     8'h41
//bit 29:28 mem_pd_atv_dmd,   2'b00: ATV DMD memory power on, 2'b11: power down
//bit 29:28 mem_pd_cvd2,      2'b00: CVD2 memory power on, 2'b11: power down
//bit 27:26 mem_pd_isp,       2'b00: ISP memory power on, 2'b11: power down
//bit 25:24 mem_pd_venci_int, 2'b00: cvbs- enci interface memory power on, 2'b11: power down
//bit 23:22 mem_pd_venc_l_top,2'b00: panel - encl top memory power on, 2'b11: power down
//bit 21:20 mem_pd_vencp_int, 2'b00: hdmi - encp interface memory power on, 2'b11: power down
//bit 13:12 mem_pd_vi2_osd_sc,2'b00: viu2 OSD scaler memory power on, 2'b11: power down
//bit 11:10 mem_pd_vi2_scale, 2'b00: viu2 scaler memory power on, 2'b11: power down
//bit 9:8   mem_pd_vi2_ofifo, 2'b00: viu2 vpp output fifo memory power on, 2'b11: power down
//bit 7:6   mem_pd_vi2_chroma,2'b00: viu2 color management module memory power on, 2'b11: power down
//bit 5:4   mem_pd_vi2_vd1,   2'b00: viu2 vd1 memory power on, 2'b11: power down
//bit 3:2   mem_pd_vi2_osd2,  2'b00: viu2 osd2 memory power on, 2'b11: power down
//bit 1:0   mem_pd_vi2_osd1,  2'b00: viu2 osd1 memory power on, 2'b11: power down
//`define HHI_VPU_MEM_PD_REG1     8'h42
//`define HHI_DEMOD_MEM_PD_REG     8'h43
//`define HHI_DSP_MEM_PD_REG0    8'h44
//`define HHI_AUD_DAC_CTRL          8'h44
//`define HHI_AUDIO_MEM_PD_REG0         8'h45
//`define HHI_NANOQ_MEM_PD_REG0   8'h46
//`define HHI_NANOQ_MEM_PD_REG1   8'h47
// `define HHI_VIID_PLL_CNTL4      8'h46 // video PLL read back
// `define HHI_VIID_PLL_CNTL       8'h47 // Video PLL control, word 1
// `define HHI_VIID_PLL_CNTL2      8'h48 // Video PLL control, word 2
// `define HHI_VIID_PLL_CNTL3      8'h49 // Video PLL control, word 3
//`define HHI_VIID_CLK_DIV        8'h4a // video clock control
//`define HHI_VIID_CLK_CNTL       8'h4b // video clock control
//`define HHI_VIID_DIVIDER_CNTL   8'h4c
//bit 1:0   mem_pd_vi_wm,  2'b00: viu1 wm memory power on, 2'b11: power down
//`define HHI_VPU_MEM_PD_REG4     8'h4c
#define     HHI_VPU_MEM_PD_REG2                                (0xff63c000 + (0x04d << 2))
#define   P_HHI_VPU_MEM_PD_REG2                                (volatile uint32_t *)0xff63c134
//`define HHI_VPU_MEM_PD_REG3     8'h4e
// Gated clock enables.  There are 64 enables for the MPEG clocks and 32 enables for other clock domains
#define     HHI_GCLK_LOCK                                      (0xff63c000 + (0x04f << 2))
#define   P_HHI_GCLK_LOCK                                      (volatile uint32_t *)0xff63c13c
#define     HHI_GCLK_MPEG0                                     (0xff63c000 + (0x050 << 2))
#define   P_HHI_GCLK_MPEG0                                     (volatile uint32_t *)0xff63c140
#define     HHI_GCLK_MPEG1                                     (0xff63c000 + (0x051 << 2))
#define   P_HHI_GCLK_MPEG1                                     (volatile uint32_t *)0xff63c144
#define     HHI_GCLK_MPEG2                                     (0xff63c000 + (0x052 << 2))
#define   P_HHI_GCLK_MPEG2                                     (volatile uint32_t *)0xff63c148
#define     HHI_GCLK_OTHER                                     (0xff63c000 + (0x054 << 2))
#define   P_HHI_GCLK_OTHER                                     (volatile uint32_t *)0xff63c150
#define     HHI_GCLK_SP_MPEG                                   (0xff63c000 + (0x055 << 2))
#define   P_HHI_GCLK_SP_MPEG                                   (volatile uint32_t *)0xff63c154
//`define HHI_SYS_OSCIN_CNTL      8'h56
#define     HHI_SYS_CPU_CLK_CNTL1                              (0xff63c000 + (0x057 << 2))
#define   P_HHI_SYS_CPU_CLK_CNTL1                              (volatile uint32_t *)0xff63c15c
#define     HHI_SYS_CPU_RESET_CNTL                             (0xff63c000 + (0x058 << 2))
#define   P_HHI_SYS_CPU_RESET_CNTL                             (volatile uint32_t *)0xff63c160
// PLL Controls
//`define HHI_VID_CLK_DIV         8'h59 // video clock control
#define     HHI_PCIE0_PLL_CNTL4                                (0xff63c000 + (0x05a << 2))
#define   P_HHI_PCIE0_PLL_CNTL4                                (volatile uint32_t *)0xff63c168
#define     HHI_PCIE0_PLL_CNTL5                                (0xff63c000 + (0x05b << 2))
#define   P_HHI_PCIE0_PLL_CNTL5                                (volatile uint32_t *)0xff63c16c
#define     HHI_PCIE0_PLL_STS                                  (0xff63c000 + (0x05c << 2))
#define   P_HHI_PCIE0_PLL_STS                                  (volatile uint32_t *)0xff63c170
//`define HHI_MPEG_CLK_CNTL       8'h5d // MPEG clock control
//`define HHI_VID_CLK_CNTL        8'h5f // video clock control
//`define HHI_WIFI_CLK_CNTL       8'h60 // MPEG clock control
//`define HHI_WIFI_PLL_CNTL       8'h61 // WIFI PLL control, word 1
//`define HHI_WIFI_PLL_CNTL2      8'h62 // WIFI PLL control, word 2
//`define HHI_WIFI_PLL_CNTL3      8'h63 // WIFI PLL control, word 3
//`define HHI_TS_CLK_CNTL         8'h64
//`define HHI_VID_CLK_CNTL2       8'h65 // video clock control
//`define HHI_VID_DIVIDER_CNTL    8'h66
#define     HHI_HIFI1_PLL_CNTL0                                (0xff63c000 + (0x060 << 2))
#define   P_HHI_HIFI1_PLL_CNTL0                                (volatile uint32_t *)0xff63c180
#define     HHI_HIFI1_PLL_CNTL1                                (0xff63c000 + (0x061 << 2))
#define   P_HHI_HIFI1_PLL_CNTL1                                (volatile uint32_t *)0xff63c184
#define     HHI_HIFI1_PLL_CNTL2                                (0xff63c000 + (0x062 << 2))
#define   P_HHI_HIFI1_PLL_CNTL2                                (volatile uint32_t *)0xff63c188
#define     HHI_HIFI1_PLL_CNTL3                                (0xff63c000 + (0x063 << 2))
#define   P_HHI_HIFI1_PLL_CNTL3                                (volatile uint32_t *)0xff63c18c
#define     HHI_HIFI1_PLL_STS                                  (0xff63c000 + (0x064 << 2))
#define   P_HHI_HIFI1_PLL_STS                                  (volatile uint32_t *)0xff63c190
#define     HHI_SYS_CPU_CLK_CNTL                               (0xff63c000 + (0x067 << 2))
#define   P_HHI_SYS_CPU_CLK_CNTL                               (volatile uint32_t *)0xff63c19c
#define     HHI_VID_PLL_CLK_DIV                                (0xff63c000 + (0x068 << 2))
#define   P_HHI_VID_PLL_CLK_DIV                                (volatile uint32_t *)0xff63c1a0
//`define HHI_HDMIRX_EARCTX_CNTL0     8'h69
//`define HHI_HDMIRX_EARCTX_CNTL1     8'h6a
// Moved to Martin's domain `define HHI_DDR_PLL_CNTL        8'h68 // DDR PLL control, word 1
// Moved to Martin's domain `define HHI_DDR_PLL_CNTL2       8'h69 // DDR PLL control, word 2
// Moved to Martin's domain `define HHI_DDR_PLL_CNTL3       8'h6a // DDR PLL control, word 3
// Moved to Martin's domain `define HHI_DDR_PLL_CNTL4       8'h6b // DDR PLL control, word 3
//`define HHI_DSP_CLK_CNTL        8'h6b
//`define HHI_MALI_CLK_CNTL       8'h6c
//`define HHI_VPU_CLKC_CNTL       8'h6d
//`define HHI_MIPI_PHY_CLK_CNTL   8'h6e
//`define HHI_VPU_CLK_CNTL        8'h6f
#define     HHI_VIPNANOQ_CNTL                                  (0xff63c000 + (0x071 << 2))
#define   P_HHI_VIPNANOQ_CNTL                                  (volatile uint32_t *)0xff63c1c4
#define     HHI_VIPNANOQ_CLK_CNTL                              (0xff63c000 + (0x072 << 2))
#define   P_HHI_VIPNANOQ_CLK_CNTL                              (volatile uint32_t *)0xff63c1c8
//`define HHI_OTHER_PLL_CNTL      8'h70 // OTHER PLL control, word 1
//`define HHI_OTHER_PLL_CNTL2     8'h71 // OTHER PLL control, word 2
//`define HHI_OTHER_PLL_CNTL3     8'h72 // OTHER PLL control, word 3
//`define HHI_HDMI_CLK_CNTL       8'h73 // HDMI clock control
//`define HHI_DEMOD_CLK_CNTL      8'h74 // DEMOD clock control
//`define HHI_SATA_CLK_CNTL       8'h75 // SATA clock control
//`define HHI_ETH_CLK_CNTL        8'h76 // Ethernet clock control
//`define HHI_CLK_DOUBLE_CNTL     8'h77 // Ethernet clock control
//`define HHI_VDEC_CLK_CNTL       8'h78
//`define HHI_VDEC2_CLK_CNTL      8'h79
//`define HHI_VDEC3_CLK_CNTL      8'h7a
//`define HHI_VDEC4_CLK_CNTL      8'h7b
//`define HHI_HDCP22_CLK_CNTL     8'h7c // HDMI HDCP2.2 clock control
//`define HHI_VAPBCLK_CNTL        8'h7d
//`define HHI_VP9DEC_CLK_CNTL     8'h7e
// `define HHI_SYS_CPU_AUTO_CLK0        8'h78   never used
// `define HHI_SYS_CPU_AUTO_CLK1        8'h79   never used
// `define HHI_MEDIA_CPU_AUTO_CLK0    8'h7a     never used
// `define HHI_MEDIA_CPU_AUTO_CLK1    8'h7b     never used
//`define HHI_HDMI_AFC_CNTL       8'h7f
//`define HHI_HDMIRX_CLK_CNTL     8'h80
//`define HHI_HDMIRX_AUD_CLK_CNTL 8'h81
//`define HHI_EDP_APB_CLK_CNTL    8'h82
//`define HHI_VPU_CLKB_CNTL       8'h83
#define     HHI_SYS_CPU_CLK_CNTL2                              (0xff63c000 + (0x084 << 2))
#define   P_HHI_SYS_CPU_CLK_CNTL2                              (volatile uint32_t *)0xff63c210
#define     HHI_SYS_CPU_CLK_CNTL3                              (0xff63c000 + (0x085 << 2))
#define   P_HHI_SYS_CPU_CLK_CNTL3                              (volatile uint32_t *)0xff63c214
#define     HHI_SYS_CPU_CLK_CNTL4                              (0xff63c000 + (0x086 << 2))
#define   P_HHI_SYS_CPU_CLK_CNTL4                              (volatile uint32_t *)0xff63c218
#define     HHI_SYS_CPU_CLK_CNTL5                              (0xff63c000 + (0x087 << 2))
#define   P_HHI_SYS_CPU_CLK_CNTL5                              (volatile uint32_t *)0xff63c21c
#define     HHI_SYS_CPU_CLK_CNTL6                              (0xff63c000 + (0x088 << 2))
#define   P_HHI_SYS_CPU_CLK_CNTL6                              (volatile uint32_t *)0xff63c220
//`define HHI_VID_PLL_MOD_CNTL0       8'h84
//`define HHI_VID_PLL_MOD_LOW_TCNT    8'h85
//`define HHI_VID_PLL_MOD_HIGH_TCNT   8'h86
//`define HHI_VID_PLL_MOD_NOM_TCNT    8'h87
// Removed `define HHI_DDR_CLK_CNTL            8'h88
//`define HHI_32K_CLK_CNTL            8'h89
//`define HHI_GEN_CLK_CNTL            8'h8a
//`define HHI_GEN_CLK_CNTL2           8'h8b
//`define HHI_AUDPLL_CLK_OUT_CNTL     8'h8c
//`define HHI_HDMIRX_METER_CLK_CNTL   8'h8d
#define     HHI_DIF_CSI_PHY_CNTL10                             (0xff63c000 + (0x08e << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL10                             (volatile uint32_t *)0xff63c238
#define     HHI_DIF_CSI_PHY_CNTL11                             (0xff63c000 + (0x08f << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL11                             (volatile uint32_t *)0xff63c23c
#define     HHI_DIF_CSI_PHY_CNTL12                             (0xff63c000 + (0x090 << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL12                             (volatile uint32_t *)0xff63c240
#define     HHI_DIF_CSI_PHY_CNTL13                             (0xff63c000 + (0x091 << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL13                             (volatile uint32_t *)0xff63c244
#define     HHI_DIF_CSI_PHY_CNTL14                             (0xff63c000 + (0x092 << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL14                             (volatile uint32_t *)0xff63c248
#define     HHI_DIF_CSI_PHY_CNTL15                             (0xff63c000 + (0x093 << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL15                             (volatile uint32_t *)0xff63c24c
//`define HHI_JTAG_CONFIG             8'h8e
//`define HHI_VAFE_CLKXTALIN_CNTL	    8'h8f
//`define HHI_VAFE_CLKOSCIN_CNTL	    8'h90
//`define HHI_VAFE_CLKIN_CNTL	        8'h91
//`define HHI_TVFE_AUTOMODE_CLK_CNTL	8'h92
//`define HHI_VAFE_CLKPI_CNTL      	8'h93
//`define HHI_VDIN_MEAS_CLK_CNTL     	8'h94
//`define HHI_MIPIDSI_PHY_CLK_CNTL    8'h95
//`define HHI_NAND_CLK_CNTL           8'h97
//`define HHI_ISP_LED_CLK_CNTL        8'h98
//`define HHI_SD_EMMC_CLK_CNTL        8'h99
#define     HHI_LVDS_TX_PHY_CNTL0                              (0xff63c000 + (0x09a << 2))
#define   P_HHI_LVDS_TX_PHY_CNTL0                              (volatile uint32_t *)0xff63c268
#define     HHI_LVDS_TX_PHY_CNTL1                              (0xff63c000 + (0x09b << 2))
#define   P_HHI_LVDS_TX_PHY_CNTL1                              (volatile uint32_t *)0xff63c26c
//`define HHI_TCON_CLK_CNTL           8'h9c
//`define HHI_WAVE420L_CLK_CNTL       8'h9a
//`define HHI_WAVE420L_CLK_CNTL2      8'h9b
//`define HHI_EDP_TX_PHY_CNTL0        8'h9c
//`define HHI_EDP_TX_PHY_CNTL1        8'h9d
//`define HHI_ADC_PLL_CNTL5           8'h9e
//`define HHI_ADC_PLL_CNTL6           8'h9f
#define     HHI_MPLL_CNTL0                                     (0xff63c000 + (0x09e << 2))
#define   P_HHI_MPLL_CNTL0                                     (volatile uint32_t *)0xff63c278
#define     HHI_MPLL_CNTL1                                     (0xff63c000 + (0x09f << 2))
#define   P_HHI_MPLL_CNTL1                                     (volatile uint32_t *)0xff63c27c
#define     HHI_MPLL_CNTL2                                     (0xff63c000 + (0x0a0 << 2))
#define   P_HHI_MPLL_CNTL2                                     (volatile uint32_t *)0xff63c280
#define     HHI_MPLL_CNTL3                                     (0xff63c000 + (0x0a1 << 2))
#define   P_HHI_MPLL_CNTL3                                     (volatile uint32_t *)0xff63c284
#define     HHI_MPLL_CNTL4                                     (0xff63c000 + (0x0a2 << 2))
#define   P_HHI_MPLL_CNTL4                                     (volatile uint32_t *)0xff63c288
#define     HHI_MPLL_CNTL5                                     (0xff63c000 + (0x0a3 << 2))
#define   P_HHI_MPLL_CNTL5                                     (volatile uint32_t *)0xff63c28c
#define     HHI_MPLL_CNTL6                                     (0xff63c000 + (0x0a4 << 2))
#define   P_HHI_MPLL_CNTL6                                     (volatile uint32_t *)0xff63c290
#define     HHI_MPLL_CNTL7                                     (0xff63c000 + (0x0a5 << 2))
#define   P_HHI_MPLL_CNTL7                                     (volatile uint32_t *)0xff63c294
#define     HHI_MPLL_CNTL8                                     (0xff63c000 + (0x0a6 << 2))
#define   P_HHI_MPLL_CNTL8                                     (volatile uint32_t *)0xff63c298
#define     HHI_MPLL_STS                                       (0xff63c000 + (0x0a7 << 2))
#define   P_HHI_MPLL_STS                                       (volatile uint32_t *)0xff63c29c
#define     HHI_FIX_PLL_CNTL0                                  (0xff63c000 + (0x0a8 << 2))
#define   P_HHI_FIX_PLL_CNTL0                                  (volatile uint32_t *)0xff63c2a0
#define     HHI_FIX_PLL_CNTL1                                  (0xff63c000 + (0x0a9 << 2))
#define   P_HHI_FIX_PLL_CNTL1                                  (volatile uint32_t *)0xff63c2a4
#define     HHI_FIX_PLL_CNTL2                                  (0xff63c000 + (0x0aa << 2))
#define   P_HHI_FIX_PLL_CNTL2                                  (volatile uint32_t *)0xff63c2a8
#define     HHI_FIX_PLL_CNTL3                                  (0xff63c000 + (0x0ab << 2))
#define   P_HHI_FIX_PLL_CNTL3                                  (volatile uint32_t *)0xff63c2ac
#define     HHI_FIX_PLL_CNTL4                                  (0xff63c000 + (0x0ac << 2))
#define   P_HHI_FIX_PLL_CNTL4                                  (volatile uint32_t *)0xff63c2b0
#define     HHI_FIX_PLL_CNTL5                                  (0xff63c000 + (0x0ad << 2))
#define   P_HHI_FIX_PLL_CNTL5                                  (volatile uint32_t *)0xff63c2b4
#define     HHI_FIX_PLL_CNTL6                                  (0xff63c000 + (0x0ae << 2))
#define   P_HHI_FIX_PLL_CNTL6                                  (volatile uint32_t *)0xff63c2b8
#define     HHI_FIX_PLL_STS                                    (0xff63c000 + (0x0af << 2))
#define   P_HHI_FIX_PLL_STS                                    (volatile uint32_t *)0xff63c2bc
#define     HHI_ADC_PLL_CNTL                                   (0xff63c000 + (0x0b0 << 2))
#define   P_HHI_ADC_PLL_CNTL                                   (volatile uint32_t *)0xff63c2c0
#define     HHI_ADC_PLL_CNTL1                                  (0xff63c000 + (0x0b1 << 2))
#define   P_HHI_ADC_PLL_CNTL1                                  (volatile uint32_t *)0xff63c2c4
#define     HHI_ADC_PLL_CNTL2                                  (0xff63c000 + (0x0b2 << 2))
#define   P_HHI_ADC_PLL_CNTL2                                  (volatile uint32_t *)0xff63c2c8
#define     HHI_ADC_PLL_CNTL3                                  (0xff63c000 + (0x0b3 << 2))
#define   P_HHI_ADC_PLL_CNTL3                                  (volatile uint32_t *)0xff63c2cc
#define     HHI_ADC_PLL_CNTL4                                  (0xff63c000 + (0x0b4 << 2))
#define   P_HHI_ADC_PLL_CNTL4                                  (volatile uint32_t *)0xff63c2d0
#define     HHI_ADC_PLL_CNTL5                                  (0xff63c000 + (0x0b5 << 2))
#define   P_HHI_ADC_PLL_CNTL5                                  (volatile uint32_t *)0xff63c2d4
#define     HHI_ADC_PLL_CNTL6                                  (0xff63c000 + (0x0b6 << 2))
#define   P_HHI_ADC_PLL_CNTL6                                  (volatile uint32_t *)0xff63c2d8
#define     HHI_ADC_PLL_STS                                    (0xff63c000 + (0x0b7 << 2))
#define   P_HHI_ADC_PLL_STS                                    (volatile uint32_t *)0xff63c2dc
//`define HHI_ADC_PLL_CNTL            8'haa
//`define HHI_ADC_PLL_CNTL2           8'hab
//`define HHI_ADC_PLL_CNTL3           8'hac
//`define HHI_ADC_PLL_CNTL4           8'had
//`define HHI_ADC_PLL_STS             8'hae
//`define HHI_ADC_PLL_CNTL1           8'haf
//`define HHI_AUDCLK_PLL_CNTL         8'hb0
//`define HHI_AUDCLK_PLL_CNTL2        8'hb1
//`define HHI_AUDCLK_PLL_CNTL3        8'hb2
//`define HHI_AUDCLK_PLL_CNTL4        8'hb3
//`define HHI_AUDCLK_PLL_CNTL5        8'hb4
//`define HHI_AUDCLK_PLL_CNTL6        8'hb5
//`define HHI_L2_DDR_CLK_CNTL         8'hb6
//`define HHI_HDMI_AXI_CLK_CNTL       8'hb8
//`define HHI_PLL_TOP_MISC            8'hba
#define     HHI_VDAC_CNTL0                                     (0xff63c000 + (0x0bb << 2))
#define   P_HHI_VDAC_CNTL0                                     (volatile uint32_t *)0xff63c2ec
#define     HHI_VDAC_CNTL1                                     (0xff63c000 + (0x0bc << 2))
#define   P_HHI_VDAC_CNTL1                                     (volatile uint32_t *)0xff63c2f0
#define     HHI_SYS_PLL_CNTL0                                  (0xff63c000 + (0x0bd << 2))
#define   P_HHI_SYS_PLL_CNTL0                                  (volatile uint32_t *)0xff63c2f4
#define     HHI_SYS_PLL_CNTL1                                  (0xff63c000 + (0x0be << 2))
#define   P_HHI_SYS_PLL_CNTL1                                  (volatile uint32_t *)0xff63c2f8
#define     HHI_SYS_PLL_CNTL2                                  (0xff63c000 + (0x0bf << 2))
#define   P_HHI_SYS_PLL_CNTL2                                  (volatile uint32_t *)0xff63c2fc
#define     HHI_SYS_PLL_CNTL3                                  (0xff63c000 + (0x0c0 << 2))
#define   P_HHI_SYS_PLL_CNTL3                                  (volatile uint32_t *)0xff63c300
#define     HHI_SYS_PLL_CNTL4                                  (0xff63c000 + (0x0c1 << 2))
#define   P_HHI_SYS_PLL_CNTL4                                  (volatile uint32_t *)0xff63c304
#define     HHI_SYS_PLL_CNTL5                                  (0xff63c000 + (0x0c2 << 2))
#define   P_HHI_SYS_PLL_CNTL5                                  (volatile uint32_t *)0xff63c308
#define     HHI_SYS_PLL_CNTL6                                  (0xff63c000 + (0x0c3 << 2))
#define   P_HHI_SYS_PLL_CNTL6                                  (volatile uint32_t *)0xff63c30c
#define     HHI_SYS_PLL_STS                                    (0xff63c000 + (0x0c4 << 2))
#define   P_HHI_SYS_PLL_STS                                    (volatile uint32_t *)0xff63c310
//`define HHI_HDMIRX_PHY_DCHA_CNTL3   8'hc5
//`define HHI_HDMIRX_PHY_DCHD_CNTL3   8'hc6
//`define HHI_HDMIRX_PHY_DCHD_CNTL4   8'hc7
#define     HHI_HDMI_PLL_CNTL0                                 (0xff63c000 + (0x0c8 << 2))
#define   P_HHI_HDMI_PLL_CNTL0                                 (volatile uint32_t *)0xff63c320
#define     HHI_HDMI_PLL_CNTL1                                 (0xff63c000 + (0x0c9 << 2))
#define   P_HHI_HDMI_PLL_CNTL1                                 (volatile uint32_t *)0xff63c324
#define     HHI_HDMI_PLL_CNTL2                                 (0xff63c000 + (0x0ca << 2))
#define   P_HHI_HDMI_PLL_CNTL2                                 (volatile uint32_t *)0xff63c328
#define     HHI_HDMI_PLL_CNTL3                                 (0xff63c000 + (0x0cb << 2))
#define   P_HHI_HDMI_PLL_CNTL3                                 (volatile uint32_t *)0xff63c32c
#define     HHI_HDMI_PLL_CNTL4                                 (0xff63c000 + (0x0cc << 2))
#define   P_HHI_HDMI_PLL_CNTL4                                 (volatile uint32_t *)0xff63c330
#define     HHI_HDMI_PLL_CNTL5                                 (0xff63c000 + (0x0cd << 2))
#define   P_HHI_HDMI_PLL_CNTL5                                 (volatile uint32_t *)0xff63c334
#define     HHI_HDMI_PLL_CNTL6                                 (0xff63c000 + (0x0ce << 2))
#define   P_HHI_HDMI_PLL_CNTL6                                 (volatile uint32_t *)0xff63c338
#define     HHI_HDMI_PLL_STS                                   (0xff63c000 + (0x0cf << 2))
#define   P_HHI_HDMI_PLL_STS                                   (volatile uint32_t *)0xff63c33c
#define     HHI_HDMI_PLL_VLOCK_CNTL                            (0xff63c000 + (0x0d1 << 2))
#define   P_HHI_HDMI_PLL_VLOCK_CNTL                            (volatile uint32_t *)0xff63c344
//`define HHI_HDMIRX_APLL_CNTL0       8'hd2
//`define HHI_HDMIRX_APLL_CNTL1       8'hd3
//`define HHI_HDMIRX_APLL_CNTL2       8'hd4
//`define HHI_HDMIRX_APLL_CNTL3       8'hd5
//`define HHI_HDMIRX_APLL_CNTL4       8'hd6
//`define HHI_HDMIRX_PHY_MISC0        8'hd7
//`define HHI_HDMIRX_PHY_MISC1        8'hd8
#define     HHI_DIF_CSI_PHY_CNTL1                              (0xff63c000 + (0x0d9 << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL1                              (volatile uint32_t *)0xff63c364
#define     HHI_DIF_CSI_PHY_CNTL2                              (0xff63c000 + (0x0da << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL2                              (volatile uint32_t *)0xff63c368
#define     HHI_DIF_CSI_PHY_CNTL3                              (0xff63c000 + (0x0db << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL3                              (volatile uint32_t *)0xff63c36c
//`define HHI_DIF_CSI_PHY_CNTL5       8'hdd
//`define HHI_DIF_TCON_CNTL0          8'hde
//`define HHI_DIF_TCON_CNTL1          8'hdf
#define     HHI_DIF_CSI_PHY_CNTL16                             (0xff63c000 + (0x0de << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL16                             (volatile uint32_t *)0xff63c378
#define     HHI_TCON_PLL_CNTL4                                 (0xff63c000 + (0x0df << 2))
#define   P_HHI_TCON_PLL_CNTL4                                 (volatile uint32_t *)0xff63c37c
#define     HHI_TCON_PLL_CNTL5                                 (0xff63c000 + (0x0e0 << 2))
#define   P_HHI_TCON_PLL_CNTL5                                 (volatile uint32_t *)0xff63c380
#define     HHI_TCON_PLL_CNTL6                                 (0xff63c000 + (0x0e1 << 2))
#define   P_HHI_TCON_PLL_CNTL6                                 (volatile uint32_t *)0xff63c384
//`define HHI_HDMIRX_PHY_MISC2        8'he0
//`define HHI_HDMIRX_PHY_MISC3        8'he1
//`define HHI_HDMIRX_PHY_DCHA_CNTL0   8'he2
//`define HHI_HDMIRX_PHY_DCHA_CNTL1   8'he3
//`define HHI_HDMIRX_PHY_DCHA_CNTL2   8'he4
//`define HHI_HDMIRX_PHY_DCHD_CNTL0   8'he5
//`define HHI_HDMIRX_PHY_DCHD_CNTL1   8'he6
//`define HHI_HDMIRX_PHY_DCHD_CNTL2   8'he7
#define     HHI_HDMIRX_ARC_CNTL                                (0xff63c000 + (0x0e8 << 2))
#define   P_HHI_HDMIRX_ARC_CNTL                                (volatile uint32_t *)0xff63c3a0
#define     HHI_DIF_CSI_PHY_CNTL4                              (0xff63c000 + (0x0e9 << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL4                              (volatile uint32_t *)0xff63c3a4
#define     HHI_DIF_CSI_PHY_CNTL6                              (0xff63c000 + (0x0ea << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL6                              (volatile uint32_t *)0xff63c3a8
#define     HHI_DIF_CSI_PHY_CNTL7                              (0xff63c000 + (0x0eb << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL7                              (volatile uint32_t *)0xff63c3ac
#define     HHI_DIF_CSI_PHY_CNTL8                              (0xff63c000 + (0x0ec << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL8                              (volatile uint32_t *)0xff63c3b0
#define     HHI_DIF_CSI_PHY_CNTL9                              (0xff63c000 + (0x0ed << 2))
#define   P_HHI_DIF_CSI_PHY_CNTL9                              (volatile uint32_t *)0xff63c3b4
//`define HHI_HDMIRX_PHY_MISC_STAT    8'hee
//`define HHI_HDMIRX_PHY_DCHD_STAT    8'hef
#define     HHI_AXI_PIPEL_CNTL2                                (0xff63c000 + (0x0f0 << 2))
#define   P_HHI_AXI_PIPEL_CNTL2                                (volatile uint32_t *)0xff63c3c0
//`define HHI_ADEC_SYS_CLK_CNTL       8'hf1
//`define HHI_VID_LOCK_CLK_CNTL       8'hf2
//`define HHI_ATV_DMD_SYS_CLK_CNTL    8'hf3
#define     HHI_AXI_PIPEL_CNTL                                 (0xff63c000 + (0x0f4 << 2))
#define   P_HHI_AXI_PIPEL_CNTL                                 (volatile uint32_t *)0xff63c3d0
//`define HHI_BT656_CLK_CNTL          8'hf5
//`define HHI_CDAC_CLK_CNTL           8'hf6
//`define HHI_SPICC_CLK_CNTL          8'hf7
#define     HHI_HDMIRX_AUD_PLL_CNTL                            (0xff63c000 + (0x0f8 << 2))
#define   P_HHI_HDMIRX_AUD_PLL_CNTL                            (volatile uint32_t *)0xff63c3e0
#define     HHI_HDMIRX_AUD_PLL_CNTL2                           (0xff63c000 + (0x0f9 << 2))
#define   P_HHI_HDMIRX_AUD_PLL_CNTL2                           (volatile uint32_t *)0xff63c3e4
#define     HHI_HDMIRX_AUD_PLL_CNTL3                           (0xff63c000 + (0x0fa << 2))
#define   P_HHI_HDMIRX_AUD_PLL_CNTL3                           (volatile uint32_t *)0xff63c3e8
#define     HHI_AXI_PIPEL_CNTL1                                (0xff63c000 + (0x0fb << 2))
#define   P_HHI_AXI_PIPEL_CNTL1                                (volatile uint32_t *)0xff63c3ec
#define     HHI_DSP_CLK_CNTL                                   (0xff63c000 + (0x0fc << 2))
#define   P_HHI_DSP_CLK_CNTL                                   (volatile uint32_t *)0xff63c3f0
//`define HHI_HDMIRX_AUD_PLL_CNTL4    8'hfb
//`define HHI_HDMIRX_AUD_PLL_CNTL5    8'hfc
//`define HHI_HDMIRX_AUD_PLL_CNTL6    8'hfd
#define     HHI_HDMIRX_AUD_PLL_CNTL_I                          (0xff63c000 + (0x0fe << 2))
#define   P_HHI_HDMIRX_AUD_PLL_CNTL_I                          (volatile uint32_t *)0xff63c3f8
//========================================================================
//  HIU - Mailbox
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF63C400
// APB4_DECODER_SECURE_BASE         32'hFF63C400
#define     HIU_MAILBOX_SET_0                                  (0xff63c400 + (0x001 << 2))
#define   P_HIU_MAILBOX_SET_0                                  (volatile uint32_t *)0xff63c404
#define     HIU_MAILBOX_STAT_0                                 (0xff63c400 + (0x002 << 2))
#define   P_HIU_MAILBOX_STAT_0                                 (volatile uint32_t *)0xff63c408
#define     HIU_MAILBOX_CLR_0                                  (0xff63c400 + (0x003 << 2))
#define   P_HIU_MAILBOX_CLR_0                                  (volatile uint32_t *)0xff63c40c
#define     HIU_MAILBOX_SET_1                                  (0xff63c400 + (0x004 << 2))
#define   P_HIU_MAILBOX_SET_1                                  (volatile uint32_t *)0xff63c410
#define     HIU_MAILBOX_STAT_1                                 (0xff63c400 + (0x005 << 2))
#define   P_HIU_MAILBOX_STAT_1                                 (volatile uint32_t *)0xff63c414
#define     HIU_MAILBOX_CLR_1                                  (0xff63c400 + (0x006 << 2))
#define   P_HIU_MAILBOX_CLR_1                                  (volatile uint32_t *)0xff63c418
#define     HIU_MAILBOX_SET_2                                  (0xff63c400 + (0x007 << 2))
#define   P_HIU_MAILBOX_SET_2                                  (volatile uint32_t *)0xff63c41c
#define     HIU_MAILBOX_STAT_2                                 (0xff63c400 + (0x008 << 2))
#define   P_HIU_MAILBOX_STAT_2                                 (volatile uint32_t *)0xff63c420
#define     HIU_MAILBOX_CLR_2                                  (0xff63c400 + (0x009 << 2))
#define   P_HIU_MAILBOX_CLR_2                                  (volatile uint32_t *)0xff63c424
#define     HIU_MAILBOX_SET_3                                  (0xff63c400 + (0x00a << 2))
#define   P_HIU_MAILBOX_SET_3                                  (volatile uint32_t *)0xff63c428
#define     HIU_MAILBOX_STAT_3                                 (0xff63c400 + (0x00b << 2))
#define   P_HIU_MAILBOX_STAT_3                                 (volatile uint32_t *)0xff63c42c
#define     HIU_MAILBOX_CLR_3                                  (0xff63c400 + (0x00c << 2))
#define   P_HIU_MAILBOX_CLR_3                                  (volatile uint32_t *)0xff63c430
#define     HIU_MAILBOX_SET_4                                  (0xff63c400 + (0x00d << 2))
#define   P_HIU_MAILBOX_SET_4                                  (volatile uint32_t *)0xff63c434
#define     HIU_MAILBOX_STAT_4                                 (0xff63c400 + (0x00e << 2))
#define   P_HIU_MAILBOX_STAT_4                                 (volatile uint32_t *)0xff63c438
#define     HIU_MAILBOX_CLR_4                                  (0xff63c400 + (0x00f << 2))
#define   P_HIU_MAILBOX_CLR_4                                  (volatile uint32_t *)0xff63c43c
#define     HIU_MAILBOX_SET_5                                  (0xff63c400 + (0x010 << 2))
#define   P_HIU_MAILBOX_SET_5                                  (volatile uint32_t *)0xff63c440
#define     HIU_MAILBOX_STAT_5                                 (0xff63c400 + (0x011 << 2))
#define   P_HIU_MAILBOX_STAT_5                                 (volatile uint32_t *)0xff63c444
#define     HIU_MAILBOX_CLR_5                                  (0xff63c400 + (0x012 << 2))
#define   P_HIU_MAILBOX_CLR_5                                  (volatile uint32_t *)0xff63c448
#define     HIU_MAILBOX_SET_6                                  (0xff63c400 + (0x013 << 2))
#define   P_HIU_MAILBOX_SET_6                                  (volatile uint32_t *)0xff63c44c
#define     HIU_MAILBOX_STAT_6                                 (0xff63c400 + (0x014 << 2))
#define   P_HIU_MAILBOX_STAT_6                                 (volatile uint32_t *)0xff63c450
#define     HIU_MAILBOX_CLR_6                                  (0xff63c400 + (0x015 << 2))
#define   P_HIU_MAILBOX_CLR_6                                  (volatile uint32_t *)0xff63c454
#define     HIU_MAILBOX_SET_7                                  (0xff63c400 + (0x016 << 2))
#define   P_HIU_MAILBOX_SET_7                                  (volatile uint32_t *)0xff63c458
#define     HIU_MAILBOX_STAT_7                                 (0xff63c400 + (0x017 << 2))
#define   P_HIU_MAILBOX_STAT_7                                 (volatile uint32_t *)0xff63c45c
#define     HIU_MAILBOX_CLR_7                                  (0xff63c400 + (0x018 << 2))
#define   P_HIU_MAILBOX_CLR_7                                  (volatile uint32_t *)0xff63c460
//========================================================================
//  EFUSE
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF630000
//  APB4_DECODER_SECURE_BASE         32'hFF630000
#define     EFUSE_CLR                                          (0xff630000 + (0x000 << 2))
#define   P_EFUSE_CLR                                          (volatile uint32_t *)0xff630000
#define     EFUSE_START                                        (0xff630000 + (0x001 << 2))
#define   P_EFUSE_START                                        (volatile uint32_t *)0xff630004
#define     EFUSE_WDATA0                                       (0xff630000 + (0x004 << 2))
#define   P_EFUSE_WDATA0                                       (volatile uint32_t *)0xff630010
#define     EFUSE_WDATA1                                       (0xff630000 + (0x005 << 2))
#define   P_EFUSE_WDATA1                                       (volatile uint32_t *)0xff630014
#define     EFUSE_WDATA2                                       (0xff630000 + (0x006 << 2))
#define   P_EFUSE_WDATA2                                       (volatile uint32_t *)0xff630018
#define     EFUSE_WDATA3                                       (0xff630000 + (0x007 << 2))
#define   P_EFUSE_WDATA3                                       (volatile uint32_t *)0xff63001c
#define     EFUSE_RDATA0                                       (0xff630000 + (0x008 << 2))
#define   P_EFUSE_RDATA0                                       (volatile uint32_t *)0xff630020
#define     EFUSE_RDATA1                                       (0xff630000 + (0x009 << 2))
#define   P_EFUSE_RDATA1                                       (volatile uint32_t *)0xff630024
#define     EFUSE_RDATA2                                       (0xff630000 + (0x00a << 2))
#define   P_EFUSE_RDATA2                                       (volatile uint32_t *)0xff630028
#define     EFUSE_RDATA3                                       (0xff630000 + (0x00b << 2))
#define   P_EFUSE_RDATA3                                       (volatile uint32_t *)0xff63002c
#define     EFUSE_LIC0                                         (0xff630000 + (0x00c << 2))
#define   P_EFUSE_LIC0                                         (volatile uint32_t *)0xff630030
#define     EFUSE_LIC1                                         (0xff630000 + (0x00d << 2))
#define   P_EFUSE_LIC1                                         (volatile uint32_t *)0xff630034
#define     EFUSE_LIC2                                         (0xff630000 + (0x00e << 2))
#define   P_EFUSE_LIC2                                         (volatile uint32_t *)0xff630038
#define     EFUSE_LIC3                                         (0xff630000 + (0x00f << 2))
#define   P_EFUSE_LIC3                                         (volatile uint32_t *)0xff63003c
#define     EFUSE_LIC4                                         (0xff630000 + (0x010 << 2))
#define   P_EFUSE_LIC4                                         (volatile uint32_t *)0xff630040
#define     EFUSE_LIC5                                         (0xff630000 + (0x011 << 2))
#define   P_EFUSE_LIC5                                         (volatile uint32_t *)0xff630044
#define     EFUSE_LIC6                                         (0xff630000 + (0x012 << 2))
#define   P_EFUSE_LIC6                                         (volatile uint32_t *)0xff630048
#define     EFUSE_LIC7                                         (0xff630000 + (0x013 << 2))
#define   P_EFUSE_LIC7                                         (volatile uint32_t *)0xff63004c
#define     KL_START0                                          (0xff630000 + (0x020 << 2))
#define   P_KL_START0                                          (volatile uint32_t *)0xff630080
#define     KL_START1                                          (0xff630000 + (0x021 << 2))
#define   P_KL_START1                                          (volatile uint32_t *)0xff630084
#define     KL_RESP0_0                                         (0xff630000 + (0x024 << 2))
#define   P_KL_RESP0_0                                         (volatile uint32_t *)0xff630090
#define     KL_RESP0_1                                         (0xff630000 + (0x025 << 2))
#define   P_KL_RESP0_1                                         (volatile uint32_t *)0xff630094
#define     KL_RESP0_2                                         (0xff630000 + (0x026 << 2))
#define   P_KL_RESP0_2                                         (volatile uint32_t *)0xff630098
#define     KL_RESP0_3                                         (0xff630000 + (0x027 << 2))
#define   P_KL_RESP0_3                                         (volatile uint32_t *)0xff63009c
#define     KL_RESP1_0                                         (0xff630000 + (0x028 << 2))
#define   P_KL_RESP1_0                                         (volatile uint32_t *)0xff6300a0
#define     KL_RESP1_1                                         (0xff630000 + (0x029 << 2))
#define   P_KL_RESP1_1                                         (volatile uint32_t *)0xff6300a4
#define     KL_RESP1_2                                         (0xff630000 + (0x02a << 2))
#define   P_KL_RESP1_2                                         (volatile uint32_t *)0xff6300a8
#define     KL_RESP1_3                                         (0xff630000 + (0x02b << 2))
#define   P_KL_RESP1_3                                         (volatile uint32_t *)0xff6300ac
#define     KL_RAM                                             (0xff630000 + (0x040 << 2))
#define   P_KL_RAM                                             (volatile uint32_t *)0xff630100
#define     RNG_SEC_CONFIG_REG1                                (0xff630000 + (0x081 << 2))
#define   P_RNG_SEC_CONFIG_REG1                                (volatile uint32_t *)0xff630204
#define     RNG_SEC_CONFIG_REG2                                (0xff630000 + (0x082 << 2))
#define   P_RNG_SEC_CONFIG_REG2                                (volatile uint32_t *)0xff630208
#define     RNG_SEC_DATA                                       (0xff630000 + (0x084 << 2))
#define   P_RNG_SEC_DATA                                       (volatile uint32_t *)0xff630210
#define     RNG_SEC_STS                                        (0xff630000 + (0x085 << 2))
#define   P_RNG_SEC_STS                                        (volatile uint32_t *)0xff630214
#define     RNG_USR_DATA                                       (0xff630000 + (0x086 << 2))
#define   P_RNG_USR_DATA                                       (volatile uint32_t *)0xff630218
#define     RNG_USR_STS                                        (0xff630000 + (0x087 << 2))
#define   P_RNG_USR_STS                                        (volatile uint32_t *)0xff63021c
//========================================================================
//  Ethernet TOP
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF650000
//  APB4_DECODER_SECURE_BASE         32'hFF650000
#define     ETHTOP_CNTL0                                       (0xff650000 + (0x000 << 2))
#define   P_ETHTOP_CNTL0                                       (volatile uint32_t *)0xff650000
#define     ETHTOP_CNTL1                                       (0xff650000 + (0x001 << 2))
#define   P_ETHTOP_CNTL1                                       (volatile uint32_t *)0xff650004
#define     ETHTOP_CNTL2                                       (0xff650000 + (0x002 << 2))
#define   P_ETHTOP_CNTL2                                       (volatile uint32_t *)0xff650008
#define     ETHTOP_CNTL3                                       (0xff650000 + (0x003 << 2))
#define   P_ETHTOP_CNTL3                                       (volatile uint32_t *)0xff65000c
#define     ETHTOP_STS0                                        (0xff650000 + (0x008 << 2))
#define   P_ETHTOP_STS0                                        (volatile uint32_t *)0xff650020
#define     ETHTOP_STS1                                        (0xff650000 + (0x009 << 2))
#define   P_ETHTOP_STS1                                        (volatile uint32_t *)0xff650024
#define     ETHTOP_STS2                                        (0xff650000 + (0x00a << 2))
#define   P_ETHTOP_STS2                                        (volatile uint32_t *)0xff650028
#define     ETHTOP_STS3                                        (0xff650000 + (0x00b << 2))
#define   P_ETHTOP_STS3                                        (volatile uint32_t *)0xff65002c
//========================================================================
//  Ethernet Phy
//========================================================================
//  APB4_DECODER_NON_SECURE_BASE     32'hFF652000
//  APB4_DECODER_SECURE_BASE         32'hFF652000
#define     ETH_PHY_DBG_CTL0                                   (0xff652000 + (0x000 << 2))
#define   P_ETH_PHY_DBG_CTL0                                   (volatile uint32_t *)0xff652000
#define     ETH_PHY_DBG_CTL1                                   (0xff652000 + (0x001 << 2))
#define   P_ETH_PHY_DBG_CTL1                                   (volatile uint32_t *)0xff652004
#define     ETH_PHY_DBG_CFG0                                   (0xff652000 + (0x002 << 2))
#define   P_ETH_PHY_DBG_CFG0                                   (volatile uint32_t *)0xff652008
#define     ETH_PHY_DBG_CFG1                                   (0xff652000 + (0x003 << 2))
#define   P_ETH_PHY_DBG_CFG1                                   (volatile uint32_t *)0xff65200c
#define     ETH_PHY_DBG_CFG2                                   (0xff652000 + (0x004 << 2))
#define   P_ETH_PHY_DBG_CFG2                                   (volatile uint32_t *)0xff652010
#define     ETH_PHY_DBG_CFG3                                   (0xff652000 + (0x005 << 2))
#define   P_ETH_PHY_DBG_CFG3                                   (volatile uint32_t *)0xff652014
#define     ETH_PHY_DBG_CFG4                                   (0xff652000 + (0x006 << 2))
#define   P_ETH_PHY_DBG_CFG4                                   (volatile uint32_t *)0xff652018
#define     ETH_PLL_STS                                        (0xff652000 + (0x010 << 2))
#define   P_ETH_PLL_STS                                        (volatile uint32_t *)0xff652040
#define     ETH_PLL_CTL0                                       (0xff652000 + (0x011 << 2))
#define   P_ETH_PLL_CTL0                                       (volatile uint32_t *)0xff652044
#define     ETH_PLL_CTL1                                       (0xff652000 + (0x012 << 2))
#define   P_ETH_PLL_CTL1                                       (volatile uint32_t *)0xff652048
#define     ETH_PLL_CTL2                                       (0xff652000 + (0x013 << 2))
#define   P_ETH_PLL_CTL2                                       (volatile uint32_t *)0xff65204c
#define     ETH_PLL_CTL3                                       (0xff652000 + (0x014 << 2))
#define   P_ETH_PLL_CTL3                                       (volatile uint32_t *)0xff652050
#define     ETH_PLL_CTL4                                       (0xff652000 + (0x015 << 2))
#define   P_ETH_PLL_CTL4                                       (volatile uint32_t *)0xff652054
#define     ETH_PLL_CTL5                                       (0xff652000 + (0x016 << 2))
#define   P_ETH_PLL_CTL5                                       (volatile uint32_t *)0xff652058
#define     ETH_PLL_CTL6                                       (0xff652000 + (0x017 << 2))
#define   P_ETH_PLL_CTL6                                       (volatile uint32_t *)0xff65205c
#define     ETH_PLL_CTL7                                       (0xff652000 + (0x018 << 2))
#define   P_ETH_PLL_CTL7                                       (volatile uint32_t *)0xff652060
#define     ETH_PHY_CNTL0                                      (0xff652000 + (0x020 << 2))
#define   P_ETH_PHY_CNTL0                                      (volatile uint32_t *)0xff652080
#define     ETH_PHY_CNTL1                                      (0xff652000 + (0x021 << 2))
#define   P_ETH_PHY_CNTL1                                      (volatile uint32_t *)0xff652084
#define     ETH_PHY_CNTL2                                      (0xff652000 + (0x022 << 2))
#define   P_ETH_PHY_CNTL2                                      (volatile uint32_t *)0xff652088
#define     ETH_PHY_CNTL3                                      (0xff652000 + (0x023 << 2))
#define   P_ETH_PHY_CNTL3                                      (volatile uint32_t *)0xff65208c
#define     ETH_PHY_STS0                                       (0xff652000 + (0x025 << 2))
#define   P_ETH_PHY_STS0                                       (volatile uint32_t *)0xff652094
#define     ETH_PHY_STS1                                       (0xff652000 + (0x026 << 2))
#define   P_ETH_PHY_STS1                                       (volatile uint32_t *)0xff652098
#define     ETH_PHY_STS2                                       (0xff652000 + (0x027 << 2))
#define   P_ETH_PHY_STS2                                       (volatile uint32_t *)0xff65209c
#define     ETH_PHY_DBG_REG                                    (0xff652000 + (0x028 << 2))
#define   P_ETH_PHY_DBG_REG                                    (volatile uint32_t *)0xff6520a0
//========================================================================
//  HDMIRX_PHY - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF61C000
// APB4_DECODER_SECURE_BASE         32'hFF61C000
//`define HDMIRX_APLL_CNTL0       8'h00
//`define HDMIRX_APLL_CNTL1       8'h01
//`define HDMIRX_APLL_CNTL2       8'h02
//`define HDMIRX_APLL_CNTL3       8'h03
//`define HDMIRX_APLL_CNTL4       8'h04
//`define HDMIRX_PHY_MISC0        8'h05
//`define HDMIRX_PHY_MISC1        8'h06
//`define HDMIRX_PHY_MISC2        8'h07
//`define HDMIRX_PHY_MISC3        8'h08
//`define HDMIRX_PHY_DCHA_CNTL0   8'h09
//`define HDMIRX_PHY_DCHA_CNTL1   8'h0a
//`define HDMIRX_PHY_DCHA_CNTL2   8'h0b
//`define HDMIRX_PHY_DCHA_CNTL3   8'h0c
//`define HDMIRX_PHY_DCHD_CNTL0   8'h0d
//`define HDMIRX_PHY_DCHD_CNTL1   8'h0e
//`define HDMIRX_PHY_DCHD_CNTL2   8'h0f
//`define HDMIRX_PHY_DCHD_CNTL3   8'h10
//`define HDMIRX_PHY_DCHD_CNTL4   8'h11
//`define HDMIRX_PHY_MISC_STAT    8'h12
//`define HDMIRX_PHY_DCHD_STAT    8'h13
//`define HDMIRX_PHY_PROD_TEST0   8'h30
//`define HDMIRX_PHY_PROD_TEST1   8'h31
#define     HDMIRX20PLL_CTRL0                                  (0xff61c000 + (0x000 << 2))
#define   P_HDMIRX20PLL_CTRL0                                  (volatile uint32_t *)0xff61c000
#define     HDMIRX20PLL_CTRL1                                  (0xff61c000 + (0x001 << 2))
#define   P_HDMIRX20PLL_CTRL1                                  (volatile uint32_t *)0xff61c004
#define     HDMIRX20PHY_DCHA_AFE                               (0xff61c000 + (0x002 << 2))
#define   P_HDMIRX20PHY_DCHA_AFE                               (volatile uint32_t *)0xff61c008
#define     HDMIRX20PHY_DCHA_DFE                               (0xff61c000 + (0x003 << 2))
#define   P_HDMIRX20PHY_DCHA_DFE                               (volatile uint32_t *)0xff61c00c
#define     HDMIRX20PHY_DCHD_CDR                               (0xff61c000 + (0x004 << 2))
#define   P_HDMIRX20PHY_DCHD_CDR                               (volatile uint32_t *)0xff61c010
#define     HDMIRX20PHY_DCHD_EQ                                (0xff61c000 + (0x005 << 2))
#define   P_HDMIRX20PHY_DCHD_EQ                                (volatile uint32_t *)0xff61c014
#define     HDMIRX20PHY_DCHA_MISC1                             (0xff61c000 + (0x006 << 2))
#define   P_HDMIRX20PHY_DCHA_MISC1                             (volatile uint32_t *)0xff61c018
#define     HDMIRX20PHY_DCHA_MISC2                             (0xff61c000 + (0x007 << 2))
#define   P_HDMIRX20PHY_DCHA_MISC2                             (volatile uint32_t *)0xff61c01c
#define     HDMIRX20PHY_DCHD_STAT                              (0xff61c000 + (0x009 << 2))
#define   P_HDMIRX20PHY_DCHD_STAT                              (volatile uint32_t *)0xff61c024
#define     HDMIRX_EARCTX_CNTL0                                (0xff61c000 + (0x040 << 2))
#define   P_HDMIRX_EARCTX_CNTL0                                (volatile uint32_t *)0xff61c100
#define     HDMIRX_EARCTX_CNTL1                                (0xff61c000 + (0x041 << 2))
#define   P_HDMIRX_EARCTX_CNTL1                                (volatile uint32_t *)0xff61c104
#define     HDMIRX_ARC_CNTL                                    (0xff61c000 + (0x042 << 2))
#define   P_HDMIRX_ARC_CNTL                                    (volatile uint32_t *)0xff61c108
#define     HDMIRX_PHY_PROD_TEST0                              (0xff61c000 + (0x080 << 2))
#define   P_HDMIRX_PHY_PROD_TEST0                              (volatile uint32_t *)0xff61c200
#define     HDMIRX_PHY_PROD_TEST1                              (0xff61c000 + (0x081 << 2))
#define   P_HDMIRX_PHY_PROD_TEST1                              (volatile uint32_t *)0xff61c204
//========================================================================
//  PDM
//========================================================================
//`include "../audio/rtl/pdm_reg.vh"
//
//
// Reading file:  ../include/REG_HDMIRX_RTL.h
//
//========================================================================
//  HDMIRX - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF610000
// APB4_DECODER_SECURE_BASE         32'hFF610000
#define     HDMIRX_CTRL0                                       (0xff610000 + (0x000 << 2))
#define   P_HDMIRX_CTRL0                                       (volatile uint32_t *)0xff610000
//
// Closing file:  ../include/REG_HDMIRX_RTL.h
//
//
// Reading file:  ../include/REG_HRXCORE_RTL.h
//
//========================================================================
//  HRXCORE - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF680000
// APB4_DECODER_SECURE_BASE         32'hFF680000
#define     HRXCORE_CNTL0                                      (0xff680000 + (0x000 << 2))
#define   P_HRXCORE_CNTL0                                      (volatile uint32_t *)0xff680000
//
// Closing file:  ../include/REG_HRXCORE_RTL.h
//
//
// Reading file:  ../include/REG_HDMIAES_RTL.h
//
//========================================================================
//  AES - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF65E000
// APB4_DECODER_SECURE_BASE         32'hFF65E000
// RW [   31] freeclk_en: 0=Gated clocks; 1=free-run clocks. Default 0.
// RW [    3] htx_sel: 0=Program for RX keys; 1=Program for TX keys. Default 0.
// RW [ 2: 1] endian. Default 0.
// WO [    0] start: write 1 to reset internal counters. Read back 0.
#define     HDMI20_AES_CNTL0                                   (0xff65e000 + (0x000 << 2))
#define   P_HDMI20_AES_CNTL0                                   (volatile uint32_t *)0xff65e000
// RW [31: 0] encrypted HDCP data, 4-byte each, endian optional. Default 0.
#define     HDMI20_AES_DATA                                    (0xff65e000 + (0x001 << 2))
#define   P_HDMI20_AES_DATA                                    (volatile uint32_t *)0xff65e004
// RO [26:16] nxt_otp_addr for either TX or RX
// RO [   12] secure_access
// RO [   11] aes_out128b_vld
// RO [   10] aes_din128b_vld
// RO [    9] aes_rdy
// RO [    8] aes_key_vld
// RO [    5] hrx_aes_rdy: 1=16-byte data are programmed into RX
// RO [    4] 1=RX aes_key is ready
// RO [    1] htx_aes_rdy: 1=16-byte data are programmed into TX
// RO [    0] 1=TX aes_key is ready
#define     HDMI20_AES_STAT0                                   (0xff65e000 + (0x002 << 2))
#define   P_HDMI20_AES_STAT0                                   (volatile uint32_t *)0xff65e008
// RW [    0] sw_reset. 0=No reset; 1=Reset. Default 0.
#define     HDMI20_AES_RESET                                   (0xff65e000 + (0x003 << 2))
#define   P_HDMI20_AES_RESET                                   (volatile uint32_t *)0xff65e00c
// RW [31: 0] aes_iv[31:0]
#define     HDMI20_AES_IV0                                     (0xff65e000 + (0x004 << 2))
#define   P_HDMI20_AES_IV0                                     (volatile uint32_t *)0xff65e010
// RW [31: 0] aes_iv[63:32]
#define     HDMI20_AES_IV1                                     (0xff65e000 + (0x005 << 2))
#define   P_HDMI20_AES_IV1                                     (volatile uint32_t *)0xff65e014
// RW [31: 0] aes_iv[95:64]
#define     HDMI20_AES_IV2                                     (0xff65e000 + (0x006 << 2))
#define   P_HDMI20_AES_IV2                                     (volatile uint32_t *)0xff65e018
// RW [31: 0] aes_iv[127:96]
#define     HDMI20_AES_IV3                                     (0xff65e000 + (0x007 << 2))
#define   P_HDMI20_AES_IV3                                     (volatile uint32_t *)0xff65e01c
// WO [    0] 1=Load aes_iv[127:0]
#define     HDMI20_AES_IV_LOAD                                 (0xff65e000 + (0x008 << 2))
#define   P_HDMI20_AES_IV_LOAD                                 (volatile uint32_t *)0xff65e020
#define     HDMI20_AES_KEY_WORD0                               (0xff65e000 + (0x009 << 2))
#define   P_HDMI20_AES_KEY_WORD0                               (volatile uint32_t *)0xff65e024
#define     HDMI20_AES_KEY_WORD1                               (0xff65e000 + (0x00a << 2))
#define   P_HDMI20_AES_KEY_WORD1                               (volatile uint32_t *)0xff65e028
#define     HDMI20_AES_KEY_WORD2                               (0xff65e000 + (0x00b << 2))
#define   P_HDMI20_AES_KEY_WORD2                               (volatile uint32_t *)0xff65e02c
#define     HDMI20_AES_KEY_WORD3                               (0xff65e000 + (0x00c << 2))
#define   P_HDMI20_AES_KEY_WORD3                               (volatile uint32_t *)0xff65e030
//
// Closing file:  ../include/REG_HDMIAES_RTL.h
//
//
// Reading file:  ../include/REG_LIST_AUDIO_RTL.h
//
//========================================================================
//  AUDIO - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF600000
// APB4_DECODER_SECURE_BASE         32'hFF600000
#define     EE_AUDIO_CLK_GATE_EN0                              (0xff600000 + (0x000 << 2))
#define   P_EE_AUDIO_CLK_GATE_EN0                              (volatile uint32_t *)0xff600000
#define     EE_AUDIO_CLK_GATE_EN1                              (0xff600000 + (0x001 << 2))
#define   P_EE_AUDIO_CLK_GATE_EN1                              (volatile uint32_t *)0xff600004
#define     EE_AUDIO_MCLK_A_CTRL                               (0xff600000 + (0x002 << 2))
#define   P_EE_AUDIO_MCLK_A_CTRL                               (volatile uint32_t *)0xff600008
#define     EE_AUDIO_MCLK_B_CTRL                               (0xff600000 + (0x003 << 2))
#define   P_EE_AUDIO_MCLK_B_CTRL                               (volatile uint32_t *)0xff60000c
#define     EE_AUDIO_MCLK_C_CTRL                               (0xff600000 + (0x004 << 2))
#define   P_EE_AUDIO_MCLK_C_CTRL                               (volatile uint32_t *)0xff600010
#define     EE_AUDIO_MCLK_D_CTRL                               (0xff600000 + (0x005 << 2))
#define   P_EE_AUDIO_MCLK_D_CTRL                               (volatile uint32_t *)0xff600014
#define     EE_AUDIO_MCLK_E_CTRL                               (0xff600000 + (0x006 << 2))
#define   P_EE_AUDIO_MCLK_E_CTRL                               (volatile uint32_t *)0xff600018
#define     EE_AUDIO_MCLK_F_CTRL                               (0xff600000 + (0x007 << 2))
#define   P_EE_AUDIO_MCLK_F_CTRL                               (volatile uint32_t *)0xff60001c
#define     EE_AUDIO_SW_RESET0                                 (0xff600000 + (0x00a << 2))
#define   P_EE_AUDIO_SW_RESET0                                 (volatile uint32_t *)0xff600028
#define     EE_AUDIO_SW_RESET1                                 (0xff600000 + (0x00b << 2))
#define   P_EE_AUDIO_SW_RESET1                                 (volatile uint32_t *)0xff60002c
#define     EE_AUDIO_CLK81_CTRL                                (0xff600000 + (0x00c << 2))
#define   P_EE_AUDIO_CLK81_CTRL                                (volatile uint32_t *)0xff600030
#define     EE_AUDIO_CLK81_EN                                  (0xff600000 + (0x00d << 2))
#define   P_EE_AUDIO_CLK81_EN                                  (volatile uint32_t *)0xff600034
#define     EE_AUDIO_MST_A_SCLK_CTRL0                          (0xff600000 + (0x010 << 2))
#define   P_EE_AUDIO_MST_A_SCLK_CTRL0                          (volatile uint32_t *)0xff600040
#define     EE_AUDIO_MST_A_SCLK_CTRL1                          (0xff600000 + (0x011 << 2))
#define   P_EE_AUDIO_MST_A_SCLK_CTRL1                          (volatile uint32_t *)0xff600044
#define     EE_AUDIO_MST_B_SCLK_CTRL0                          (0xff600000 + (0x012 << 2))
#define   P_EE_AUDIO_MST_B_SCLK_CTRL0                          (volatile uint32_t *)0xff600048
#define     EE_AUDIO_MST_B_SCLK_CTRL1                          (0xff600000 + (0x013 << 2))
#define   P_EE_AUDIO_MST_B_SCLK_CTRL1                          (volatile uint32_t *)0xff60004c
#define     EE_AUDIO_MST_C_SCLK_CTRL0                          (0xff600000 + (0x014 << 2))
#define   P_EE_AUDIO_MST_C_SCLK_CTRL0                          (volatile uint32_t *)0xff600050
#define     EE_AUDIO_MST_C_SCLK_CTRL1                          (0xff600000 + (0x015 << 2))
#define   P_EE_AUDIO_MST_C_SCLK_CTRL1                          (volatile uint32_t *)0xff600054
#define     EE_AUDIO_MST_D_SCLK_CTRL0                          (0xff600000 + (0x016 << 2))
#define   P_EE_AUDIO_MST_D_SCLK_CTRL0                          (volatile uint32_t *)0xff600058
#define     EE_AUDIO_MST_D_SCLK_CTRL1                          (0xff600000 + (0x017 << 2))
#define   P_EE_AUDIO_MST_D_SCLK_CTRL1                          (volatile uint32_t *)0xff60005c
#define     EE_AUDIO_MST_E_SCLK_CTRL0                          (0xff600000 + (0x018 << 2))
#define   P_EE_AUDIO_MST_E_SCLK_CTRL0                          (volatile uint32_t *)0xff600060
#define     EE_AUDIO_MST_E_SCLK_CTRL1                          (0xff600000 + (0x019 << 2))
#define   P_EE_AUDIO_MST_E_SCLK_CTRL1                          (volatile uint32_t *)0xff600064
#define     EE_AUDIO_MST_F_SCLK_CTRL0                          (0xff600000 + (0x01a << 2))
#define   P_EE_AUDIO_MST_F_SCLK_CTRL0                          (volatile uint32_t *)0xff600068
#define     EE_AUDIO_MST_F_SCLK_CTRL1                          (0xff600000 + (0x01b << 2))
#define   P_EE_AUDIO_MST_F_SCLK_CTRL1                          (volatile uint32_t *)0xff60006c
#define     EE_AUDIO_MST_DLY_CTRL0                             (0xff600000 + (0x01c << 2))
#define   P_EE_AUDIO_MST_DLY_CTRL0                             (volatile uint32_t *)0xff600070
#define     EE_AUDIO_MST_DLY_CTRL1                             (0xff600000 + (0x01d << 2))
#define   P_EE_AUDIO_MST_DLY_CTRL1                             (volatile uint32_t *)0xff600074
#define     EE_AUDIO_CLK_TDMIN_A_CTRL                          (0xff600000 + (0x020 << 2))
#define   P_EE_AUDIO_CLK_TDMIN_A_CTRL                          (volatile uint32_t *)0xff600080
#define     EE_AUDIO_CLK_TDMIN_B_CTRL                          (0xff600000 + (0x021 << 2))
#define   P_EE_AUDIO_CLK_TDMIN_B_CTRL                          (volatile uint32_t *)0xff600084
#define     EE_AUDIO_CLK_TDMIN_C_CTRL                          (0xff600000 + (0x022 << 2))
#define   P_EE_AUDIO_CLK_TDMIN_C_CTRL                          (volatile uint32_t *)0xff600088
#define     EE_AUDIO_CLK_TDMIN_LB_CTRL                         (0xff600000 + (0x023 << 2))
#define   P_EE_AUDIO_CLK_TDMIN_LB_CTRL                         (volatile uint32_t *)0xff60008c
#define     EE_AUDIO_CLK_TDMOUT_A_CTRL                         (0xff600000 + (0x024 << 2))
#define   P_EE_AUDIO_CLK_TDMOUT_A_CTRL                         (volatile uint32_t *)0xff600090
#define     EE_AUDIO_CLK_TDMOUT_B_CTRL                         (0xff600000 + (0x025 << 2))
#define   P_EE_AUDIO_CLK_TDMOUT_B_CTRL                         (volatile uint32_t *)0xff600094
#define     EE_AUDIO_CLK_TDMOUT_C_CTRL                         (0xff600000 + (0x026 << 2))
#define   P_EE_AUDIO_CLK_TDMOUT_C_CTRL                         (volatile uint32_t *)0xff600098
#define     EE_AUDIO_CLK_SPDIFIN_CTRL                          (0xff600000 + (0x027 << 2))
#define   P_EE_AUDIO_CLK_SPDIFIN_CTRL                          (volatile uint32_t *)0xff60009c
#define     EE_AUDIO_CLK_SPDIFOUT_CTRL                         (0xff600000 + (0x028 << 2))
#define   P_EE_AUDIO_CLK_SPDIFOUT_CTRL                         (volatile uint32_t *)0xff6000a0
#define     EE_AUDIO_CLK_RESAMPLEA_CTRL                        (0xff600000 + (0x029 << 2))
#define   P_EE_AUDIO_CLK_RESAMPLEA_CTRL                        (volatile uint32_t *)0xff6000a4
#define     EE_AUDIO_CLK_LOCKER_CTRL                           (0xff600000 + (0x02a << 2))
#define   P_EE_AUDIO_CLK_LOCKER_CTRL                           (volatile uint32_t *)0xff6000a8
#define     EE_AUDIO_CLK_PDMIN_CTRL0                           (0xff600000 + (0x02b << 2))
#define   P_EE_AUDIO_CLK_PDMIN_CTRL0                           (volatile uint32_t *)0xff6000ac
#define     EE_AUDIO_CLK_PDMIN_CTRL1                           (0xff600000 + (0x02c << 2))
#define   P_EE_AUDIO_CLK_PDMIN_CTRL1                           (volatile uint32_t *)0xff6000b0
#define     EE_AUDIO_CLK_SPDIFOUT_B_CTRL                       (0xff600000 + (0x02d << 2))
#define   P_EE_AUDIO_CLK_SPDIFOUT_B_CTRL                       (volatile uint32_t *)0xff6000b4
#define     EE_AUDIO_CLK_RESAMPLEB_CTRL                        (0xff600000 + (0x02e << 2))
#define   P_EE_AUDIO_CLK_RESAMPLEB_CTRL                        (volatile uint32_t *)0xff6000b8
#define     EE_AUDIO_CLK_SPDIFIN_LB_CTRL                       (0xff600000 + (0x02f << 2))
#define   P_EE_AUDIO_CLK_SPDIFIN_LB_CTRL                       (volatile uint32_t *)0xff6000bc
#define     EE_AUDIO_CLK_EQDRC_CTRL0                           (0xff600000 + (0x030 << 2))
#define   P_EE_AUDIO_CLK_EQDRC_CTRL0                           (volatile uint32_t *)0xff6000c0
#define     EE_AUDIO_VAD_CLK_CTRL                              (0xff600000 + (0x031 << 2))
#define   P_EE_AUDIO_VAD_CLK_CTRL                              (volatile uint32_t *)0xff6000c4
#define     EE_AUDIO_EARCTX_CMDC_CLK_CTRL                      (0xff600000 + (0x032 << 2))
#define   P_EE_AUDIO_EARCTX_CMDC_CLK_CTRL                      (volatile uint32_t *)0xff6000c8
#define     EE_AUDIO_EARCTX_DMAC_CLK_CTRL                      (0xff600000 + (0x033 << 2))
#define   P_EE_AUDIO_EARCTX_DMAC_CLK_CTRL                      (volatile uint32_t *)0xff6000cc
#define     EE_AUDIO_EARCRX_CMDC_CLK_CTRL                      (0xff600000 + (0x034 << 2))
#define   P_EE_AUDIO_EARCRX_CMDC_CLK_CTRL                      (volatile uint32_t *)0xff6000d0
#define     EE_AUDIO_EARCRX_DMAC_CLK_CTRL                      (0xff600000 + (0x035 << 2))
#define   P_EE_AUDIO_EARCRX_DMAC_CLK_CTRL                      (volatile uint32_t *)0xff6000d4
#define     EE_AUDIO_CLK_LOCKERB_CTRL                          (0xff600000 + (0x036 << 2))
#define   P_EE_AUDIO_CLK_LOCKERB_CTRL                          (volatile uint32_t *)0xff6000d8
#define     EE_AUDIO_TODDR_A_CTRL0                             (0xff600000 + (0x040 << 2))
#define   P_EE_AUDIO_TODDR_A_CTRL0                             (volatile uint32_t *)0xff600100
#define     EE_AUDIO_TODDR_A_CTRL1                             (0xff600000 + (0x041 << 2))
#define   P_EE_AUDIO_TODDR_A_CTRL1                             (volatile uint32_t *)0xff600104
#define     EE_AUDIO_TODDR_A_START_ADDR                        (0xff600000 + (0x042 << 2))
#define   P_EE_AUDIO_TODDR_A_START_ADDR                        (volatile uint32_t *)0xff600108
#define     EE_AUDIO_TODDR_A_FINISH_ADDR                       (0xff600000 + (0x043 << 2))
#define   P_EE_AUDIO_TODDR_A_FINISH_ADDR                       (volatile uint32_t *)0xff60010c
#define     EE_AUDIO_TODDR_A_INT_ADDR                          (0xff600000 + (0x044 << 2))
#define   P_EE_AUDIO_TODDR_A_INT_ADDR                          (volatile uint32_t *)0xff600110
#define     EE_AUDIO_TODDR_A_STATUS1                           (0xff600000 + (0x045 << 2))
#define   P_EE_AUDIO_TODDR_A_STATUS1                           (volatile uint32_t *)0xff600114
#define     EE_AUDIO_TODDR_A_STATUS2                           (0xff600000 + (0x046 << 2))
#define   P_EE_AUDIO_TODDR_A_STATUS2                           (volatile uint32_t *)0xff600118
#define     EE_AUDIO_TODDR_A_START_ADDRB                       (0xff600000 + (0x047 << 2))
#define   P_EE_AUDIO_TODDR_A_START_ADDRB                       (volatile uint32_t *)0xff60011c
#define     EE_AUDIO_TODDR_A_FINISH_ADDRB                      (0xff600000 + (0x048 << 2))
#define   P_EE_AUDIO_TODDR_A_FINISH_ADDRB                      (volatile uint32_t *)0xff600120
#define     EE_AUDIO_TODDR_A_INIT_ADDR                         (0xff600000 + (0x049 << 2))
#define   P_EE_AUDIO_TODDR_A_INIT_ADDR                         (volatile uint32_t *)0xff600124
#define     EE_AUDIO_TODDR_A_CTRL2                             (0xff600000 + (0x04a << 2))
#define   P_EE_AUDIO_TODDR_A_CTRL2                             (volatile uint32_t *)0xff600128
#define     EE_AUDIO_TODDR_B_CTRL0                             (0xff600000 + (0x050 << 2))
#define   P_EE_AUDIO_TODDR_B_CTRL0                             (volatile uint32_t *)0xff600140
#define     EE_AUDIO_TODDR_B_CTRL1                             (0xff600000 + (0x051 << 2))
#define   P_EE_AUDIO_TODDR_B_CTRL1                             (volatile uint32_t *)0xff600144
#define     EE_AUDIO_TODDR_B_START_ADDR                        (0xff600000 + (0x052 << 2))
#define   P_EE_AUDIO_TODDR_B_START_ADDR                        (volatile uint32_t *)0xff600148
#define     EE_AUDIO_TODDR_B_FINISH_ADDR                       (0xff600000 + (0x053 << 2))
#define   P_EE_AUDIO_TODDR_B_FINISH_ADDR                       (volatile uint32_t *)0xff60014c
#define     EE_AUDIO_TODDR_B_INT_ADDR                          (0xff600000 + (0x054 << 2))
#define   P_EE_AUDIO_TODDR_B_INT_ADDR                          (volatile uint32_t *)0xff600150
#define     EE_AUDIO_TODDR_B_STATUS1                           (0xff600000 + (0x055 << 2))
#define   P_EE_AUDIO_TODDR_B_STATUS1                           (volatile uint32_t *)0xff600154
#define     EE_AUDIO_TODDR_B_STATUS2                           (0xff600000 + (0x056 << 2))
#define   P_EE_AUDIO_TODDR_B_STATUS2                           (volatile uint32_t *)0xff600158
#define     EE_AUDIO_TODDR_B_START_ADDRB                       (0xff600000 + (0x057 << 2))
#define   P_EE_AUDIO_TODDR_B_START_ADDRB                       (volatile uint32_t *)0xff60015c
#define     EE_AUDIO_TODDR_B_FINISH_ADDRB                      (0xff600000 + (0x058 << 2))
#define   P_EE_AUDIO_TODDR_B_FINISH_ADDRB                      (volatile uint32_t *)0xff600160
#define     EE_AUDIO_TODDR_B_INIT_ADDR                         (0xff600000 + (0x059 << 2))
#define   P_EE_AUDIO_TODDR_B_INIT_ADDR                         (volatile uint32_t *)0xff600164
#define     EE_AUDIO_TODDR_B_CTRL2                             (0xff600000 + (0x05a << 2))
#define   P_EE_AUDIO_TODDR_B_CTRL2                             (volatile uint32_t *)0xff600168
#define     EE_AUDIO_TODDR_C_CTRL0                             (0xff600000 + (0x060 << 2))
#define   P_EE_AUDIO_TODDR_C_CTRL0                             (volatile uint32_t *)0xff600180
#define     EE_AUDIO_TODDR_C_CTRL1                             (0xff600000 + (0x061 << 2))
#define   P_EE_AUDIO_TODDR_C_CTRL1                             (volatile uint32_t *)0xff600184
#define     EE_AUDIO_TODDR_C_START_ADDR                        (0xff600000 + (0x062 << 2))
#define   P_EE_AUDIO_TODDR_C_START_ADDR                        (volatile uint32_t *)0xff600188
#define     EE_AUDIO_TODDR_C_FINISH_ADDR                       (0xff600000 + (0x063 << 2))
#define   P_EE_AUDIO_TODDR_C_FINISH_ADDR                       (volatile uint32_t *)0xff60018c
#define     EE_AUDIO_TODDR_C_INT_ADDR                          (0xff600000 + (0x064 << 2))
#define   P_EE_AUDIO_TODDR_C_INT_ADDR                          (volatile uint32_t *)0xff600190
#define     EE_AUDIO_TODDR_C_STATUS1                           (0xff600000 + (0x065 << 2))
#define   P_EE_AUDIO_TODDR_C_STATUS1                           (volatile uint32_t *)0xff600194
#define     EE_AUDIO_TODDR_C_STATUS2                           (0xff600000 + (0x066 << 2))
#define   P_EE_AUDIO_TODDR_C_STATUS2                           (volatile uint32_t *)0xff600198
#define     EE_AUDIO_TODDR_C_START_ADDRB                       (0xff600000 + (0x067 << 2))
#define   P_EE_AUDIO_TODDR_C_START_ADDRB                       (volatile uint32_t *)0xff60019c
#define     EE_AUDIO_TODDR_C_FINISH_ADDRB                      (0xff600000 + (0x068 << 2))
#define   P_EE_AUDIO_TODDR_C_FINISH_ADDRB                      (volatile uint32_t *)0xff6001a0
#define     EE_AUDIO_TODDR_C_INIT_ADDR                         (0xff600000 + (0x069 << 2))
#define   P_EE_AUDIO_TODDR_C_INIT_ADDR                         (volatile uint32_t *)0xff6001a4
#define     EE_AUDIO_TODDR_C_CTRL2                             (0xff600000 + (0x06a << 2))
#define   P_EE_AUDIO_TODDR_C_CTRL2                             (volatile uint32_t *)0xff6001a8
#define     EE_AUDIO_FRDDR_A_CTRL0                             (0xff600000 + (0x070 << 2))
#define   P_EE_AUDIO_FRDDR_A_CTRL0                             (volatile uint32_t *)0xff6001c0
#define     EE_AUDIO_FRDDR_A_CTRL1                             (0xff600000 + (0x071 << 2))
#define   P_EE_AUDIO_FRDDR_A_CTRL1                             (volatile uint32_t *)0xff6001c4
#define     EE_AUDIO_FRDDR_A_START_ADDR                        (0xff600000 + (0x072 << 2))
#define   P_EE_AUDIO_FRDDR_A_START_ADDR                        (volatile uint32_t *)0xff6001c8
#define     EE_AUDIO_FRDDR_A_FINISH_ADDR                       (0xff600000 + (0x073 << 2))
#define   P_EE_AUDIO_FRDDR_A_FINISH_ADDR                       (volatile uint32_t *)0xff6001cc
#define     EE_AUDIO_FRDDR_A_INT_ADDR                          (0xff600000 + (0x074 << 2))
#define   P_EE_AUDIO_FRDDR_A_INT_ADDR                          (volatile uint32_t *)0xff6001d0
#define     EE_AUDIO_FRDDR_A_STATUS1                           (0xff600000 + (0x075 << 2))
#define   P_EE_AUDIO_FRDDR_A_STATUS1                           (volatile uint32_t *)0xff6001d4
#define     EE_AUDIO_FRDDR_A_STATUS2                           (0xff600000 + (0x076 << 2))
#define   P_EE_AUDIO_FRDDR_A_STATUS2                           (volatile uint32_t *)0xff6001d8
#define     EE_AUDIO_FRDDR_A_START_ADDRB                       (0xff600000 + (0x077 << 2))
#define   P_EE_AUDIO_FRDDR_A_START_ADDRB                       (volatile uint32_t *)0xff6001dc
#define     EE_AUDIO_FRDDR_A_FINISH_ADDRB                      (0xff600000 + (0x078 << 2))
#define   P_EE_AUDIO_FRDDR_A_FINISH_ADDRB                      (volatile uint32_t *)0xff6001e0
#define     EE_AUDIO_FRDDR_A_INIT_ADDR                         (0xff600000 + (0x079 << 2))
#define   P_EE_AUDIO_FRDDR_A_INIT_ADDR                         (volatile uint32_t *)0xff6001e4
#define     EE_AUDIO_FRDDR_A_CTRL2                             (0xff600000 + (0x07a << 2))
#define   P_EE_AUDIO_FRDDR_A_CTRL2                             (volatile uint32_t *)0xff6001e8
#define     EE_AUDIO_FRDDR_B_CTRL0                             (0xff600000 + (0x080 << 2))
#define   P_EE_AUDIO_FRDDR_B_CTRL0                             (volatile uint32_t *)0xff600200
#define     EE_AUDIO_FRDDR_B_CTRL1                             (0xff600000 + (0x081 << 2))
#define   P_EE_AUDIO_FRDDR_B_CTRL1                             (volatile uint32_t *)0xff600204
#define     EE_AUDIO_FRDDR_B_START_ADDR                        (0xff600000 + (0x082 << 2))
#define   P_EE_AUDIO_FRDDR_B_START_ADDR                        (volatile uint32_t *)0xff600208
#define     EE_AUDIO_FRDDR_B_FINISH_ADDR                       (0xff600000 + (0x083 << 2))
#define   P_EE_AUDIO_FRDDR_B_FINISH_ADDR                       (volatile uint32_t *)0xff60020c
#define     EE_AUDIO_FRDDR_B_INT_ADDR                          (0xff600000 + (0x084 << 2))
#define   P_EE_AUDIO_FRDDR_B_INT_ADDR                          (volatile uint32_t *)0xff600210
#define     EE_AUDIO_FRDDR_B_STATUS1                           (0xff600000 + (0x085 << 2))
#define   P_EE_AUDIO_FRDDR_B_STATUS1                           (volatile uint32_t *)0xff600214
#define     EE_AUDIO_FRDDR_B_STATUS2                           (0xff600000 + (0x086 << 2))
#define   P_EE_AUDIO_FRDDR_B_STATUS2                           (volatile uint32_t *)0xff600218
#define     EE_AUDIO_FRDDR_B_START_ADDRB                       (0xff600000 + (0x087 << 2))
#define   P_EE_AUDIO_FRDDR_B_START_ADDRB                       (volatile uint32_t *)0xff60021c
#define     EE_AUDIO_FRDDR_B_FINISH_ADDRB                      (0xff600000 + (0x088 << 2))
#define   P_EE_AUDIO_FRDDR_B_FINISH_ADDRB                      (volatile uint32_t *)0xff600220
#define     EE_AUDIO_FRDDR_B_INIT_ADDR                         (0xff600000 + (0x089 << 2))
#define   P_EE_AUDIO_FRDDR_B_INIT_ADDR                         (volatile uint32_t *)0xff600224
#define     EE_AUDIO_FRDDR_B_CTRL2                             (0xff600000 + (0x08a << 2))
#define   P_EE_AUDIO_FRDDR_B_CTRL2                             (volatile uint32_t *)0xff600228
#define     EE_AUDIO_FRDDR_C_CTRL0                             (0xff600000 + (0x090 << 2))
#define   P_EE_AUDIO_FRDDR_C_CTRL0                             (volatile uint32_t *)0xff600240
#define     EE_AUDIO_FRDDR_C_CTRL1                             (0xff600000 + (0x091 << 2))
#define   P_EE_AUDIO_FRDDR_C_CTRL1                             (volatile uint32_t *)0xff600244
#define     EE_AUDIO_FRDDR_C_START_ADDR                        (0xff600000 + (0x092 << 2))
#define   P_EE_AUDIO_FRDDR_C_START_ADDR                        (volatile uint32_t *)0xff600248
#define     EE_AUDIO_FRDDR_C_FINISH_ADDR                       (0xff600000 + (0x093 << 2))
#define   P_EE_AUDIO_FRDDR_C_FINISH_ADDR                       (volatile uint32_t *)0xff60024c
#define     EE_AUDIO_FRDDR_C_INT_ADDR                          (0xff600000 + (0x094 << 2))
#define   P_EE_AUDIO_FRDDR_C_INT_ADDR                          (volatile uint32_t *)0xff600250
#define     EE_AUDIO_FRDDR_C_STATUS1                           (0xff600000 + (0x095 << 2))
#define   P_EE_AUDIO_FRDDR_C_STATUS1                           (volatile uint32_t *)0xff600254
#define     EE_AUDIO_FRDDR_C_STATUS2                           (0xff600000 + (0x096 << 2))
#define   P_EE_AUDIO_FRDDR_C_STATUS2                           (volatile uint32_t *)0xff600258
#define     EE_AUDIO_FRDDR_C_START_ADDRB                       (0xff600000 + (0x097 << 2))
#define   P_EE_AUDIO_FRDDR_C_START_ADDRB                       (volatile uint32_t *)0xff60025c
#define     EE_AUDIO_FRDDR_C_FINISH_ADDRB                      (0xff600000 + (0x098 << 2))
#define   P_EE_AUDIO_FRDDR_C_FINISH_ADDRB                      (volatile uint32_t *)0xff600260
#define     EE_AUDIO_FRDDR_C_INIT_ADDR                         (0xff600000 + (0x099 << 2))
#define   P_EE_AUDIO_FRDDR_C_INIT_ADDR                         (volatile uint32_t *)0xff600264
#define     EE_AUDIO_FRDDR_C_CTRL2                             (0xff600000 + (0x09a << 2))
#define   P_EE_AUDIO_FRDDR_C_CTRL2                             (volatile uint32_t *)0xff600268
#define     EE_AUDIO_ARB_CTRL0                                 (0xff600000 + (0x0a0 << 2))
#define   P_EE_AUDIO_ARB_CTRL0                                 (volatile uint32_t *)0xff600280
#define     EE_AUDIO_ARB_CTRL1                                 (0xff600000 + (0x0a1 << 2))
#define   P_EE_AUDIO_ARB_CTRL1                                 (volatile uint32_t *)0xff600284
#define     EE_AUDIO_ARB_STS                                   (0xff600000 + (0x0a8 << 2))
#define   P_EE_AUDIO_ARB_STS                                   (volatile uint32_t *)0xff6002a0
#define     EE_AUDIO_LB_A_CTRL0                                (0xff600000 + (0x0b0 << 2))
#define   P_EE_AUDIO_LB_A_CTRL0                                (volatile uint32_t *)0xff6002c0
#define     EE_AUDIO_LB_A_CTRL1                                (0xff600000 + (0x0b1 << 2))
#define   P_EE_AUDIO_LB_A_CTRL1                                (volatile uint32_t *)0xff6002c4
#define     EE_AUDIO_LB_A_CTRL2                                (0xff600000 + (0x0b2 << 2))
#define   P_EE_AUDIO_LB_A_CTRL2                                (volatile uint32_t *)0xff6002c8
#define     EE_AUDIO_LB_A_CTRL3                                (0xff600000 + (0x0b3 << 2))
#define   P_EE_AUDIO_LB_A_CTRL3                                (volatile uint32_t *)0xff6002cc
#define     EE_AUDIO_LB_A_DAT_CH_ID0                           (0xff600000 + (0x0b4 << 2))
#define   P_EE_AUDIO_LB_A_DAT_CH_ID0                           (volatile uint32_t *)0xff6002d0
#define     EE_AUDIO_LB_A_DAT_CH_ID1                           (0xff600000 + (0x0b5 << 2))
#define   P_EE_AUDIO_LB_A_DAT_CH_ID1                           (volatile uint32_t *)0xff6002d4
#define     EE_AUDIO_LB_A_DAT_CH_ID2                           (0xff600000 + (0x0b6 << 2))
#define   P_EE_AUDIO_LB_A_DAT_CH_ID2                           (volatile uint32_t *)0xff6002d8
#define     EE_AUDIO_LB_A_DAT_CH_ID3                           (0xff600000 + (0x0b7 << 2))
#define   P_EE_AUDIO_LB_A_DAT_CH_ID3                           (volatile uint32_t *)0xff6002dc
#define     EE_AUDIO_LB_A_LB_CH_ID0                            (0xff600000 + (0x0b8 << 2))
#define   P_EE_AUDIO_LB_A_LB_CH_ID0                            (volatile uint32_t *)0xff6002e0
#define     EE_AUDIO_LB_A_LB_CH_ID1                            (0xff600000 + (0x0b9 << 2))
#define   P_EE_AUDIO_LB_A_LB_CH_ID1                            (volatile uint32_t *)0xff6002e4
#define     EE_AUDIO_LB_A_LB_CH_ID2                            (0xff600000 + (0x0ba << 2))
#define   P_EE_AUDIO_LB_A_LB_CH_ID2                            (volatile uint32_t *)0xff6002e8
#define     EE_AUDIO_LB_A_LB_CH_ID3                            (0xff600000 + (0x0bb << 2))
#define   P_EE_AUDIO_LB_A_LB_CH_ID3                            (volatile uint32_t *)0xff6002ec
#define     EE_AUDIO_LB_A_STS                                  (0xff600000 + (0x0bc << 2))
#define   P_EE_AUDIO_LB_A_STS                                  (volatile uint32_t *)0xff6002f0
#define     EE_AUDIO_LB_A_CHSYNC_CTRL_INSERT                   (0xff600000 + (0x0bd << 2))
#define   P_EE_AUDIO_LB_A_CHSYNC_CTRL_INSERT                   (volatile uint32_t *)0xff6002f4
#define     EE_AUDIO_LB_A_CHSYNC_CTRL_ORIG                     (0xff600000 + (0x0be << 2))
#define   P_EE_AUDIO_LB_A_CHSYNC_CTRL_ORIG                     (volatile uint32_t *)0xff6002f8
#define     EE_AUDIO_LB_A_CTRL4                                (0xff600000 + (0x0bf << 2))
#define   P_EE_AUDIO_LB_A_CTRL4                                (volatile uint32_t *)0xff6002fc
#define     EE_AUDIO_TDMIN_A_CTRL                              (0xff600000 + (0x0c0 << 2))
#define   P_EE_AUDIO_TDMIN_A_CTRL                              (volatile uint32_t *)0xff600300
#define     EE_AUDIO_TDMIN_A_SWAP0                             (0xff600000 + (0x0c1 << 2))
#define   P_EE_AUDIO_TDMIN_A_SWAP0                             (volatile uint32_t *)0xff600304
#define     EE_AUDIO_TDMIN_A_MASK0                             (0xff600000 + (0x0c2 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK0                             (volatile uint32_t *)0xff600308
#define     EE_AUDIO_TDMIN_A_MASK1                             (0xff600000 + (0x0c3 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK1                             (volatile uint32_t *)0xff60030c
#define     EE_AUDIO_TDMIN_A_MASK2                             (0xff600000 + (0x0c4 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK2                             (volatile uint32_t *)0xff600310
#define     EE_AUDIO_TDMIN_A_MASK3                             (0xff600000 + (0x0c5 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK3                             (volatile uint32_t *)0xff600314
#define     EE_AUDIO_TDMIN_A_STAT                              (0xff600000 + (0x0c6 << 2))
#define   P_EE_AUDIO_TDMIN_A_STAT                              (volatile uint32_t *)0xff600318
#define     EE_AUDIO_TDMIN_A_MUTE_VAL                          (0xff600000 + (0x0c7 << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE_VAL                          (volatile uint32_t *)0xff60031c
#define     EE_AUDIO_TDMIN_A_MUTE0                             (0xff600000 + (0x0c8 << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE0                             (volatile uint32_t *)0xff600320
#define     EE_AUDIO_TDMIN_A_MUTE1                             (0xff600000 + (0x0c9 << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE1                             (volatile uint32_t *)0xff600324
#define     EE_AUDIO_TDMIN_A_MUTE2                             (0xff600000 + (0x0ca << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE2                             (volatile uint32_t *)0xff600328
#define     EE_AUDIO_TDMIN_A_MUTE3                             (0xff600000 + (0x0cb << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE3                             (volatile uint32_t *)0xff60032c
#define     EE_AUDIO_TDMIN_B_CTRL                              (0xff600000 + (0x0d0 << 2))
#define   P_EE_AUDIO_TDMIN_B_CTRL                              (volatile uint32_t *)0xff600340
#define     EE_AUDIO_TDMIN_B_SWAP0                             (0xff600000 + (0x0d1 << 2))
#define   P_EE_AUDIO_TDMIN_B_SWAP0                             (volatile uint32_t *)0xff600344
#define     EE_AUDIO_TDMIN_B_MASK0                             (0xff600000 + (0x0d2 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK0                             (volatile uint32_t *)0xff600348
#define     EE_AUDIO_TDMIN_B_MASK1                             (0xff600000 + (0x0d3 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK1                             (volatile uint32_t *)0xff60034c
#define     EE_AUDIO_TDMIN_B_MASK2                             (0xff600000 + (0x0d4 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK2                             (volatile uint32_t *)0xff600350
#define     EE_AUDIO_TDMIN_B_MASK3                             (0xff600000 + (0x0d5 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK3                             (volatile uint32_t *)0xff600354
#define     EE_AUDIO_TDMIN_B_STAT                              (0xff600000 + (0x0d6 << 2))
#define   P_EE_AUDIO_TDMIN_B_STAT                              (volatile uint32_t *)0xff600358
#define     EE_AUDIO_TDMIN_B_MUTE_VAL                          (0xff600000 + (0x0d7 << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE_VAL                          (volatile uint32_t *)0xff60035c
#define     EE_AUDIO_TDMIN_B_MUTE0                             (0xff600000 + (0x0d8 << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE0                             (volatile uint32_t *)0xff600360
#define     EE_AUDIO_TDMIN_B_MUTE1                             (0xff600000 + (0x0d9 << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE1                             (volatile uint32_t *)0xff600364
#define     EE_AUDIO_TDMIN_B_MUTE2                             (0xff600000 + (0x0da << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE2                             (volatile uint32_t *)0xff600368
#define     EE_AUDIO_TDMIN_B_MUTE3                             (0xff600000 + (0x0db << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE3                             (volatile uint32_t *)0xff60036c
#define     EE_AUDIO_TDMIN_C_CTRL                              (0xff600000 + (0x0e0 << 2))
#define   P_EE_AUDIO_TDMIN_C_CTRL                              (volatile uint32_t *)0xff600380
#define     EE_AUDIO_TDMIN_C_SWAP0                             (0xff600000 + (0x0e1 << 2))
#define   P_EE_AUDIO_TDMIN_C_SWAP0                             (volatile uint32_t *)0xff600384
#define     EE_AUDIO_TDMIN_C_MASK0                             (0xff600000 + (0x0e2 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK0                             (volatile uint32_t *)0xff600388
#define     EE_AUDIO_TDMIN_C_MASK1                             (0xff600000 + (0x0e3 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK1                             (volatile uint32_t *)0xff60038c
#define     EE_AUDIO_TDMIN_C_MASK2                             (0xff600000 + (0x0e4 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK2                             (volatile uint32_t *)0xff600390
#define     EE_AUDIO_TDMIN_C_MASK3                             (0xff600000 + (0x0e5 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK3                             (volatile uint32_t *)0xff600394
#define     EE_AUDIO_TDMIN_C_STAT                              (0xff600000 + (0x0e6 << 2))
#define   P_EE_AUDIO_TDMIN_C_STAT                              (volatile uint32_t *)0xff600398
#define     EE_AUDIO_TDMIN_C_MUTE_VAL                          (0xff600000 + (0x0e7 << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE_VAL                          (volatile uint32_t *)0xff60039c
#define     EE_AUDIO_TDMIN_C_MUTE0                             (0xff600000 + (0x0e8 << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE0                             (volatile uint32_t *)0xff6003a0
#define     EE_AUDIO_TDMIN_C_MUTE1                             (0xff600000 + (0x0e9 << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE1                             (volatile uint32_t *)0xff6003a4
#define     EE_AUDIO_TDMIN_C_MUTE2                             (0xff600000 + (0x0ea << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE2                             (volatile uint32_t *)0xff6003a8
#define     EE_AUDIO_TDMIN_C_MUTE3                             (0xff600000 + (0x0eb << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE3                             (volatile uint32_t *)0xff6003ac
#define     EE_AUDIO_TDMIN_LB_CTRL                             (0xff600000 + (0x0f0 << 2))
#define   P_EE_AUDIO_TDMIN_LB_CTRL                             (volatile uint32_t *)0xff6003c0
#define     EE_AUDIO_TDMIN_LB_SWAP0                            (0xff600000 + (0x0f1 << 2))
#define   P_EE_AUDIO_TDMIN_LB_SWAP0                            (volatile uint32_t *)0xff6003c4
#define     EE_AUDIO_TDMIN_LB_MASK0                            (0xff600000 + (0x0f2 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK0                            (volatile uint32_t *)0xff6003c8
#define     EE_AUDIO_TDMIN_LB_MASK1                            (0xff600000 + (0x0f3 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK1                            (volatile uint32_t *)0xff6003cc
#define     EE_AUDIO_TDMIN_LB_MASK2                            (0xff600000 + (0x0f4 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK2                            (volatile uint32_t *)0xff6003d0
#define     EE_AUDIO_TDMIN_LB_MASK3                            (0xff600000 + (0x0f5 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK3                            (volatile uint32_t *)0xff6003d4
#define     EE_AUDIO_TDMIN_LB_STAT                             (0xff600000 + (0x0f6 << 2))
#define   P_EE_AUDIO_TDMIN_LB_STAT                             (volatile uint32_t *)0xff6003d8
#define     EE_AUDIO_TDMIN_LB_MUTE_VAL                         (0xff600000 + (0x0f7 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE_VAL                         (volatile uint32_t *)0xff6003dc
#define     EE_AUDIO_TDMIN_LB_MUTE0                            (0xff600000 + (0x0f8 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE0                            (volatile uint32_t *)0xff6003e0
#define     EE_AUDIO_TDMIN_LB_MUTE1                            (0xff600000 + (0x0f9 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE1                            (volatile uint32_t *)0xff6003e4
#define     EE_AUDIO_TDMIN_LB_MUTE2                            (0xff600000 + (0x0fa << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE2                            (volatile uint32_t *)0xff6003e8
#define     EE_AUDIO_TDMIN_LB_MUTE3                            (0xff600000 + (0x0fb << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE3                            (volatile uint32_t *)0xff6003ec
#define     EE_AUDIO_SPDIFIN_CTRL0                             (0xff600000 + (0x100 << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL0                             (volatile uint32_t *)0xff600400
#define     EE_AUDIO_SPDIFIN_CTRL1                             (0xff600000 + (0x101 << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL1                             (volatile uint32_t *)0xff600404
#define     EE_AUDIO_SPDIFIN_CTRL2                             (0xff600000 + (0x102 << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL2                             (volatile uint32_t *)0xff600408
#define     EE_AUDIO_SPDIFIN_CTRL3                             (0xff600000 + (0x103 << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL3                             (volatile uint32_t *)0xff60040c
#define     EE_AUDIO_SPDIFIN_CTRL4                             (0xff600000 + (0x104 << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL4                             (volatile uint32_t *)0xff600410
#define     EE_AUDIO_SPDIFIN_CTRL5                             (0xff600000 + (0x105 << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL5                             (volatile uint32_t *)0xff600414
#define     EE_AUDIO_SPDIFIN_CTRL6                             (0xff600000 + (0x106 << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL6                             (volatile uint32_t *)0xff600418
#define     EE_AUDIO_SPDIFIN_STAT0                             (0xff600000 + (0x107 << 2))
#define   P_EE_AUDIO_SPDIFIN_STAT0                             (volatile uint32_t *)0xff60041c
#define     EE_AUDIO_SPDIFIN_STAT1                             (0xff600000 + (0x108 << 2))
#define   P_EE_AUDIO_SPDIFIN_STAT1                             (volatile uint32_t *)0xff600420
#define     EE_AUDIO_SPDIFIN_STAT2                             (0xff600000 + (0x109 << 2))
#define   P_EE_AUDIO_SPDIFIN_STAT2                             (volatile uint32_t *)0xff600424
#define     EE_AUDIO_SPDIFIN_MUTE_VAL                          (0xff600000 + (0x10a << 2))
#define   P_EE_AUDIO_SPDIFIN_MUTE_VAL                          (volatile uint32_t *)0xff600428
#define     EE_AUDIO_SPDIFIN_CTRL7                             (0xff600000 + (0x10b << 2))
#define   P_EE_AUDIO_SPDIFIN_CTRL7                             (volatile uint32_t *)0xff60042c
#define     EE_AUDIO_RESAMPLEA_CTRL0                           (0xff600000 + (0x110 << 2))
#define   P_EE_AUDIO_RESAMPLEA_CTRL0                           (volatile uint32_t *)0xff600440
#define     EE_AUDIO_RESAMPLEA_CTRL1                           (0xff600000 + (0x111 << 2))
#define   P_EE_AUDIO_RESAMPLEA_CTRL1                           (volatile uint32_t *)0xff600444
#define     EE_AUDIO_RESAMPLEA_CTRL2                           (0xff600000 + (0x112 << 2))
#define   P_EE_AUDIO_RESAMPLEA_CTRL2                           (volatile uint32_t *)0xff600448
#define     EE_AUDIO_RESAMPLEA_CTRL3                           (0xff600000 + (0x113 << 2))
#define   P_EE_AUDIO_RESAMPLEA_CTRL3                           (volatile uint32_t *)0xff60044c
#define     EE_AUDIO_RESAMPLEA_COEF0                           (0xff600000 + (0x114 << 2))
#define   P_EE_AUDIO_RESAMPLEA_COEF0                           (volatile uint32_t *)0xff600450
#define     EE_AUDIO_RESAMPLEA_COEF1                           (0xff600000 + (0x115 << 2))
#define   P_EE_AUDIO_RESAMPLEA_COEF1                           (volatile uint32_t *)0xff600454
#define     EE_AUDIO_RESAMPLEA_COEF2                           (0xff600000 + (0x116 << 2))
#define   P_EE_AUDIO_RESAMPLEA_COEF2                           (volatile uint32_t *)0xff600458
#define     EE_AUDIO_RESAMPLEA_COEF3                           (0xff600000 + (0x117 << 2))
#define   P_EE_AUDIO_RESAMPLEA_COEF3                           (volatile uint32_t *)0xff60045c
#define     EE_AUDIO_RESAMPLEA_COEF4                           (0xff600000 + (0x118 << 2))
#define   P_EE_AUDIO_RESAMPLEA_COEF4                           (volatile uint32_t *)0xff600460
#define     EE_AUDIO_RESAMPLEA_STATUS1                         (0xff600000 + (0x119 << 2))
#define   P_EE_AUDIO_RESAMPLEA_STATUS1                         (volatile uint32_t *)0xff600464
#define     EE_AUDIO_SPDIFOUT_STAT                             (0xff600000 + (0x120 << 2))
#define   P_EE_AUDIO_SPDIFOUT_STAT                             (volatile uint32_t *)0xff600480
#define     EE_AUDIO_SPDIFOUT_GAIN0                            (0xff600000 + (0x121 << 2))
#define   P_EE_AUDIO_SPDIFOUT_GAIN0                            (volatile uint32_t *)0xff600484
#define     EE_AUDIO_SPDIFOUT_GAIN1                            (0xff600000 + (0x122 << 2))
#define   P_EE_AUDIO_SPDIFOUT_GAIN1                            (volatile uint32_t *)0xff600488
#define     EE_AUDIO_SPDIFOUT_CTRL0                            (0xff600000 + (0x123 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CTRL0                            (volatile uint32_t *)0xff60048c
#define     EE_AUDIO_SPDIFOUT_CTRL1                            (0xff600000 + (0x124 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CTRL1                            (volatile uint32_t *)0xff600490
#define     EE_AUDIO_SPDIFOUT_PREAMB                           (0xff600000 + (0x125 << 2))
#define   P_EE_AUDIO_SPDIFOUT_PREAMB                           (volatile uint32_t *)0xff600494
#define     EE_AUDIO_SPDIFOUT_SWAP                             (0xff600000 + (0x126 << 2))
#define   P_EE_AUDIO_SPDIFOUT_SWAP                             (volatile uint32_t *)0xff600498
#define     EE_AUDIO_SPDIFOUT_CHSTS0                           (0xff600000 + (0x127 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS0                           (volatile uint32_t *)0xff60049c
#define     EE_AUDIO_SPDIFOUT_CHSTS1                           (0xff600000 + (0x128 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS1                           (volatile uint32_t *)0xff6004a0
#define     EE_AUDIO_SPDIFOUT_CHSTS2                           (0xff600000 + (0x129 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS2                           (volatile uint32_t *)0xff6004a4
#define     EE_AUDIO_SPDIFOUT_CHSTS3                           (0xff600000 + (0x12a << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS3                           (volatile uint32_t *)0xff6004a8
#define     EE_AUDIO_SPDIFOUT_CHSTS4                           (0xff600000 + (0x12b << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS4                           (volatile uint32_t *)0xff6004ac
#define     EE_AUDIO_SPDIFOUT_CHSTS5                           (0xff600000 + (0x12c << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS5                           (volatile uint32_t *)0xff6004b0
#define     EE_AUDIO_SPDIFOUT_CHSTS6                           (0xff600000 + (0x12d << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS6                           (volatile uint32_t *)0xff6004b4
#define     EE_AUDIO_SPDIFOUT_CHSTS7                           (0xff600000 + (0x12e << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS7                           (volatile uint32_t *)0xff6004b8
#define     EE_AUDIO_SPDIFOUT_CHSTS8                           (0xff600000 + (0x12f << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS8                           (volatile uint32_t *)0xff6004bc
#define     EE_AUDIO_SPDIFOUT_CHSTS9                           (0xff600000 + (0x130 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTS9                           (volatile uint32_t *)0xff6004c0
#define     EE_AUDIO_SPDIFOUT_CHSTSA                           (0xff600000 + (0x131 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTSA                           (volatile uint32_t *)0xff6004c4
#define     EE_AUDIO_SPDIFOUT_CHSTSB                           (0xff600000 + (0x132 << 2))
#define   P_EE_AUDIO_SPDIFOUT_CHSTSB                           (volatile uint32_t *)0xff6004c8
#define     EE_AUDIO_SPDIFOUT_MUTE_VAL                         (0xff600000 + (0x133 << 2))
#define   P_EE_AUDIO_SPDIFOUT_MUTE_VAL                         (volatile uint32_t *)0xff6004cc
#define     EE_AUDIO_SPDIFOUT_GAIN2                            (0xff600000 + (0x134 << 2))
#define   P_EE_AUDIO_SPDIFOUT_GAIN2                            (volatile uint32_t *)0xff6004d0
#define     EE_AUDIO_SPDIFOUT_GAIN3                            (0xff600000 + (0x135 << 2))
#define   P_EE_AUDIO_SPDIFOUT_GAIN3                            (volatile uint32_t *)0xff6004d4
#define     EE_AUDIO_SPDIFOUT_GAIN_EN                          (0xff600000 + (0x136 << 2))
#define   P_EE_AUDIO_SPDIFOUT_GAIN_EN                          (volatile uint32_t *)0xff6004d8
#define     EE_AUDIO_SPDIFOUT_GAIN_CTRL                        (0xff600000 + (0x137 << 2))
#define   P_EE_AUDIO_SPDIFOUT_GAIN_CTRL                        (volatile uint32_t *)0xff6004dc
#define     EE_AUDIO_TDMOUT_A_CTRL0                            (0xff600000 + (0x140 << 2))
#define   P_EE_AUDIO_TDMOUT_A_CTRL0                            (volatile uint32_t *)0xff600500
#define     EE_AUDIO_TDMOUT_A_CTRL1                            (0xff600000 + (0x141 << 2))
#define   P_EE_AUDIO_TDMOUT_A_CTRL1                            (volatile uint32_t *)0xff600504
#define     EE_AUDIO_TDMOUT_A_SWAP0                            (0xff600000 + (0x142 << 2))
#define   P_EE_AUDIO_TDMOUT_A_SWAP0                            (volatile uint32_t *)0xff600508
#define     EE_AUDIO_TDMOUT_A_MASK0                            (0xff600000 + (0x143 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK0                            (volatile uint32_t *)0xff60050c
#define     EE_AUDIO_TDMOUT_A_MASK1                            (0xff600000 + (0x144 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK1                            (volatile uint32_t *)0xff600510
#define     EE_AUDIO_TDMOUT_A_MASK2                            (0xff600000 + (0x145 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK2                            (volatile uint32_t *)0xff600514
#define     EE_AUDIO_TDMOUT_A_MASK3                            (0xff600000 + (0x146 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK3                            (volatile uint32_t *)0xff600518
#define     EE_AUDIO_TDMOUT_A_STAT                             (0xff600000 + (0x147 << 2))
#define   P_EE_AUDIO_TDMOUT_A_STAT                             (volatile uint32_t *)0xff60051c
#define     EE_AUDIO_TDMOUT_A_GAIN0                            (0xff600000 + (0x148 << 2))
#define   P_EE_AUDIO_TDMOUT_A_GAIN0                            (volatile uint32_t *)0xff600520
#define     EE_AUDIO_TDMOUT_A_GAIN1                            (0xff600000 + (0x149 << 2))
#define   P_EE_AUDIO_TDMOUT_A_GAIN1                            (volatile uint32_t *)0xff600524
#define     EE_AUDIO_TDMOUT_A_MUTE_VAL                         (0xff600000 + (0x14a << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE_VAL                         (volatile uint32_t *)0xff600528
#define     EE_AUDIO_TDMOUT_A_MUTE0                            (0xff600000 + (0x14b << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE0                            (volatile uint32_t *)0xff60052c
#define     EE_AUDIO_TDMOUT_A_MUTE1                            (0xff600000 + (0x14c << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE1                            (volatile uint32_t *)0xff600530
#define     EE_AUDIO_TDMOUT_A_MUTE2                            (0xff600000 + (0x14d << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE2                            (volatile uint32_t *)0xff600534
#define     EE_AUDIO_TDMOUT_A_MUTE3                            (0xff600000 + (0x14e << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE3                            (volatile uint32_t *)0xff600538
#define     EE_AUDIO_TDMOUT_A_MASK_VAL                         (0xff600000 + (0x14f << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK_VAL                         (volatile uint32_t *)0xff60053c
#define     EE_AUDIO_TDMOUT_B_CTRL0                            (0xff600000 + (0x150 << 2))
#define   P_EE_AUDIO_TDMOUT_B_CTRL0                            (volatile uint32_t *)0xff600540
#define     EE_AUDIO_TDMOUT_B_CTRL1                            (0xff600000 + (0x151 << 2))
#define   P_EE_AUDIO_TDMOUT_B_CTRL1                            (volatile uint32_t *)0xff600544
#define     EE_AUDIO_TDMOUT_B_SWAP0                            (0xff600000 + (0x152 << 2))
#define   P_EE_AUDIO_TDMOUT_B_SWAP0                            (volatile uint32_t *)0xff600548
#define     EE_AUDIO_TDMOUT_B_MASK0                            (0xff600000 + (0x153 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK0                            (volatile uint32_t *)0xff60054c
#define     EE_AUDIO_TDMOUT_B_MASK1                            (0xff600000 + (0x154 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK1                            (volatile uint32_t *)0xff600550
#define     EE_AUDIO_TDMOUT_B_MASK2                            (0xff600000 + (0x155 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK2                            (volatile uint32_t *)0xff600554
#define     EE_AUDIO_TDMOUT_B_MASK3                            (0xff600000 + (0x156 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK3                            (volatile uint32_t *)0xff600558
#define     EE_AUDIO_TDMOUT_B_STAT                             (0xff600000 + (0x157 << 2))
#define   P_EE_AUDIO_TDMOUT_B_STAT                             (volatile uint32_t *)0xff60055c
#define     EE_AUDIO_TDMOUT_B_GAIN0                            (0xff600000 + (0x158 << 2))
#define   P_EE_AUDIO_TDMOUT_B_GAIN0                            (volatile uint32_t *)0xff600560
#define     EE_AUDIO_TDMOUT_B_GAIN1                            (0xff600000 + (0x159 << 2))
#define   P_EE_AUDIO_TDMOUT_B_GAIN1                            (volatile uint32_t *)0xff600564
#define     EE_AUDIO_TDMOUT_B_MUTE_VAL                         (0xff600000 + (0x15a << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE_VAL                         (volatile uint32_t *)0xff600568
#define     EE_AUDIO_TDMOUT_B_MUTE0                            (0xff600000 + (0x15b << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE0                            (volatile uint32_t *)0xff60056c
#define     EE_AUDIO_TDMOUT_B_MUTE1                            (0xff600000 + (0x15c << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE1                            (volatile uint32_t *)0xff600570
#define     EE_AUDIO_TDMOUT_B_MUTE2                            (0xff600000 + (0x15d << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE2                            (volatile uint32_t *)0xff600574
#define     EE_AUDIO_TDMOUT_B_MUTE3                            (0xff600000 + (0x15e << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE3                            (volatile uint32_t *)0xff600578
#define     EE_AUDIO_TDMOUT_B_MASK_VAL                         (0xff600000 + (0x15f << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK_VAL                         (volatile uint32_t *)0xff60057c
#define     EE_AUDIO_TDMOUT_C_CTRL0                            (0xff600000 + (0x160 << 2))
#define   P_EE_AUDIO_TDMOUT_C_CTRL0                            (volatile uint32_t *)0xff600580
#define     EE_AUDIO_TDMOUT_C_CTRL1                            (0xff600000 + (0x161 << 2))
#define   P_EE_AUDIO_TDMOUT_C_CTRL1                            (volatile uint32_t *)0xff600584
#define     EE_AUDIO_TDMOUT_C_SWAP0                            (0xff600000 + (0x162 << 2))
#define   P_EE_AUDIO_TDMOUT_C_SWAP0                            (volatile uint32_t *)0xff600588
#define     EE_AUDIO_TDMOUT_C_MASK0                            (0xff600000 + (0x163 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK0                            (volatile uint32_t *)0xff60058c
#define     EE_AUDIO_TDMOUT_C_MASK1                            (0xff600000 + (0x164 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK1                            (volatile uint32_t *)0xff600590
#define     EE_AUDIO_TDMOUT_C_MASK2                            (0xff600000 + (0x165 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK2                            (volatile uint32_t *)0xff600594
#define     EE_AUDIO_TDMOUT_C_MASK3                            (0xff600000 + (0x166 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK3                            (volatile uint32_t *)0xff600598
#define     EE_AUDIO_TDMOUT_C_STAT                             (0xff600000 + (0x167 << 2))
#define   P_EE_AUDIO_TDMOUT_C_STAT                             (volatile uint32_t *)0xff60059c
#define     EE_AUDIO_TDMOUT_C_GAIN0                            (0xff600000 + (0x168 << 2))
#define   P_EE_AUDIO_TDMOUT_C_GAIN0                            (volatile uint32_t *)0xff6005a0
#define     EE_AUDIO_TDMOUT_C_GAIN1                            (0xff600000 + (0x169 << 2))
#define   P_EE_AUDIO_TDMOUT_C_GAIN1                            (volatile uint32_t *)0xff6005a4
#define     EE_AUDIO_TDMOUT_C_MUTE_VAL                         (0xff600000 + (0x16a << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE_VAL                         (volatile uint32_t *)0xff6005a8
#define     EE_AUDIO_TDMOUT_C_MUTE0                            (0xff600000 + (0x16b << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE0                            (volatile uint32_t *)0xff6005ac
#define     EE_AUDIO_TDMOUT_C_MUTE1                            (0xff600000 + (0x16c << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE1                            (volatile uint32_t *)0xff6005b0
#define     EE_AUDIO_TDMOUT_C_MUTE2                            (0xff600000 + (0x16d << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE2                            (volatile uint32_t *)0xff6005b4
#define     EE_AUDIO_TDMOUT_C_MUTE3                            (0xff600000 + (0x16e << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE3                            (volatile uint32_t *)0xff6005b8
#define     EE_AUDIO_TDMOUT_C_MASK_VAL                         (0xff600000 + (0x16f << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK_VAL                         (volatile uint32_t *)0xff6005bc
//`define EE_AUDIO_POW_DET_CTRL0          10'h180
//`define EE_AUDIO_POW_DET_CTRL1          10'h181
//`define EE_AUDIO_POW_DET_TH_HI          10'h182
//`define EE_AUDIO_POW_DET_TH_LO          10'h183
//`define EE_AUDIO_POW_DET_VALUE          10'h184
#define     EE_AUDIO_SECURITY_CTRL0                            (0xff600000 + (0x190 << 2))
#define   P_EE_AUDIO_SECURITY_CTRL0                            (volatile uint32_t *)0xff600640
#define     EE_AUDIO_SECURITY_CTRL1                            (0xff600000 + (0x191 << 2))
#define   P_EE_AUDIO_SECURITY_CTRL1                            (volatile uint32_t *)0xff600644
#define     EE_AUDIO_SECURITY_CTRL2                            (0xff600000 + (0x192 << 2))
#define   P_EE_AUDIO_SECURITY_CTRL2                            (volatile uint32_t *)0xff600648
#define     EE_AUDIO_SPDIFOUT_B_STAT                           (0xff600000 + (0x1a0 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_STAT                           (volatile uint32_t *)0xff600680
#define     EE_AUDIO_SPDIFOUT_B_GAIN0                          (0xff600000 + (0x1a1 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_GAIN0                          (volatile uint32_t *)0xff600684
#define     EE_AUDIO_SPDIFOUT_B_GAIN1                          (0xff600000 + (0x1a2 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_GAIN1                          (volatile uint32_t *)0xff600688
#define     EE_AUDIO_SPDIFOUT_B_CTRL0                          (0xff600000 + (0x1a3 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CTRL0                          (volatile uint32_t *)0xff60068c
#define     EE_AUDIO_SPDIFOUT_B_CTRL1                          (0xff600000 + (0x1a4 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CTRL1                          (volatile uint32_t *)0xff600690
#define     EE_AUDIO_SPDIFOUT_B_PREAMB                         (0xff600000 + (0x1a5 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_PREAMB                         (volatile uint32_t *)0xff600694
#define     EE_AUDIO_SPDIFOUT_B_SWAP                           (0xff600000 + (0x1a6 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_SWAP                           (volatile uint32_t *)0xff600698
#define     EE_AUDIO_SPDIFOUT_B_CHSTS0                         (0xff600000 + (0x1a7 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS0                         (volatile uint32_t *)0xff60069c
#define     EE_AUDIO_SPDIFOUT_B_CHSTS1                         (0xff600000 + (0x1a8 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS1                         (volatile uint32_t *)0xff6006a0
#define     EE_AUDIO_SPDIFOUT_B_CHSTS2                         (0xff600000 + (0x1a9 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS2                         (volatile uint32_t *)0xff6006a4
#define     EE_AUDIO_SPDIFOUT_B_CHSTS3                         (0xff600000 + (0x1aa << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS3                         (volatile uint32_t *)0xff6006a8
#define     EE_AUDIO_SPDIFOUT_B_CHSTS4                         (0xff600000 + (0x1ab << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS4                         (volatile uint32_t *)0xff6006ac
#define     EE_AUDIO_SPDIFOUT_B_CHSTS5                         (0xff600000 + (0x1ac << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS5                         (volatile uint32_t *)0xff6006b0
#define     EE_AUDIO_SPDIFOUT_B_CHSTS6                         (0xff600000 + (0x1ad << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS6                         (volatile uint32_t *)0xff6006b4
#define     EE_AUDIO_SPDIFOUT_B_CHSTS7                         (0xff600000 + (0x1ae << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS7                         (volatile uint32_t *)0xff6006b8
#define     EE_AUDIO_SPDIFOUT_B_CHSTS8                         (0xff600000 + (0x1af << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS8                         (volatile uint32_t *)0xff6006bc
#define     EE_AUDIO_SPDIFOUT_B_CHSTS9                         (0xff600000 + (0x1b0 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTS9                         (volatile uint32_t *)0xff6006c0
#define     EE_AUDIO_SPDIFOUT_B_CHSTSA                         (0xff600000 + (0x1b1 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTSA                         (volatile uint32_t *)0xff6006c4
#define     EE_AUDIO_SPDIFOUT_B_CHSTSB                         (0xff600000 + (0x1b2 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_CHSTSB                         (volatile uint32_t *)0xff6006c8
#define     EE_AUDIO_SPDIFOUT_B_MUTE_VAL                       (0xff600000 + (0x1b3 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_MUTE_VAL                       (volatile uint32_t *)0xff6006cc
#define     EE_AUDIO_SPDIFOUT_B_GAIN2                          (0xff600000 + (0x1b4 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_GAIN2                          (volatile uint32_t *)0xff6006d0
#define     EE_AUDIO_SPDIFOUT_B_GAIN3                          (0xff600000 + (0x1b5 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_GAIN3                          (volatile uint32_t *)0xff6006d4
#define     EE_AUDIO_SPDIFOUT_B_GAIN_EN                        (0xff600000 + (0x1b6 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_GAIN_EN                        (volatile uint32_t *)0xff6006d8
#define     EE_AUDIO_SPDIFOUT_B_GAIN_CTRL                      (0xff600000 + (0x1b7 << 2))
#define   P_EE_AUDIO_SPDIFOUT_B_GAIN_CTRL                      (volatile uint32_t *)0xff6006dc
#define     EE_AUDIO_SPDIFOUT_MUX                              (0xff600000 + (0x1ba << 2))
#define   P_EE_AUDIO_SPDIFOUT_MUX                              (volatile uint32_t *)0xff6006e8
#define     EE_AUDIO_TORAM_CTRL0                               (0xff600000 + (0x1c0 << 2))
#define   P_EE_AUDIO_TORAM_CTRL0                               (volatile uint32_t *)0xff600700
#define     EE_AUDIO_TORAM_CTRL1                               (0xff600000 + (0x1c1 << 2))
#define   P_EE_AUDIO_TORAM_CTRL1                               (volatile uint32_t *)0xff600704
#define     EE_AUDIO_TORAM_START_ADDR                          (0xff600000 + (0x1c2 << 2))
#define   P_EE_AUDIO_TORAM_START_ADDR                          (volatile uint32_t *)0xff600708
#define     EE_AUDIO_TORAM_FINISH_ADDR                         (0xff600000 + (0x1c3 << 2))
#define   P_EE_AUDIO_TORAM_FINISH_ADDR                         (volatile uint32_t *)0xff60070c
#define     EE_AUDIO_TORAM_INT_ADDR                            (0xff600000 + (0x1c4 << 2))
#define   P_EE_AUDIO_TORAM_INT_ADDR                            (volatile uint32_t *)0xff600710
#define     EE_AUDIO_TORAM_STATUS1                             (0xff600000 + (0x1c5 << 2))
#define   P_EE_AUDIO_TORAM_STATUS1                             (volatile uint32_t *)0xff600714
#define     EE_AUDIO_TORAM_STATUS2                             (0xff600000 + (0x1c6 << 2))
#define   P_EE_AUDIO_TORAM_STATUS2                             (volatile uint32_t *)0xff600718
#define     EE_AUDIO_TORAM_INIT_ADDR                           (0xff600000 + (0x1c7 << 2))
#define   P_EE_AUDIO_TORAM_INIT_ADDR                           (volatile uint32_t *)0xff60071c
#define     EE_AUDIO_TOACODEC_CTRL0                            (0xff600000 + (0x1d0 << 2))
#define   P_EE_AUDIO_TOACODEC_CTRL0                            (volatile uint32_t *)0xff600740
#define     EE_AUDIO_TOHDMITX_CTRL0                            (0xff600000 + (0x1d1 << 2))
#define   P_EE_AUDIO_TOHDMITX_CTRL0                            (volatile uint32_t *)0xff600744
#define     EE_AUDIO_TOVAD_CTRL0                               (0xff600000 + (0x1d2 << 2))
#define   P_EE_AUDIO_TOVAD_CTRL0                               (volatile uint32_t *)0xff600748
#define     EE_AUDIO_FRATV_CTRL0                               (0xff600000 + (0x1d3 << 2))
#define   P_EE_AUDIO_FRATV_CTRL0                               (volatile uint32_t *)0xff60074c
#define     EE_AUDIO_RESAMPLEB_CTRL0                           (0xff600000 + (0x1e0 << 2))
#define   P_EE_AUDIO_RESAMPLEB_CTRL0                           (volatile uint32_t *)0xff600780
#define     EE_AUDIO_RESAMPLEB_CTRL1                           (0xff600000 + (0x1e1 << 2))
#define   P_EE_AUDIO_RESAMPLEB_CTRL1                           (volatile uint32_t *)0xff600784
#define     EE_AUDIO_RESAMPLEB_CTRL2                           (0xff600000 + (0x1e2 << 2))
#define   P_EE_AUDIO_RESAMPLEB_CTRL2                           (volatile uint32_t *)0xff600788
#define     EE_AUDIO_RESAMPLEB_CTRL3                           (0xff600000 + (0x1e3 << 2))
#define   P_EE_AUDIO_RESAMPLEB_CTRL3                           (volatile uint32_t *)0xff60078c
#define     EE_AUDIO_RESAMPLEB_COEF0                           (0xff600000 + (0x1e4 << 2))
#define   P_EE_AUDIO_RESAMPLEB_COEF0                           (volatile uint32_t *)0xff600790
#define     EE_AUDIO_RESAMPLEB_COEF1                           (0xff600000 + (0x1e5 << 2))
#define   P_EE_AUDIO_RESAMPLEB_COEF1                           (volatile uint32_t *)0xff600794
#define     EE_AUDIO_RESAMPLEB_COEF2                           (0xff600000 + (0x1e6 << 2))
#define   P_EE_AUDIO_RESAMPLEB_COEF2                           (volatile uint32_t *)0xff600798
#define     EE_AUDIO_RESAMPLEB_COEF3                           (0xff600000 + (0x1e7 << 2))
#define   P_EE_AUDIO_RESAMPLEB_COEF3                           (volatile uint32_t *)0xff60079c
#define     EE_AUDIO_RESAMPLEB_COEF4                           (0xff600000 + (0x1e8 << 2))
#define   P_EE_AUDIO_RESAMPLEB_COEF4                           (volatile uint32_t *)0xff6007a0
#define     EE_AUDIO_RESAMPLEB_STATUS1                         (0xff600000 + (0x1e9 << 2))
#define   P_EE_AUDIO_RESAMPLEB_STATUS1                         (volatile uint32_t *)0xff6007a4
#define     EE_AUDIO_SPDIFIN_LB_CTRL0                          (0xff600000 + (0x1f0 << 2))
#define   P_EE_AUDIO_SPDIFIN_LB_CTRL0                          (volatile uint32_t *)0xff6007c0
#define     EE_AUDIO_SPDIFIN_LB_CTRL1                          (0xff600000 + (0x1f1 << 2))
#define   P_EE_AUDIO_SPDIFIN_LB_CTRL1                          (volatile uint32_t *)0xff6007c4
#define     EE_AUDIO_SPDIFIN_LB_CTRL6                          (0xff600000 + (0x1f6 << 2))
#define   P_EE_AUDIO_SPDIFIN_LB_CTRL6                          (volatile uint32_t *)0xff6007d8
#define     EE_AUDIO_SPDIFIN_LB_STAT0                          (0xff600000 + (0x1f7 << 2))
#define   P_EE_AUDIO_SPDIFIN_LB_STAT0                          (volatile uint32_t *)0xff6007dc
#define     EE_AUDIO_SPDIFIN_LB_STAT1                          (0xff600000 + (0x1f8 << 2))
#define   P_EE_AUDIO_SPDIFIN_LB_STAT1                          (volatile uint32_t *)0xff6007e0
#define     EE_AUDIO_SPDIFIN_LB_MUTE_VAL                       (0xff600000 + (0x1fa << 2))
#define   P_EE_AUDIO_SPDIFIN_LB_MUTE_VAL                       (volatile uint32_t *)0xff6007e8
#define     EE_AUDIO_FRHDMIRX_CTRL0                            (0xff600000 + (0x200 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL0                            (volatile uint32_t *)0xff600800
#define     EE_AUDIO_FRHDMIRX_CTRL1                            (0xff600000 + (0x201 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL1                            (volatile uint32_t *)0xff600804
#define     EE_AUDIO_FRHDMIRX_CTRL2                            (0xff600000 + (0x202 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL2                            (volatile uint32_t *)0xff600808
#define     EE_AUDIO_FRHDMIRX_CTRL3                            (0xff600000 + (0x203 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL3                            (volatile uint32_t *)0xff60080c
#define     EE_AUDIO_FRHDMIRX_CTRL4                            (0xff600000 + (0x204 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL4                            (volatile uint32_t *)0xff600810
#define     EE_AUDIO_FRHDMIRX_CTRL5                            (0xff600000 + (0x205 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL5                            (volatile uint32_t *)0xff600814
#define     EE_AUDIO_FRHDMIRX_CTRL6                            (0xff600000 + (0x206 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL6                            (volatile uint32_t *)0xff600818
#define     EE_AUDIO_FRHDMIRX_CTRL7                            (0xff600000 + (0x207 << 2))
#define   P_EE_AUDIO_FRHDMIRX_CTRL7                            (volatile uint32_t *)0xff60081c
#define     EE_AUDIO_FRHDMIRX_STAT0                            (0xff600000 + (0x20a << 2))
#define   P_EE_AUDIO_FRHDMIRX_STAT0                            (volatile uint32_t *)0xff600828
#define     EE_AUDIO_FRHDMIRX_STAT1                            (0xff600000 + (0x20b << 2))
#define   P_EE_AUDIO_FRHDMIRX_STAT1                            (volatile uint32_t *)0xff60082c
#define     EE_AUDIO_FRHDMIRX_STAT2                            (0xff600000 + (0x20c << 2))
#define   P_EE_AUDIO_FRHDMIRX_STAT2                            (volatile uint32_t *)0xff600830
#define     EE_AUDIO_TODDR_D_CTRL0                             (0xff600000 + (0x210 << 2))
#define   P_EE_AUDIO_TODDR_D_CTRL0                             (volatile uint32_t *)0xff600840
#define     EE_AUDIO_TODDR_D_CTRL1                             (0xff600000 + (0x211 << 2))
#define   P_EE_AUDIO_TODDR_D_CTRL1                             (volatile uint32_t *)0xff600844
#define     EE_AUDIO_TODDR_D_START_ADDR                        (0xff600000 + (0x212 << 2))
#define   P_EE_AUDIO_TODDR_D_START_ADDR                        (volatile uint32_t *)0xff600848
#define     EE_AUDIO_TODDR_D_FINISH_ADDR                       (0xff600000 + (0x213 << 2))
#define   P_EE_AUDIO_TODDR_D_FINISH_ADDR                       (volatile uint32_t *)0xff60084c
#define     EE_AUDIO_TODDR_D_INT_ADDR                          (0xff600000 + (0x214 << 2))
#define   P_EE_AUDIO_TODDR_D_INT_ADDR                          (volatile uint32_t *)0xff600850
#define     EE_AUDIO_TODDR_D_STATUS1                           (0xff600000 + (0x215 << 2))
#define   P_EE_AUDIO_TODDR_D_STATUS1                           (volatile uint32_t *)0xff600854
#define     EE_AUDIO_TODDR_D_STATUS2                           (0xff600000 + (0x216 << 2))
#define   P_EE_AUDIO_TODDR_D_STATUS2                           (volatile uint32_t *)0xff600858
#define     EE_AUDIO_TODDR_D_START_ADDRB                       (0xff600000 + (0x217 << 2))
#define   P_EE_AUDIO_TODDR_D_START_ADDRB                       (volatile uint32_t *)0xff60085c
#define     EE_AUDIO_TODDR_D_FINISH_ADDRB                      (0xff600000 + (0x218 << 2))
#define   P_EE_AUDIO_TODDR_D_FINISH_ADDRB                      (volatile uint32_t *)0xff600860
#define     EE_AUDIO_TODDR_D_INIT_ADDR                         (0xff600000 + (0x219 << 2))
#define   P_EE_AUDIO_TODDR_D_INIT_ADDR                         (volatile uint32_t *)0xff600864
#define     EE_AUDIO_TODDR_D_CTRL2                             (0xff600000 + (0x21a << 2))
#define   P_EE_AUDIO_TODDR_D_CTRL2                             (volatile uint32_t *)0xff600868
#define     EE_AUDIO_FRDDR_D_CTRL0                             (0xff600000 + (0x220 << 2))
#define   P_EE_AUDIO_FRDDR_D_CTRL0                             (volatile uint32_t *)0xff600880
#define     EE_AUDIO_FRDDR_D_CTRL1                             (0xff600000 + (0x221 << 2))
#define   P_EE_AUDIO_FRDDR_D_CTRL1                             (volatile uint32_t *)0xff600884
#define     EE_AUDIO_FRDDR_D_START_ADDR                        (0xff600000 + (0x222 << 2))
#define   P_EE_AUDIO_FRDDR_D_START_ADDR                        (volatile uint32_t *)0xff600888
#define     EE_AUDIO_FRDDR_D_FINISH_ADDR                       (0xff600000 + (0x223 << 2))
#define   P_EE_AUDIO_FRDDR_D_FINISH_ADDR                       (volatile uint32_t *)0xff60088c
#define     EE_AUDIO_FRDDR_D_INT_ADDR                          (0xff600000 + (0x224 << 2))
#define   P_EE_AUDIO_FRDDR_D_INT_ADDR                          (volatile uint32_t *)0xff600890
#define     EE_AUDIO_FRDDR_D_STATUS1                           (0xff600000 + (0x225 << 2))
#define   P_EE_AUDIO_FRDDR_D_STATUS1                           (volatile uint32_t *)0xff600894
#define     EE_AUDIO_FRDDR_D_STATUS2                           (0xff600000 + (0x226 << 2))
#define   P_EE_AUDIO_FRDDR_D_STATUS2                           (volatile uint32_t *)0xff600898
#define     EE_AUDIO_FRDDR_D_START_ADDRB                       (0xff600000 + (0x227 << 2))
#define   P_EE_AUDIO_FRDDR_D_START_ADDRB                       (volatile uint32_t *)0xff60089c
#define     EE_AUDIO_FRDDR_D_FINISH_ADDRB                      (0xff600000 + (0x228 << 2))
#define   P_EE_AUDIO_FRDDR_D_FINISH_ADDRB                      (volatile uint32_t *)0xff6008a0
#define     EE_AUDIO_FRDDR_D_INIT_ADDR                         (0xff600000 + (0x229 << 2))
#define   P_EE_AUDIO_FRDDR_D_INIT_ADDR                         (volatile uint32_t *)0xff6008a4
#define     EE_AUDIO_FRDDR_D_CTRL2                             (0xff600000 + (0x22a << 2))
#define   P_EE_AUDIO_FRDDR_D_CTRL2                             (volatile uint32_t *)0xff6008a8
#define     EE_AUDIO_LB_B_CTRL0                                (0xff600000 + (0x230 << 2))
#define   P_EE_AUDIO_LB_B_CTRL0                                (volatile uint32_t *)0xff6008c0
#define     EE_AUDIO_LB_B_CTRL1                                (0xff600000 + (0x231 << 2))
#define   P_EE_AUDIO_LB_B_CTRL1                                (volatile uint32_t *)0xff6008c4
#define     EE_AUDIO_LB_B_CTRL2                                (0xff600000 + (0x232 << 2))
#define   P_EE_AUDIO_LB_B_CTRL2                                (volatile uint32_t *)0xff6008c8
#define     EE_AUDIO_LB_B_CTRL3                                (0xff600000 + (0x233 << 2))
#define   P_EE_AUDIO_LB_B_CTRL3                                (volatile uint32_t *)0xff6008cc
#define     EE_AUDIO_LB_B_DAT_CH_ID0                           (0xff600000 + (0x234 << 2))
#define   P_EE_AUDIO_LB_B_DAT_CH_ID0                           (volatile uint32_t *)0xff6008d0
#define     EE_AUDIO_LB_B_DAT_CH_ID1                           (0xff600000 + (0x235 << 2))
#define   P_EE_AUDIO_LB_B_DAT_CH_ID1                           (volatile uint32_t *)0xff6008d4
#define     EE_AUDIO_LB_B_DAT_CH_ID2                           (0xff600000 + (0x236 << 2))
#define   P_EE_AUDIO_LB_B_DAT_CH_ID2                           (volatile uint32_t *)0xff6008d8
#define     EE_AUDIO_LB_B_DAT_CH_ID3                           (0xff600000 + (0x237 << 2))
#define   P_EE_AUDIO_LB_B_DAT_CH_ID3                           (volatile uint32_t *)0xff6008dc
#define     EE_AUDIO_LB_B_LB_CH_ID0                            (0xff600000 + (0x238 << 2))
#define   P_EE_AUDIO_LB_B_LB_CH_ID0                            (volatile uint32_t *)0xff6008e0
#define     EE_AUDIO_LB_B_LB_CH_ID1                            (0xff600000 + (0x239 << 2))
#define   P_EE_AUDIO_LB_B_LB_CH_ID1                            (volatile uint32_t *)0xff6008e4
#define     EE_AUDIO_LB_B_LB_CH_ID2                            (0xff600000 + (0x23a << 2))
#define   P_EE_AUDIO_LB_B_LB_CH_ID2                            (volatile uint32_t *)0xff6008e8
#define     EE_AUDIO_LB_B_LB_CH_ID3                            (0xff600000 + (0x23b << 2))
#define   P_EE_AUDIO_LB_B_LB_CH_ID3                            (volatile uint32_t *)0xff6008ec
#define     EE_AUDIO_LB_B_STS                                  (0xff600000 + (0x23c << 2))
#define   P_EE_AUDIO_LB_B_STS                                  (volatile uint32_t *)0xff6008f0
#define     EE_AUDIO_LB_B_CHSYNC_CTRL_INSERT                   (0xff600000 + (0x23d << 2))
#define   P_EE_AUDIO_LB_B_CHSYNC_CTRL_INSERT                   (volatile uint32_t *)0xff6008f4
#define     EE_AUDIO_LB_B_CHSYNC_CTRL_ORIG                     (0xff600000 + (0x23e << 2))
#define   P_EE_AUDIO_LB_B_CHSYNC_CTRL_ORIG                     (volatile uint32_t *)0xff6008f8
#define     EE_AUDIO_LB_B_CTRL4                                (0xff600000 + (0x23f << 2))
#define   P_EE_AUDIO_LB_B_CTRL4                                (volatile uint32_t *)0xff6008fc
#define     EE_AUDIO_TODDR_E_CTRL0                             (0xff600000 + (0x240 << 2))
#define   P_EE_AUDIO_TODDR_E_CTRL0                             (volatile uint32_t *)0xff600900
#define     EE_AUDIO_TODDR_E_CTRL1                             (0xff600000 + (0x241 << 2))
#define   P_EE_AUDIO_TODDR_E_CTRL1                             (volatile uint32_t *)0xff600904
#define     EE_AUDIO_TODDR_E_START_ADDR                        (0xff600000 + (0x242 << 2))
#define   P_EE_AUDIO_TODDR_E_START_ADDR                        (volatile uint32_t *)0xff600908
#define     EE_AUDIO_TODDR_E_FINISH_ADDR                       (0xff600000 + (0x243 << 2))
#define   P_EE_AUDIO_TODDR_E_FINISH_ADDR                       (volatile uint32_t *)0xff60090c
#define     EE_AUDIO_TODDR_E_INT_ADDR                          (0xff600000 + (0x244 << 2))
#define   P_EE_AUDIO_TODDR_E_INT_ADDR                          (volatile uint32_t *)0xff600910
#define     EE_AUDIO_TODDR_E_STATUS1                           (0xff600000 + (0x245 << 2))
#define   P_EE_AUDIO_TODDR_E_STATUS1                           (volatile uint32_t *)0xff600914
#define     EE_AUDIO_TODDR_E_STATUS2                           (0xff600000 + (0x246 << 2))
#define   P_EE_AUDIO_TODDR_E_STATUS2                           (volatile uint32_t *)0xff600918
#define     EE_AUDIO_TODDR_E_START_ADDRB                       (0xff600000 + (0x247 << 2))
#define   P_EE_AUDIO_TODDR_E_START_ADDRB                       (volatile uint32_t *)0xff60091c
#define     EE_AUDIO_TODDR_E_FINISH_ADDRB                      (0xff600000 + (0x248 << 2))
#define   P_EE_AUDIO_TODDR_E_FINISH_ADDRB                      (volatile uint32_t *)0xff600920
#define     EE_AUDIO_TODDR_E_INIT_ADDR                         (0xff600000 + (0x249 << 2))
#define   P_EE_AUDIO_TODDR_E_INIT_ADDR                         (volatile uint32_t *)0xff600924
#define     EE_AUDIO_TODDR_E_CTRL2                             (0xff600000 + (0x24a << 2))
#define   P_EE_AUDIO_TODDR_E_CTRL2                             (volatile uint32_t *)0xff600928
#define     EE_AUDIO_FRDDR_E_CTRL0                             (0xff600000 + (0x250 << 2))
#define   P_EE_AUDIO_FRDDR_E_CTRL0                             (volatile uint32_t *)0xff600940
#define     EE_AUDIO_FRDDR_E_CTRL1                             (0xff600000 + (0x251 << 2))
#define   P_EE_AUDIO_FRDDR_E_CTRL1                             (volatile uint32_t *)0xff600944
#define     EE_AUDIO_FRDDR_E_START_ADDR                        (0xff600000 + (0x252 << 2))
#define   P_EE_AUDIO_FRDDR_E_START_ADDR                        (volatile uint32_t *)0xff600948
#define     EE_AUDIO_FRDDR_E_FINISH_ADDR                       (0xff600000 + (0x253 << 2))
#define   P_EE_AUDIO_FRDDR_E_FINISH_ADDR                       (volatile uint32_t *)0xff60094c
#define     EE_AUDIO_FRDDR_E_INT_ADDR                          (0xff600000 + (0x254 << 2))
#define   P_EE_AUDIO_FRDDR_E_INT_ADDR                          (volatile uint32_t *)0xff600950
#define     EE_AUDIO_FRDDR_E_STATUS1                           (0xff600000 + (0x255 << 2))
#define   P_EE_AUDIO_FRDDR_E_STATUS1                           (volatile uint32_t *)0xff600954
#define     EE_AUDIO_FRDDR_E_STATUS2                           (0xff600000 + (0x256 << 2))
#define   P_EE_AUDIO_FRDDR_E_STATUS2                           (volatile uint32_t *)0xff600958
#define     EE_AUDIO_FRDDR_E_START_ADDRB                       (0xff600000 + (0x257 << 2))
#define   P_EE_AUDIO_FRDDR_E_START_ADDRB                       (volatile uint32_t *)0xff60095c
#define     EE_AUDIO_FRDDR_E_FINISH_ADDRB                      (0xff600000 + (0x258 << 2))
#define   P_EE_AUDIO_FRDDR_E_FINISH_ADDRB                      (volatile uint32_t *)0xff600960
#define     EE_AUDIO_FRDDR_E_INIT_ADDR                         (0xff600000 + (0x259 << 2))
#define   P_EE_AUDIO_FRDDR_E_INIT_ADDR                         (volatile uint32_t *)0xff600964
#define     EE_AUDIO_FRDDR_E_CTRL2                             (0xff600000 + (0x25a << 2))
#define   P_EE_AUDIO_FRDDR_E_CTRL2                             (volatile uint32_t *)0xff600968
#define     EE_AUDIO_TDMIN_A_SWAP1                             (0xff600000 + (0x260 << 2))
#define   P_EE_AUDIO_TDMIN_A_SWAP1                             (volatile uint32_t *)0xff600980
#define     EE_AUDIO_TDMIN_A_MASK4                             (0xff600000 + (0x261 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK4                             (volatile uint32_t *)0xff600984
#define     EE_AUDIO_TDMIN_A_MASK5                             (0xff600000 + (0x262 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK5                             (volatile uint32_t *)0xff600988
#define     EE_AUDIO_TDMIN_A_MASK6                             (0xff600000 + (0x263 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK6                             (volatile uint32_t *)0xff60098c
#define     EE_AUDIO_TDMIN_A_MASK7                             (0xff600000 + (0x264 << 2))
#define   P_EE_AUDIO_TDMIN_A_MASK7                             (volatile uint32_t *)0xff600990
#define     EE_AUDIO_TDMIN_A_MUTE4                             (0xff600000 + (0x265 << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE4                             (volatile uint32_t *)0xff600994
#define     EE_AUDIO_TDMIN_A_MUTE5                             (0xff600000 + (0x266 << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE5                             (volatile uint32_t *)0xff600998
#define     EE_AUDIO_TDMIN_A_MUTE6                             (0xff600000 + (0x267 << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE6                             (volatile uint32_t *)0xff60099c
#define     EE_AUDIO_TDMIN_A_MUTE7                             (0xff600000 + (0x268 << 2))
#define   P_EE_AUDIO_TDMIN_A_MUTE7                             (volatile uint32_t *)0xff6009a0
#define     EE_AUDIO_TDMIN_B_SWAP1                             (0xff600000 + (0x270 << 2))
#define   P_EE_AUDIO_TDMIN_B_SWAP1                             (volatile uint32_t *)0xff6009c0
#define     EE_AUDIO_TDMIN_B_MASK4                             (0xff600000 + (0x271 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK4                             (volatile uint32_t *)0xff6009c4
#define     EE_AUDIO_TDMIN_B_MASK5                             (0xff600000 + (0x272 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK5                             (volatile uint32_t *)0xff6009c8
#define     EE_AUDIO_TDMIN_B_MASK6                             (0xff600000 + (0x273 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK6                             (volatile uint32_t *)0xff6009cc
#define     EE_AUDIO_TDMIN_B_MASK7                             (0xff600000 + (0x274 << 2))
#define   P_EE_AUDIO_TDMIN_B_MASK7                             (volatile uint32_t *)0xff6009d0
#define     EE_AUDIO_TDMIN_B_MUTE4                             (0xff600000 + (0x275 << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE4                             (volatile uint32_t *)0xff6009d4
#define     EE_AUDIO_TDMIN_B_MUTE5                             (0xff600000 + (0x276 << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE5                             (volatile uint32_t *)0xff6009d8
#define     EE_AUDIO_TDMIN_B_MUTE6                             (0xff600000 + (0x277 << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE6                             (volatile uint32_t *)0xff6009dc
#define     EE_AUDIO_TDMIN_B_MUTE7                             (0xff600000 + (0x278 << 2))
#define   P_EE_AUDIO_TDMIN_B_MUTE7                             (volatile uint32_t *)0xff6009e0
#define     EE_AUDIO_TDMIN_C_SWAP1                             (0xff600000 + (0x280 << 2))
#define   P_EE_AUDIO_TDMIN_C_SWAP1                             (volatile uint32_t *)0xff600a00
#define     EE_AUDIO_TDMIN_C_MASK4                             (0xff600000 + (0x281 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK4                             (volatile uint32_t *)0xff600a04
#define     EE_AUDIO_TDMIN_C_MASK5                             (0xff600000 + (0x282 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK5                             (volatile uint32_t *)0xff600a08
#define     EE_AUDIO_TDMIN_C_MASK6                             (0xff600000 + (0x283 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK6                             (volatile uint32_t *)0xff600a0c
#define     EE_AUDIO_TDMIN_C_MASK7                             (0xff600000 + (0x284 << 2))
#define   P_EE_AUDIO_TDMIN_C_MASK7                             (volatile uint32_t *)0xff600a10
#define     EE_AUDIO_TDMIN_C_MUTE4                             (0xff600000 + (0x285 << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE4                             (volatile uint32_t *)0xff600a14
#define     EE_AUDIO_TDMIN_C_MUTE5                             (0xff600000 + (0x286 << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE5                             (volatile uint32_t *)0xff600a18
#define     EE_AUDIO_TDMIN_C_MUTE6                             (0xff600000 + (0x287 << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE6                             (volatile uint32_t *)0xff600a1c
#define     EE_AUDIO_TDMIN_C_MUTE7                             (0xff600000 + (0x288 << 2))
#define   P_EE_AUDIO_TDMIN_C_MUTE7                             (volatile uint32_t *)0xff600a20
#define     EE_AUDIO_TDMIN_LB_SWAP1                            (0xff600000 + (0x290 << 2))
#define   P_EE_AUDIO_TDMIN_LB_SWAP1                            (volatile uint32_t *)0xff600a40
#define     EE_AUDIO_TDMIN_LB_MASK4                            (0xff600000 + (0x291 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK4                            (volatile uint32_t *)0xff600a44
#define     EE_AUDIO_TDMIN_LB_MASK5                            (0xff600000 + (0x292 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK5                            (volatile uint32_t *)0xff600a48
#define     EE_AUDIO_TDMIN_LB_MASK6                            (0xff600000 + (0x293 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK6                            (volatile uint32_t *)0xff600a4c
#define     EE_AUDIO_TDMIN_LB_MASK7                            (0xff600000 + (0x294 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MASK7                            (volatile uint32_t *)0xff600a50
#define     EE_AUDIO_TDMIN_LB_MUTE4                            (0xff600000 + (0x295 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE4                            (volatile uint32_t *)0xff600a54
#define     EE_AUDIO_TDMIN_LB_MUTE5                            (0xff600000 + (0x296 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE5                            (volatile uint32_t *)0xff600a58
#define     EE_AUDIO_TDMIN_LB_MUTE6                            (0xff600000 + (0x297 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE6                            (volatile uint32_t *)0xff600a5c
#define     EE_AUDIO_TDMIN_LB_MUTE7                            (0xff600000 + (0x298 << 2))
#define   P_EE_AUDIO_TDMIN_LB_MUTE7                            (volatile uint32_t *)0xff600a60
#define     EE_AUDIO_TDMOUT_A_CTRL2                            (0xff600000 + (0x2a0 << 2))
#define   P_EE_AUDIO_TDMOUT_A_CTRL2                            (volatile uint32_t *)0xff600a80
#define     EE_AUDIO_TDMOUT_A_SWAP1                            (0xff600000 + (0x2a1 << 2))
#define   P_EE_AUDIO_TDMOUT_A_SWAP1                            (volatile uint32_t *)0xff600a84
#define     EE_AUDIO_TDMOUT_A_GAIN2                            (0xff600000 + (0x2a2 << 2))
#define   P_EE_AUDIO_TDMOUT_A_GAIN2                            (volatile uint32_t *)0xff600a88
#define     EE_AUDIO_TDMOUT_A_GAIN3                            (0xff600000 + (0x2a3 << 2))
#define   P_EE_AUDIO_TDMOUT_A_GAIN3                            (volatile uint32_t *)0xff600a8c
#define     EE_AUDIO_TDMOUT_A_MASK4                            (0xff600000 + (0x2a4 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK4                            (volatile uint32_t *)0xff600a90
#define     EE_AUDIO_TDMOUT_A_MASK5                            (0xff600000 + (0x2a5 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK5                            (volatile uint32_t *)0xff600a94
#define     EE_AUDIO_TDMOUT_A_MASK6                            (0xff600000 + (0x2a6 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK6                            (volatile uint32_t *)0xff600a98
#define     EE_AUDIO_TDMOUT_A_MASK7                            (0xff600000 + (0x2a7 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MASK7                            (volatile uint32_t *)0xff600a9c
#define     EE_AUDIO_TDMOUT_A_MUTE4                            (0xff600000 + (0x2a8 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE4                            (volatile uint32_t *)0xff600aa0
#define     EE_AUDIO_TDMOUT_A_MUTE5                            (0xff600000 + (0x2a9 << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE5                            (volatile uint32_t *)0xff600aa4
#define     EE_AUDIO_TDMOUT_A_MUTE6                            (0xff600000 + (0x2aa << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE6                            (volatile uint32_t *)0xff600aa8
#define     EE_AUDIO_TDMOUT_A_MUTE7                            (0xff600000 + (0x2ab << 2))
#define   P_EE_AUDIO_TDMOUT_A_MUTE7                            (volatile uint32_t *)0xff600aac
#define     EE_AUDIO_TDMOUT_A_GAIN_EN                          (0xff600000 + (0x2ac << 2))
#define   P_EE_AUDIO_TDMOUT_A_GAIN_EN                          (volatile uint32_t *)0xff600ab0
#define     EE_AUDIO_TDMOUT_A_GAIN_CTRL                        (0xff600000 + (0x2ad << 2))
#define   P_EE_AUDIO_TDMOUT_A_GAIN_CTRL                        (volatile uint32_t *)0xff600ab4
#define     EE_AUDIO_TDMOUT_B_CTRL2                            (0xff600000 + (0x2b0 << 2))
#define   P_EE_AUDIO_TDMOUT_B_CTRL2                            (volatile uint32_t *)0xff600ac0
#define     EE_AUDIO_TDMOUT_B_SWAP1                            (0xff600000 + (0x2b1 << 2))
#define   P_EE_AUDIO_TDMOUT_B_SWAP1                            (volatile uint32_t *)0xff600ac4
#define     EE_AUDIO_TDMOUT_B_GAIN2                            (0xff600000 + (0x2b2 << 2))
#define   P_EE_AUDIO_TDMOUT_B_GAIN2                            (volatile uint32_t *)0xff600ac8
#define     EE_AUDIO_TDMOUT_B_GAIN3                            (0xff600000 + (0x2b3 << 2))
#define   P_EE_AUDIO_TDMOUT_B_GAIN3                            (volatile uint32_t *)0xff600acc
#define     EE_AUDIO_TDMOUT_B_MASK4                            (0xff600000 + (0x2b4 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK4                            (volatile uint32_t *)0xff600ad0
#define     EE_AUDIO_TDMOUT_B_MASK5                            (0xff600000 + (0x2b5 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK5                            (volatile uint32_t *)0xff600ad4
#define     EE_AUDIO_TDMOUT_B_MASK6                            (0xff600000 + (0x2b6 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK6                            (volatile uint32_t *)0xff600ad8
#define     EE_AUDIO_TDMOUT_B_MASK7                            (0xff600000 + (0x2b7 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MASK7                            (volatile uint32_t *)0xff600adc
#define     EE_AUDIO_TDMOUT_B_MUTE4                            (0xff600000 + (0x2b8 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE4                            (volatile uint32_t *)0xff600ae0
#define     EE_AUDIO_TDMOUT_B_MUTE5                            (0xff600000 + (0x2b9 << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE5                            (volatile uint32_t *)0xff600ae4
#define     EE_AUDIO_TDMOUT_B_MUTE6                            (0xff600000 + (0x2ba << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE6                            (volatile uint32_t *)0xff600ae8
#define     EE_AUDIO_TDMOUT_B_MUTE7                            (0xff600000 + (0x2bb << 2))
#define   P_EE_AUDIO_TDMOUT_B_MUTE7                            (volatile uint32_t *)0xff600aec
#define     EE_AUDIO_TDMOUT_B_GAIN_EN                          (0xff600000 + (0x2bc << 2))
#define   P_EE_AUDIO_TDMOUT_B_GAIN_EN                          (volatile uint32_t *)0xff600af0
#define     EE_AUDIO_TDMOUT_B_GAIN_CTRL                        (0xff600000 + (0x2bd << 2))
#define   P_EE_AUDIO_TDMOUT_B_GAIN_CTRL                        (volatile uint32_t *)0xff600af4
#define     EE_AUDIO_TDMOUT_C_CTRL2                            (0xff600000 + (0x2c0 << 2))
#define   P_EE_AUDIO_TDMOUT_C_CTRL2                            (volatile uint32_t *)0xff600b00
#define     EE_AUDIO_TDMOUT_C_SWAP1                            (0xff600000 + (0x2c1 << 2))
#define   P_EE_AUDIO_TDMOUT_C_SWAP1                            (volatile uint32_t *)0xff600b04
#define     EE_AUDIO_TDMOUT_C_GAIN2                            (0xff600000 + (0x2c2 << 2))
#define   P_EE_AUDIO_TDMOUT_C_GAIN2                            (volatile uint32_t *)0xff600b08
#define     EE_AUDIO_TDMOUT_C_GAIN3                            (0xff600000 + (0x2c3 << 2))
#define   P_EE_AUDIO_TDMOUT_C_GAIN3                            (volatile uint32_t *)0xff600b0c
#define     EE_AUDIO_TDMOUT_C_MASK4                            (0xff600000 + (0x2c4 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK4                            (volatile uint32_t *)0xff600b10
#define     EE_AUDIO_TDMOUT_C_MASK5                            (0xff600000 + (0x2c5 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK5                            (volatile uint32_t *)0xff600b14
#define     EE_AUDIO_TDMOUT_C_MASK6                            (0xff600000 + (0x2c6 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK6                            (volatile uint32_t *)0xff600b18
#define     EE_AUDIO_TDMOUT_C_MASK7                            (0xff600000 + (0x2c7 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MASK7                            (volatile uint32_t *)0xff600b1c
#define     EE_AUDIO_TDMOUT_C_MUTE4                            (0xff600000 + (0x2c8 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE4                            (volatile uint32_t *)0xff600b20
#define     EE_AUDIO_TDMOUT_C_MUTE5                            (0xff600000 + (0x2c9 << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE5                            (volatile uint32_t *)0xff600b24
#define     EE_AUDIO_TDMOUT_C_MUTE6                            (0xff600000 + (0x2ca << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE6                            (volatile uint32_t *)0xff600b28
#define     EE_AUDIO_TDMOUT_C_MUTE7                            (0xff600000 + (0x2cb << 2))
#define   P_EE_AUDIO_TDMOUT_C_MUTE7                            (volatile uint32_t *)0xff600b2c
#define     EE_AUDIO_TDMOUT_C_GAIN_EN                          (0xff600000 + (0x2cc << 2))
#define   P_EE_AUDIO_TDMOUT_C_GAIN_EN                          (volatile uint32_t *)0xff600b30
#define     EE_AUDIO_TDMOUT_C_GAIN_CTRL                        (0xff600000 + (0x2cd << 2))
#define   P_EE_AUDIO_TDMOUT_C_GAIN_CTRL                        (volatile uint32_t *)0xff600b34
#define     EE_AUDIO_TODDR_A_CHNUM_ID0                         (0xff600000 + (0x300 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID0                         (volatile uint32_t *)0xff600c00
#define     EE_AUDIO_TODDR_A_CHNUM_ID1                         (0xff600000 + (0x301 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID1                         (volatile uint32_t *)0xff600c04
#define     EE_AUDIO_TODDR_A_CHNUM_ID2                         (0xff600000 + (0x302 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID2                         (volatile uint32_t *)0xff600c08
#define     EE_AUDIO_TODDR_A_CHNUM_ID3                         (0xff600000 + (0x303 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID3                         (volatile uint32_t *)0xff600c0c
#define     EE_AUDIO_TODDR_A_CHNUM_ID4                         (0xff600000 + (0x304 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID4                         (volatile uint32_t *)0xff600c10
#define     EE_AUDIO_TODDR_A_CHNUM_ID5                         (0xff600000 + (0x305 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID5                         (volatile uint32_t *)0xff600c14
#define     EE_AUDIO_TODDR_A_CHNUM_ID6                         (0xff600000 + (0x306 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID6                         (volatile uint32_t *)0xff600c18
#define     EE_AUDIO_TODDR_A_CHNUM_ID7                         (0xff600000 + (0x307 << 2))
#define   P_EE_AUDIO_TODDR_A_CHNUM_ID7                         (volatile uint32_t *)0xff600c1c
#define     EE_AUDIO_TODDR_A_CHSYNC_CTRL                       (0xff600000 + (0x30f << 2))
#define   P_EE_AUDIO_TODDR_A_CHSYNC_CTRL                       (volatile uint32_t *)0xff600c3c
#define     EE_AUDIO_TODDR_B_CHNUM_ID0                         (0xff600000 + (0x310 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID0                         (volatile uint32_t *)0xff600c40
#define     EE_AUDIO_TODDR_B_CHNUM_ID1                         (0xff600000 + (0x311 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID1                         (volatile uint32_t *)0xff600c44
#define     EE_AUDIO_TODDR_B_CHNUM_ID2                         (0xff600000 + (0x312 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID2                         (volatile uint32_t *)0xff600c48
#define     EE_AUDIO_TODDR_B_CHNUM_ID3                         (0xff600000 + (0x313 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID3                         (volatile uint32_t *)0xff600c4c
#define     EE_AUDIO_TODDR_B_CHNUM_ID4                         (0xff600000 + (0x314 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID4                         (volatile uint32_t *)0xff600c50
#define     EE_AUDIO_TODDR_B_CHNUM_ID5                         (0xff600000 + (0x315 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID5                         (volatile uint32_t *)0xff600c54
#define     EE_AUDIO_TODDR_B_CHNUM_ID6                         (0xff600000 + (0x316 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID6                         (volatile uint32_t *)0xff600c58
#define     EE_AUDIO_TODDR_B_CHNUM_ID7                         (0xff600000 + (0x317 << 2))
#define   P_EE_AUDIO_TODDR_B_CHNUM_ID7                         (volatile uint32_t *)0xff600c5c
#define     EE_AUDIO_TODDR_B_CHSYNC_CTRL                       (0xff600000 + (0x31f << 2))
#define   P_EE_AUDIO_TODDR_B_CHSYNC_CTRL                       (volatile uint32_t *)0xff600c7c
#define     EE_AUDIO_TODDR_C_CHNUM_ID0                         (0xff600000 + (0x320 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID0                         (volatile uint32_t *)0xff600c80
#define     EE_AUDIO_TODDR_C_CHNUM_ID1                         (0xff600000 + (0x321 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID1                         (volatile uint32_t *)0xff600c84
#define     EE_AUDIO_TODDR_C_CHNUM_ID2                         (0xff600000 + (0x322 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID2                         (volatile uint32_t *)0xff600c88
#define     EE_AUDIO_TODDR_C_CHNUM_ID3                         (0xff600000 + (0x323 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID3                         (volatile uint32_t *)0xff600c8c
#define     EE_AUDIO_TODDR_C_CHNUM_ID4                         (0xff600000 + (0x324 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID4                         (volatile uint32_t *)0xff600c90
#define     EE_AUDIO_TODDR_C_CHNUM_ID5                         (0xff600000 + (0x325 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID5                         (volatile uint32_t *)0xff600c94
#define     EE_AUDIO_TODDR_C_CHNUM_ID6                         (0xff600000 + (0x326 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID6                         (volatile uint32_t *)0xff600c98
#define     EE_AUDIO_TODDR_C_CHNUM_ID7                         (0xff600000 + (0x327 << 2))
#define   P_EE_AUDIO_TODDR_C_CHNUM_ID7                         (volatile uint32_t *)0xff600c9c
#define     EE_AUDIO_TODDR_C_CHSYNC_CTRL                       (0xff600000 + (0x32f << 2))
#define   P_EE_AUDIO_TODDR_C_CHSYNC_CTRL                       (volatile uint32_t *)0xff600cbc
#define     EE_AUDIO_TODDR_D_CHNUM_ID0                         (0xff600000 + (0x330 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID0                         (volatile uint32_t *)0xff600cc0
#define     EE_AUDIO_TODDR_D_CHNUM_ID1                         (0xff600000 + (0x331 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID1                         (volatile uint32_t *)0xff600cc4
#define     EE_AUDIO_TODDR_D_CHNUM_ID2                         (0xff600000 + (0x332 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID2                         (volatile uint32_t *)0xff600cc8
#define     EE_AUDIO_TODDR_D_CHNUM_ID3                         (0xff600000 + (0x333 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID3                         (volatile uint32_t *)0xff600ccc
#define     EE_AUDIO_TODDR_D_CHNUM_ID4                         (0xff600000 + (0x334 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID4                         (volatile uint32_t *)0xff600cd0
#define     EE_AUDIO_TODDR_D_CHNUM_ID5                         (0xff600000 + (0x335 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID5                         (volatile uint32_t *)0xff600cd4
#define     EE_AUDIO_TODDR_D_CHNUM_ID6                         (0xff600000 + (0x336 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID6                         (volatile uint32_t *)0xff600cd8
#define     EE_AUDIO_TODDR_D_CHNUM_ID7                         (0xff600000 + (0x337 << 2))
#define   P_EE_AUDIO_TODDR_D_CHNUM_ID7                         (volatile uint32_t *)0xff600cdc
#define     EE_AUDIO_TODDR_D_CHSYNC_CTRL                       (0xff600000 + (0x33f << 2))
#define   P_EE_AUDIO_TODDR_D_CHSYNC_CTRL                       (volatile uint32_t *)0xff600cfc
#define     EE_AUDIO_TODDR_E_CHNUM_ID0                         (0xff600000 + (0x340 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID0                         (volatile uint32_t *)0xff600d00
#define     EE_AUDIO_TODDR_E_CHNUM_ID1                         (0xff600000 + (0x341 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID1                         (volatile uint32_t *)0xff600d04
#define     EE_AUDIO_TODDR_E_CHNUM_ID2                         (0xff600000 + (0x342 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID2                         (volatile uint32_t *)0xff600d08
#define     EE_AUDIO_TODDR_E_CHNUM_ID3                         (0xff600000 + (0x343 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID3                         (volatile uint32_t *)0xff600d0c
#define     EE_AUDIO_TODDR_E_CHNUM_ID4                         (0xff600000 + (0x344 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID4                         (volatile uint32_t *)0xff600d10
#define     EE_AUDIO_TODDR_E_CHNUM_ID5                         (0xff600000 + (0x345 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID5                         (volatile uint32_t *)0xff600d14
#define     EE_AUDIO_TODDR_E_CHNUM_ID6                         (0xff600000 + (0x346 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID6                         (volatile uint32_t *)0xff600d18
#define     EE_AUDIO_TODDR_E_CHNUM_ID7                         (0xff600000 + (0x347 << 2))
#define   P_EE_AUDIO_TODDR_E_CHNUM_ID7                         (volatile uint32_t *)0xff600d1c
#define     EE_AUDIO_TODDR_E_CHSYNC_CTRL                       (0xff600000 + (0x34f << 2))
#define   P_EE_AUDIO_TODDR_E_CHSYNC_CTRL                       (volatile uint32_t *)0xff600d3c
#define     EE_AUDIO_RSAMP_A_CHNUM_ID0                         (0xff600000 + (0x350 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID0                         (volatile uint32_t *)0xff600d40
#define     EE_AUDIO_RSAMP_A_CHNUM_ID1                         (0xff600000 + (0x351 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID1                         (volatile uint32_t *)0xff600d44
#define     EE_AUDIO_RSAMP_A_CHNUM_ID2                         (0xff600000 + (0x352 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID2                         (volatile uint32_t *)0xff600d48
#define     EE_AUDIO_RSAMP_A_CHNUM_ID3                         (0xff600000 + (0x353 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID3                         (volatile uint32_t *)0xff600d4c
#define     EE_AUDIO_RSAMP_A_CHNUM_ID4                         (0xff600000 + (0x354 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID4                         (volatile uint32_t *)0xff600d50
#define     EE_AUDIO_RSAMP_A_CHNUM_ID5                         (0xff600000 + (0x355 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID5                         (volatile uint32_t *)0xff600d54
#define     EE_AUDIO_RSAMP_A_CHNUM_ID6                         (0xff600000 + (0x356 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID6                         (volatile uint32_t *)0xff600d58
#define     EE_AUDIO_RSAMP_A_CHNUM_ID7                         (0xff600000 + (0x357 << 2))
#define   P_EE_AUDIO_RSAMP_A_CHNUM_ID7                         (volatile uint32_t *)0xff600d5c
#define     EE_AUDIO_RSAMP_CHSYNC_MASK                         (0xff600000 + (0x35e << 2))
#define   P_EE_AUDIO_RSAMP_CHSYNC_MASK                         (volatile uint32_t *)0xff600d78
#define     EE_AUDIO_RSAMP_A_CHSYNC_CTRL                       (0xff600000 + (0x35f << 2))
#define   P_EE_AUDIO_RSAMP_A_CHSYNC_CTRL                       (volatile uint32_t *)0xff600d7c
#define     EE_AUDIO_RSAMP_B_CHNUM_ID0                         (0xff600000 + (0x360 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID0                         (volatile uint32_t *)0xff600d80
#define     EE_AUDIO_RSAMP_B_CHNUM_ID1                         (0xff600000 + (0x361 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID1                         (volatile uint32_t *)0xff600d84
#define     EE_AUDIO_RSAMP_B_CHNUM_ID2                         (0xff600000 + (0x362 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID2                         (volatile uint32_t *)0xff600d88
#define     EE_AUDIO_RSAMP_B_CHNUM_ID3                         (0xff600000 + (0x363 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID3                         (volatile uint32_t *)0xff600d8c
#define     EE_AUDIO_RSAMP_B_CHNUM_ID4                         (0xff600000 + (0x364 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID4                         (volatile uint32_t *)0xff600d90
#define     EE_AUDIO_RSAMP_B_CHNUM_ID5                         (0xff600000 + (0x365 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID5                         (volatile uint32_t *)0xff600d94
#define     EE_AUDIO_RSAMP_B_CHNUM_ID6                         (0xff600000 + (0x366 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID6                         (volatile uint32_t *)0xff600d98
#define     EE_AUDIO_RSAMP_B_CHNUM_ID7                         (0xff600000 + (0x367 << 2))
#define   P_EE_AUDIO_RSAMP_B_CHNUM_ID7                         (volatile uint32_t *)0xff600d9c
#define     EE_AUDIO_RSAMP_B_CHSYNC_CTRL                       (0xff600000 + (0x36f << 2))
#define   P_EE_AUDIO_RSAMP_B_CHSYNC_CTRL                       (volatile uint32_t *)0xff600dbc
#define     EE_AUDIO_RSAMP_C_CHNUM_ID0                         (0xff600000 + (0x370 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID0                         (volatile uint32_t *)0xff600dc0
#define     EE_AUDIO_RSAMP_C_CHNUM_ID1                         (0xff600000 + (0x371 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID1                         (volatile uint32_t *)0xff600dc4
#define     EE_AUDIO_RSAMP_C_CHNUM_ID2                         (0xff600000 + (0x372 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID2                         (volatile uint32_t *)0xff600dc8
#define     EE_AUDIO_RSAMP_C_CHNUM_ID3                         (0xff600000 + (0x373 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID3                         (volatile uint32_t *)0xff600dcc
#define     EE_AUDIO_RSAMP_C_CHNUM_ID4                         (0xff600000 + (0x374 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID4                         (volatile uint32_t *)0xff600dd0
#define     EE_AUDIO_RSAMP_C_CHNUM_ID5                         (0xff600000 + (0x375 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID5                         (volatile uint32_t *)0xff600dd4
#define     EE_AUDIO_RSAMP_C_CHNUM_ID6                         (0xff600000 + (0x376 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID6                         (volatile uint32_t *)0xff600dd8
#define     EE_AUDIO_RSAMP_C_CHNUM_ID7                         (0xff600000 + (0x377 << 2))
#define   P_EE_AUDIO_RSAMP_C_CHNUM_ID7                         (volatile uint32_t *)0xff600ddc
#define     EE_AUDIO_RSAMP_C_CHSYNC_CTRL                       (0xff600000 + (0x37f << 2))
#define   P_EE_AUDIO_RSAMP_C_CHSYNC_CTRL                       (volatile uint32_t *)0xff600dfc
#define     EE_AUDIO_EXCEPTION_IRQ_STS0                        (0xff600000 + (0x380 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_STS0                        (volatile uint32_t *)0xff600e00
#define     EE_AUDIO_EXCEPTION_IRQ_STS1                        (0xff600000 + (0x381 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_STS1                        (volatile uint32_t *)0xff600e04
#define     EE_AUDIO_EXCEPTION_IRQ_MASK0                       (0xff600000 + (0x382 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_MASK0                       (volatile uint32_t *)0xff600e08
#define     EE_AUDIO_EXCEPTION_IRQ_MASK1                       (0xff600000 + (0x383 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_MASK1                       (volatile uint32_t *)0xff600e0c
#define     EE_AUDIO_EXCEPTION_IRQ_MODE0                       (0xff600000 + (0x384 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_MODE0                       (volatile uint32_t *)0xff600e10
#define     EE_AUDIO_EXCEPTION_IRQ_MODE1                       (0xff600000 + (0x385 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_MODE1                       (volatile uint32_t *)0xff600e14
#define     EE_AUDIO_EXCEPTION_IRQ_CLR0                        (0xff600000 + (0x386 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_CLR0                        (volatile uint32_t *)0xff600e18
#define     EE_AUDIO_EXCEPTION_IRQ_CLR1                        (0xff600000 + (0x387 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_CLR1                        (volatile uint32_t *)0xff600e1c
#define     EE_AUDIO_EXCEPTION_IRQ_INV0                        (0xff600000 + (0x388 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_INV0                        (volatile uint32_t *)0xff600e20
#define     EE_AUDIO_EXCEPTION_IRQ_INV1                        (0xff600000 + (0x389 << 2))
#define   P_EE_AUDIO_EXCEPTION_IRQ_INV1                        (volatile uint32_t *)0xff600e24
#define     EE_AUDIO_DAT_PAD_CTRL0                             (0xff600000 + (0x390 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL0                             (volatile uint32_t *)0xff600e40
#define     EE_AUDIO_DAT_PAD_CTRL1                             (0xff600000 + (0x391 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL1                             (volatile uint32_t *)0xff600e44
#define     EE_AUDIO_DAT_PAD_CTRL2                             (0xff600000 + (0x392 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL2                             (volatile uint32_t *)0xff600e48
#define     EE_AUDIO_DAT_PAD_CTRL3                             (0xff600000 + (0x393 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL3                             (volatile uint32_t *)0xff600e4c
#define     EE_AUDIO_DAT_PAD_CTRL4                             (0xff600000 + (0x394 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL4                             (volatile uint32_t *)0xff600e50
#define     EE_AUDIO_DAT_PAD_CTRL5                             (0xff600000 + (0x395 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL5                             (volatile uint32_t *)0xff600e54
#define     EE_AUDIO_DAT_PAD_CTRL6                             (0xff600000 + (0x396 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL6                             (volatile uint32_t *)0xff600e58
#define     EE_AUDIO_DAT_PAD_CTRL7                             (0xff600000 + (0x397 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL7                             (volatile uint32_t *)0xff600e5c
#define     EE_AUDIO_DAT_PAD_CTRL8                             (0xff600000 + (0x398 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL8                             (volatile uint32_t *)0xff600e60
#define     EE_AUDIO_DAT_PAD_CTRL9                             (0xff600000 + (0x399 << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRL9                             (volatile uint32_t *)0xff600e64
#define     EE_AUDIO_DAT_PAD_CTRLA                             (0xff600000 + (0x39a << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRLA                             (volatile uint32_t *)0xff600e68
#define     EE_AUDIO_DAT_PAD_CTRLB                             (0xff600000 + (0x39b << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRLB                             (volatile uint32_t *)0xff600e6c
#define     EE_AUDIO_DAT_PAD_CTRLC                             (0xff600000 + (0x39c << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRLC                             (volatile uint32_t *)0xff600e70
#define     EE_AUDIO_DAT_PAD_CTRLD                             (0xff600000 + (0x39d << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRLD                             (volatile uint32_t *)0xff600e74
#define     EE_AUDIO_DAT_PAD_CTRLE                             (0xff600000 + (0x39e << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRLE                             (volatile uint32_t *)0xff600e78
#define     EE_AUDIO_DAT_PAD_CTRLF                             (0xff600000 + (0x39f << 2))
#define   P_EE_AUDIO_DAT_PAD_CTRLF                             (volatile uint32_t *)0xff600e7c
#define     EE_AUDIO_MCLK_PAD_CTRL0                            (0xff600000 + (0x3a0 << 2))
#define   P_EE_AUDIO_MCLK_PAD_CTRL0                            (volatile uint32_t *)0xff600e80
#define     EE_AUDIO_MCLK_PAD_CTRL1                            (0xff600000 + (0x3a1 << 2))
#define   P_EE_AUDIO_MCLK_PAD_CTRL1                            (volatile uint32_t *)0xff600e84
#define     EE_AUDIO_SCLK_PAD_CTRL0                            (0xff600000 + (0x3a2 << 2))
#define   P_EE_AUDIO_SCLK_PAD_CTRL0                            (volatile uint32_t *)0xff600e88
#define     EE_AUDIO_LRCLK_PAD_CTRL0                           (0xff600000 + (0x3a3 << 2))
#define   P_EE_AUDIO_LRCLK_PAD_CTRL0                           (volatile uint32_t *)0xff600e8c
#define     EE_AUDIO_PCPD_MON_A_CTRL0                          (0xff600000 + (0x3b0 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_CTRL0                          (volatile uint32_t *)0xff600ec0
#define     EE_AUDIO_PCPD_MON_A_CTRL1                          (0xff600000 + (0x3b1 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_CTRL1                          (volatile uint32_t *)0xff600ec4
#define     EE_AUDIO_PCPD_MON_A_CTRL2                          (0xff600000 + (0x3b2 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_CTRL2                          (volatile uint32_t *)0xff600ec8
#define     EE_AUDIO_PCPD_MON_A_CTRL3                          (0xff600000 + (0x3b3 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_CTRL3                          (volatile uint32_t *)0xff600ecc
#define     EE_AUDIO_PCPD_MON_A_CTRL4                          (0xff600000 + (0x3b4 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_CTRL4                          (volatile uint32_t *)0xff600ed0
#define     EE_AUDIO_PCPD_MON_A_CTRL5                          (0xff600000 + (0x3b5 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_CTRL5                          (volatile uint32_t *)0xff600ed4
#define     EE_AUDIO_PCPD_MON_A_STAT0                          (0xff600000 + (0x3b8 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_STAT0                          (volatile uint32_t *)0xff600ee0
#define     EE_AUDIO_PCPD_MON_A_STAT1                          (0xff600000 + (0x3b9 << 2))
#define   P_EE_AUDIO_PCPD_MON_A_STAT1                          (volatile uint32_t *)0xff600ee4
//========================================================================
//  PDM - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF601000
// APB4_DECODER_SECURE_BASE         32'hFF601000
#define     PDM_CTRL                                           (0xff601000 + (0x000 << 2))
#define   P_PDM_CTRL                                           (volatile uint32_t *)0xff601000
#define     PDM_HCIC_CTRL1                                     (0xff601000 + (0x001 << 2))
#define   P_PDM_HCIC_CTRL1                                     (volatile uint32_t *)0xff601004
#define     PDM_HCIC_CTRL2                                     (0xff601000 + (0x002 << 2))
#define   P_PDM_HCIC_CTRL2                                     (volatile uint32_t *)0xff601008
#define     PDM_F1_CTRL                                        (0xff601000 + (0x003 << 2))
#define   P_PDM_F1_CTRL                                        (volatile uint32_t *)0xff60100c
#define     PDM_F2_CTRL                                        (0xff601000 + (0x004 << 2))
#define   P_PDM_F2_CTRL                                        (volatile uint32_t *)0xff601010
#define     PDM_F3_CTRL                                        (0xff601000 + (0x005 << 2))
#define   P_PDM_F3_CTRL                                        (volatile uint32_t *)0xff601014
#define     PDM_HPF_CTRL                                       (0xff601000 + (0x006 << 2))
#define   P_PDM_HPF_CTRL                                       (volatile uint32_t *)0xff601018
#define     PDM_CHAN_CTRL                                      (0xff601000 + (0x007 << 2))
#define   P_PDM_CHAN_CTRL                                      (volatile uint32_t *)0xff60101c
#define     PDM_CHAN_CTRL1                                     (0xff601000 + (0x008 << 2))
#define   P_PDM_CHAN_CTRL1                                     (volatile uint32_t *)0xff601020
#define     PDM_COEFF_ADDR                                     (0xff601000 + (0x009 << 2))
#define   P_PDM_COEFF_ADDR                                     (volatile uint32_t *)0xff601024
#define     PDM_COEFF_DATA                                     (0xff601000 + (0x00a << 2))
#define   P_PDM_COEFF_DATA                                     (volatile uint32_t *)0xff601028
#define     PDM_CLKG_CTRL                                      (0xff601000 + (0x00b << 2))
#define   P_PDM_CLKG_CTRL                                      (volatile uint32_t *)0xff60102c
#define     PDM_STS                                            (0xff601000 + (0x00c << 2))
#define   P_PDM_STS                                            (volatile uint32_t *)0xff601030
//bit 1  HPF filter output overflow.  means the PCLK is too slow.
//bit 0  HCIC filter output overflow. means the CTS_PDM_CLK is too slow. can't finished the filter function.
#define     PDM_MUTE_VALUE                                     (0xff601000 + (0x00d << 2))
#define   P_PDM_MUTE_VALUE                                     (volatile uint32_t *)0xff601034
#define     PDM_MASK_NUM                                       (0xff601000 + (0x00e << 2))
#define   P_PDM_MASK_NUM                                       (volatile uint32_t *)0xff601038
#define     PDM_CHAN_CTRL2                                     (0xff601000 + (0x00f << 2))
#define   P_PDM_CHAN_CTRL2                                     (volatile uint32_t *)0xff60103c
#define     PDM_HPF_GAIN_CTRL                                  (0xff601000 + (0x010 << 2))
#define   P_PDM_HPF_GAIN_CTRL                                  (volatile uint32_t *)0xff601040
//bit 31   Bypass hpf gain (HPF to async fifo directly)
//bit 19:0 unsigned gain on pdm_dout (after HPF so that mic DC bias would not be amplified) u20.7
//========================================================================
//  EQ DRC - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF602000
// APB4_DECODER_SECURE_BASE         32'hFF602000
#define     AED_COEF_RAM_CNTL                                  (0xff602000 + (0x000 << 2))
#define   P_AED_COEF_RAM_CNTL                                  (volatile uint32_t *)0xff602000
#define     AED_COEF_RAM_DATA                                  (0xff602000 + (0x001 << 2))
#define   P_AED_COEF_RAM_DATA                                  (volatile uint32_t *)0xff602004
#define     AED_EQ_EN                                          (0xff602000 + (0x002 << 2))
#define   P_AED_EQ_EN                                          (volatile uint32_t *)0xff602008
#define     AED_EQ_TAP_CNTL                                    (0xff602000 + (0x003 << 2))
#define   P_AED_EQ_TAP_CNTL                                    (volatile uint32_t *)0xff60200c
#define     AED_EQ_VOLUME                                      (0xff602000 + (0x004 << 2))
#define   P_AED_EQ_VOLUME                                      (volatile uint32_t *)0xff602010
#define     AED_EQ_VOLUME_SLEW_CNT                             (0xff602000 + (0x005 << 2))
#define   P_AED_EQ_VOLUME_SLEW_CNT                             (volatile uint32_t *)0xff602014
#define     AED_MUTE                                           (0xff602000 + (0x006 << 2))
#define   P_AED_MUTE                                           (volatile uint32_t *)0xff602018
#define     AED_DRC_CNTL                                       (0xff602000 + (0x007 << 2))
#define   P_AED_DRC_CNTL                                       (volatile uint32_t *)0xff60201c
#define     AED_DRC_RMS_COEF0                                  (0xff602000 + (0x008 << 2))
#define   P_AED_DRC_RMS_COEF0                                  (volatile uint32_t *)0xff602020
#define     AED_DRC_RMS_COEF1                                  (0xff602000 + (0x009 << 2))
#define   P_AED_DRC_RMS_COEF1                                  (volatile uint32_t *)0xff602024
#define     AED_DRC_THD0                                       (0xff602000 + (0x00a << 2))
#define   P_AED_DRC_THD0                                       (volatile uint32_t *)0xff602028
#define     AED_DRC_THD1                                       (0xff602000 + (0x00b << 2))
#define   P_AED_DRC_THD1                                       (volatile uint32_t *)0xff60202c
#define     AED_DRC_THD2                                       (0xff602000 + (0x00c << 2))
#define   P_AED_DRC_THD2                                       (volatile uint32_t *)0xff602030
#define     AED_DRC_THD3                                       (0xff602000 + (0x00d << 2))
#define   P_AED_DRC_THD3                                       (volatile uint32_t *)0xff602034
#define     AED_DRC_THD4                                       (0xff602000 + (0x00e << 2))
#define   P_AED_DRC_THD4                                       (volatile uint32_t *)0xff602038
#define     AED_DRC_K0                                         (0xff602000 + (0x00f << 2))
#define   P_AED_DRC_K0                                         (volatile uint32_t *)0xff60203c
#define     AED_DRC_K1                                         (0xff602000 + (0x010 << 2))
#define   P_AED_DRC_K1                                         (volatile uint32_t *)0xff602040
#define     AED_DRC_K2                                         (0xff602000 + (0x011 << 2))
#define   P_AED_DRC_K2                                         (volatile uint32_t *)0xff602044
#define     AED_DRC_K3                                         (0xff602000 + (0x012 << 2))
#define   P_AED_DRC_K3                                         (volatile uint32_t *)0xff602048
#define     AED_DRC_K4                                         (0xff602000 + (0x013 << 2))
#define   P_AED_DRC_K4                                         (volatile uint32_t *)0xff60204c
#define     AED_DRC_K5                                         (0xff602000 + (0x014 << 2))
#define   P_AED_DRC_K5                                         (volatile uint32_t *)0xff602050
#define     AED_DRC_THD_OUT0                                   (0xff602000 + (0x015 << 2))
#define   P_AED_DRC_THD_OUT0                                   (volatile uint32_t *)0xff602054
#define     AED_DRC_THD_OUT1                                   (0xff602000 + (0x016 << 2))
#define   P_AED_DRC_THD_OUT1                                   (volatile uint32_t *)0xff602058
#define     AED_DRC_THD_OUT2                                   (0xff602000 + (0x017 << 2))
#define   P_AED_DRC_THD_OUT2                                   (volatile uint32_t *)0xff60205c
#define     AED_DRC_THD_OUT3                                   (0xff602000 + (0x018 << 2))
#define   P_AED_DRC_THD_OUT3                                   (volatile uint32_t *)0xff602060
#define     AED_DRC_OFFSET                                     (0xff602000 + (0x019 << 2))
#define   P_AED_DRC_OFFSET                                     (volatile uint32_t *)0xff602064
#define     AED_DRC_RELEASE_COEF00                             (0xff602000 + (0x01a << 2))
#define   P_AED_DRC_RELEASE_COEF00                             (volatile uint32_t *)0xff602068
#define     AED_DRC_RELEASE_COEF01                             (0xff602000 + (0x01b << 2))
#define   P_AED_DRC_RELEASE_COEF01                             (volatile uint32_t *)0xff60206c
#define     AED_DRC_RELEASE_COEF10                             (0xff602000 + (0x01c << 2))
#define   P_AED_DRC_RELEASE_COEF10                             (volatile uint32_t *)0xff602070
#define     AED_DRC_RELEASE_COEF11                             (0xff602000 + (0x01d << 2))
#define   P_AED_DRC_RELEASE_COEF11                             (volatile uint32_t *)0xff602074
#define     AED_DRC_RELEASE_COEF20                             (0xff602000 + (0x01e << 2))
#define   P_AED_DRC_RELEASE_COEF20                             (volatile uint32_t *)0xff602078
#define     AED_DRC_RELEASE_COEF21                             (0xff602000 + (0x01f << 2))
#define   P_AED_DRC_RELEASE_COEF21                             (volatile uint32_t *)0xff60207c
#define     AED_DRC_RELEASE_COEF30                             (0xff602000 + (0x020 << 2))
#define   P_AED_DRC_RELEASE_COEF30                             (volatile uint32_t *)0xff602080
#define     AED_DRC_RELEASE_COEF31                             (0xff602000 + (0x021 << 2))
#define   P_AED_DRC_RELEASE_COEF31                             (volatile uint32_t *)0xff602084
#define     AED_DRC_RELEASE_COEF40                             (0xff602000 + (0x022 << 2))
#define   P_AED_DRC_RELEASE_COEF40                             (volatile uint32_t *)0xff602088
#define     AED_DRC_RELEASE_COEF41                             (0xff602000 + (0x023 << 2))
#define   P_AED_DRC_RELEASE_COEF41                             (volatile uint32_t *)0xff60208c
#define     AED_DRC_RELEASE_COEF50                             (0xff602000 + (0x024 << 2))
#define   P_AED_DRC_RELEASE_COEF50                             (volatile uint32_t *)0xff602090
#define     AED_DRC_RELEASE_COEF51                             (0xff602000 + (0x025 << 2))
#define   P_AED_DRC_RELEASE_COEF51                             (volatile uint32_t *)0xff602094
#define     AED_DRC_ATTACK_COEF00                              (0xff602000 + (0x026 << 2))
#define   P_AED_DRC_ATTACK_COEF00                              (volatile uint32_t *)0xff602098
#define     AED_DRC_ATTACK_COEF01                              (0xff602000 + (0x027 << 2))
#define   P_AED_DRC_ATTACK_COEF01                              (volatile uint32_t *)0xff60209c
#define     AED_DRC_ATTACK_COEF10                              (0xff602000 + (0x028 << 2))
#define   P_AED_DRC_ATTACK_COEF10                              (volatile uint32_t *)0xff6020a0
#define     AED_DRC_ATTACK_COEF11                              (0xff602000 + (0x029 << 2))
#define   P_AED_DRC_ATTACK_COEF11                              (volatile uint32_t *)0xff6020a4
#define     AED_DRC_ATTACK_COEF20                              (0xff602000 + (0x02a << 2))
#define   P_AED_DRC_ATTACK_COEF20                              (volatile uint32_t *)0xff6020a8
#define     AED_DRC_ATTACK_COEF21                              (0xff602000 + (0x02b << 2))
#define   P_AED_DRC_ATTACK_COEF21                              (volatile uint32_t *)0xff6020ac
#define     AED_DRC_ATTACK_COEF30                              (0xff602000 + (0x02c << 2))
#define   P_AED_DRC_ATTACK_COEF30                              (volatile uint32_t *)0xff6020b0
#define     AED_DRC_ATTACK_COEF31                              (0xff602000 + (0x02d << 2))
#define   P_AED_DRC_ATTACK_COEF31                              (volatile uint32_t *)0xff6020b4
#define     AED_DRC_ATTACK_COEF40                              (0xff602000 + (0x02e << 2))
#define   P_AED_DRC_ATTACK_COEF40                              (volatile uint32_t *)0xff6020b8
#define     AED_DRC_ATTACK_COEF41                              (0xff602000 + (0x02f << 2))
#define   P_AED_DRC_ATTACK_COEF41                              (volatile uint32_t *)0xff6020bc
#define     AED_DRC_ATTACK_COEF50                              (0xff602000 + (0x030 << 2))
#define   P_AED_DRC_ATTACK_COEF50                              (volatile uint32_t *)0xff6020c0
#define     AED_DRC_ATTACK_COEF51                              (0xff602000 + (0x031 << 2))
#define   P_AED_DRC_ATTACK_COEF51                              (volatile uint32_t *)0xff6020c4
#define     AED_DRC_LOOPBACK_CNTL                              (0xff602000 + (0x032 << 2))
#define   P_AED_DRC_LOOPBACK_CNTL                              (volatile uint32_t *)0xff6020c8
#define     AED_MDRC_CNTL                                      (0xff602000 + (0x033 << 2))
#define   P_AED_MDRC_CNTL                                      (volatile uint32_t *)0xff6020cc
#define     AED_MDRC_RMS_COEF00                                (0xff602000 + (0x034 << 2))
#define   P_AED_MDRC_RMS_COEF00                                (volatile uint32_t *)0xff6020d0
#define     AED_MDRC_RMS_COEF01                                (0xff602000 + (0x035 << 2))
#define   P_AED_MDRC_RMS_COEF01                                (volatile uint32_t *)0xff6020d4
#define     AED_MDRC_RELEASE_COEF00                            (0xff602000 + (0x036 << 2))
#define   P_AED_MDRC_RELEASE_COEF00                            (volatile uint32_t *)0xff6020d8
#define     AED_MDRC_RELEASE_COEF01                            (0xff602000 + (0x037 << 2))
#define   P_AED_MDRC_RELEASE_COEF01                            (volatile uint32_t *)0xff6020dc
#define     AED_MDRC_ATTACK_COEF00                             (0xff602000 + (0x038 << 2))
#define   P_AED_MDRC_ATTACK_COEF00                             (volatile uint32_t *)0xff6020e0
#define     AED_MDRC_ATTACK_COEF01                             (0xff602000 + (0x039 << 2))
#define   P_AED_MDRC_ATTACK_COEF01                             (volatile uint32_t *)0xff6020e4
#define     AED_MDRC_THD0                                      (0xff602000 + (0x03a << 2))
#define   P_AED_MDRC_THD0                                      (volatile uint32_t *)0xff6020e8
#define     AED_MDRC_K0                                        (0xff602000 + (0x03b << 2))
#define   P_AED_MDRC_K0                                        (volatile uint32_t *)0xff6020ec
#define     AED_MDRC_LOW_GAIN                                  (0xff602000 + (0x03c << 2))
#define   P_AED_MDRC_LOW_GAIN                                  (volatile uint32_t *)0xff6020f0
#define     AED_MDRC_OFFSET0                                   (0xff602000 + (0x03d << 2))
#define   P_AED_MDRC_OFFSET0                                   (volatile uint32_t *)0xff6020f4
#define     AED_MDRC_RMS_COEF10                                (0xff602000 + (0x03e << 2))
#define   P_AED_MDRC_RMS_COEF10                                (volatile uint32_t *)0xff6020f8
#define     AED_MDRC_RMS_COEF11                                (0xff602000 + (0x03f << 2))
#define   P_AED_MDRC_RMS_COEF11                                (volatile uint32_t *)0xff6020fc
#define     AED_MDRC_RELEASE_COEF10                            (0xff602000 + (0x040 << 2))
#define   P_AED_MDRC_RELEASE_COEF10                            (volatile uint32_t *)0xff602100
#define     AED_MDRC_RELEASE_COEF11                            (0xff602000 + (0x041 << 2))
#define   P_AED_MDRC_RELEASE_COEF11                            (volatile uint32_t *)0xff602104
#define     AED_MDRC_ATTACK_COEF10                             (0xff602000 + (0x042 << 2))
#define   P_AED_MDRC_ATTACK_COEF10                             (volatile uint32_t *)0xff602108
#define     AED_MDRC_ATTACK_COEF11                             (0xff602000 + (0x043 << 2))
#define   P_AED_MDRC_ATTACK_COEF11                             (volatile uint32_t *)0xff60210c
#define     AED_MDRC_THD1                                      (0xff602000 + (0x044 << 2))
#define   P_AED_MDRC_THD1                                      (volatile uint32_t *)0xff602110
#define     AED_MDRC_K1                                        (0xff602000 + (0x045 << 2))
#define   P_AED_MDRC_K1                                        (volatile uint32_t *)0xff602114
#define     AED_MDRC_OFFSET1                                   (0xff602000 + (0x046 << 2))
#define   P_AED_MDRC_OFFSET1                                   (volatile uint32_t *)0xff602118
#define     AED_MDRC_MID_GAIN                                  (0xff602000 + (0x047 << 2))
#define   P_AED_MDRC_MID_GAIN                                  (volatile uint32_t *)0xff60211c
#define     AED_MDRC_RMS_COEF20                                (0xff602000 + (0x048 << 2))
#define   P_AED_MDRC_RMS_COEF20                                (volatile uint32_t *)0xff602120
#define     AED_MDRC_RMS_COEF21                                (0xff602000 + (0x049 << 2))
#define   P_AED_MDRC_RMS_COEF21                                (volatile uint32_t *)0xff602124
#define     AED_MDRC_RELEASE_COEF20                            (0xff602000 + (0x04a << 2))
#define   P_AED_MDRC_RELEASE_COEF20                            (volatile uint32_t *)0xff602128
#define     AED_MDRC_RELEASE_COEF21                            (0xff602000 + (0x04b << 2))
#define   P_AED_MDRC_RELEASE_COEF21                            (volatile uint32_t *)0xff60212c
#define     AED_MDRC_ATTACK_COEF20                             (0xff602000 + (0x04c << 2))
#define   P_AED_MDRC_ATTACK_COEF20                             (volatile uint32_t *)0xff602130
#define     AED_MDRC_ATTACK_COEF21                             (0xff602000 + (0x04d << 2))
#define   P_AED_MDRC_ATTACK_COEF21                             (volatile uint32_t *)0xff602134
#define     AED_MDRC_THD2                                      (0xff602000 + (0x04e << 2))
#define   P_AED_MDRC_THD2                                      (volatile uint32_t *)0xff602138
#define     AED_MDRC_K2                                        (0xff602000 + (0x04f << 2))
#define   P_AED_MDRC_K2                                        (volatile uint32_t *)0xff60213c
#define     AED_MDRC_OFFSET2                                   (0xff602000 + (0x050 << 2))
#define   P_AED_MDRC_OFFSET2                                   (volatile uint32_t *)0xff602140
#define     AED_MDRC_HIGH_GAIN                                 (0xff602000 + (0x051 << 2))
#define   P_AED_MDRC_HIGH_GAIN                                 (volatile uint32_t *)0xff602144
#define     AED_ED_CNTL                                        (0xff602000 + (0x052 << 2))
#define   P_AED_ED_CNTL                                        (volatile uint32_t *)0xff602148
#define     AED_DC_EN                                          (0xff602000 + (0x053 << 2))
#define   P_AED_DC_EN                                          (volatile uint32_t *)0xff60214c
#define     AED_ND_LOW_THD                                     (0xff602000 + (0x054 << 2))
#define   P_AED_ND_LOW_THD                                     (volatile uint32_t *)0xff602150
#define     AED_ND_HIGH_THD                                    (0xff602000 + (0x055 << 2))
#define   P_AED_ND_HIGH_THD                                    (volatile uint32_t *)0xff602154
#define     AED_ND_CNT_THD                                     (0xff602000 + (0x056 << 2))
#define   P_AED_ND_CNT_THD                                     (volatile uint32_t *)0xff602158
#define     AED_ND_SUM_NUM                                     (0xff602000 + (0x057 << 2))
#define   P_AED_ND_SUM_NUM                                     (volatile uint32_t *)0xff60215c
#define     AED_ND_CZ_NUM                                      (0xff602000 + (0x058 << 2))
#define   P_AED_ND_CZ_NUM                                      (volatile uint32_t *)0xff602160
#define     AED_ND_SUM_THD0                                    (0xff602000 + (0x059 << 2))
#define   P_AED_ND_SUM_THD0                                    (volatile uint32_t *)0xff602164
#define     AED_ND_SUM_THD1                                    (0xff602000 + (0x05a << 2))
#define   P_AED_ND_SUM_THD1                                    (volatile uint32_t *)0xff602168
#define     AED_ND_CZ_THD0                                     (0xff602000 + (0x05b << 2))
#define   P_AED_ND_CZ_THD0                                     (volatile uint32_t *)0xff60216c
#define     AED_ND_CZ_THD1                                     (0xff602000 + (0x05c << 2))
#define   P_AED_ND_CZ_THD1                                     (volatile uint32_t *)0xff602170
#define     AED_ND_COND_CNTL                                   (0xff602000 + (0x05d << 2))
#define   P_AED_ND_COND_CNTL                                   (volatile uint32_t *)0xff602174
#define     AED_ND_RELEASE_COEF0                               (0xff602000 + (0x05e << 2))
#define   P_AED_ND_RELEASE_COEF0                               (volatile uint32_t *)0xff602178
#define     AED_ND_RELEASE_COEF1                               (0xff602000 + (0x05f << 2))
#define   P_AED_ND_RELEASE_COEF1                               (volatile uint32_t *)0xff60217c
#define     AED_ND_ATTACK_COEF0                                (0xff602000 + (0x060 << 2))
#define   P_AED_ND_ATTACK_COEF0                                (volatile uint32_t *)0xff602180
#define     AED_ND_ATTACK_COEF1                                (0xff602000 + (0x061 << 2))
#define   P_AED_ND_ATTACK_COEF1                                (volatile uint32_t *)0xff602184
#define     AED_ND_CNTL                                        (0xff602000 + (0x062 << 2))
#define   P_AED_ND_CNTL                                        (volatile uint32_t *)0xff602188
#define     AED_MIX0_LL                                        (0xff602000 + (0x063 << 2))
#define   P_AED_MIX0_LL                                        (volatile uint32_t *)0xff60218c
#define     AED_MIX0_RL                                        (0xff602000 + (0x064 << 2))
#define   P_AED_MIX0_RL                                        (volatile uint32_t *)0xff602190
#define     AED_MIX0_LR                                        (0xff602000 + (0x065 << 2))
#define   P_AED_MIX0_LR                                        (volatile uint32_t *)0xff602194
#define     AED_MIX0_RR                                        (0xff602000 + (0x066 << 2))
#define   P_AED_MIX0_RR                                        (volatile uint32_t *)0xff602198
#define     AED_CLIP_THD                                       (0xff602000 + (0x067 << 2))
#define   P_AED_CLIP_THD                                       (volatile uint32_t *)0xff60219c
#define     AED_CH1_ND_SUM_OUT                                 (0xff602000 + (0x068 << 2))
#define   P_AED_CH1_ND_SUM_OUT                                 (volatile uint32_t *)0xff6021a0
#define     AED_CH2_ND_SUM_OUT                                 (0xff602000 + (0x069 << 2))
#define   P_AED_CH2_ND_SUM_OUT                                 (volatile uint32_t *)0xff6021a4
#define     AED_CH1_ND_CZ_OUT                                  (0xff602000 + (0x06a << 2))
#define   P_AED_CH1_ND_CZ_OUT                                  (volatile uint32_t *)0xff6021a8
#define     AED_CH2_ND_CZ_OUT                                  (0xff602000 + (0x06b << 2))
#define   P_AED_CH2_ND_CZ_OUT                                  (volatile uint32_t *)0xff6021ac
#define     AED_NOISE_STATUS                                   (0xff602000 + (0x06c << 2))
#define   P_AED_NOISE_STATUS                                   (volatile uint32_t *)0xff6021b0
#define     AED_POW_CURRENT_S0                                 (0xff602000 + (0x06d << 2))
#define   P_AED_POW_CURRENT_S0                                 (volatile uint32_t *)0xff6021b4
#define     AED_POW_CURRENT_S1                                 (0xff602000 + (0x06e << 2))
#define   P_AED_POW_CURRENT_S1                                 (volatile uint32_t *)0xff6021b8
#define     AED_POW_CURRENT_S2                                 (0xff602000 + (0x06f << 2))
#define   P_AED_POW_CURRENT_S2                                 (volatile uint32_t *)0xff6021bc
#define     AED_POW_OUT0                                       (0xff602000 + (0x070 << 2))
#define   P_AED_POW_OUT0                                       (volatile uint32_t *)0xff6021c0
#define     AED_POW_OUT1                                       (0xff602000 + (0x071 << 2))
#define   P_AED_POW_OUT1                                       (volatile uint32_t *)0xff6021c4
#define     AED_POW_OUT2                                       (0xff602000 + (0x072 << 2))
#define   P_AED_POW_OUT2                                       (volatile uint32_t *)0xff6021c8
#define     AED_POW_ADJ_INDEX0                                 (0xff602000 + (0x073 << 2))
#define   P_AED_POW_ADJ_INDEX0                                 (volatile uint32_t *)0xff6021cc
#define     AED_POW_ADJ_INDEX1                                 (0xff602000 + (0x074 << 2))
#define   P_AED_POW_ADJ_INDEX1                                 (volatile uint32_t *)0xff6021d0
#define     AED_POW_ADJ_INDEX2                                 (0xff602000 + (0x075 << 2))
#define   P_AED_POW_ADJ_INDEX2                                 (volatile uint32_t *)0xff6021d4
#define     AED_DRC_GAIN_INDEX0                                (0xff602000 + (0x076 << 2))
#define   P_AED_DRC_GAIN_INDEX0                                (volatile uint32_t *)0xff6021d8
#define     AED_DRC_GAIN_INDEX1                                (0xff602000 + (0x077 << 2))
#define   P_AED_DRC_GAIN_INDEX1                                (volatile uint32_t *)0xff6021dc
#define     AED_DRC_GAIN_INDEX2                                (0xff602000 + (0x078 << 2))
#define   P_AED_DRC_GAIN_INDEX2                                (volatile uint32_t *)0xff6021e0
#define     AED_CH1_VOLUME_STATE                               (0xff602000 + (0x079 << 2))
#define   P_AED_CH1_VOLUME_STATE                               (volatile uint32_t *)0xff6021e4
#define     AED_CH2_VOLUME_STATE                               (0xff602000 + (0x07a << 2))
#define   P_AED_CH2_VOLUME_STATE                               (volatile uint32_t *)0xff6021e8
#define     AED_CH1_VOLUME_GAIN                                (0xff602000 + (0x07b << 2))
#define   P_AED_CH1_VOLUME_GAIN                                (volatile uint32_t *)0xff6021ec
#define     AED_CH2_VOLUME_GAIN                                (0xff602000 + (0x07c << 2))
#define   P_AED_CH2_VOLUME_GAIN                                (volatile uint32_t *)0xff6021f0
#define     AED_FULL_POW_CURRENT                               (0xff602000 + (0x07d << 2))
#define   P_AED_FULL_POW_CURRENT                               (volatile uint32_t *)0xff6021f4
#define     AED_FULL_POW_OUT                                   (0xff602000 + (0x07e << 2))
#define   P_AED_FULL_POW_OUT                                   (volatile uint32_t *)0xff6021f8
#define     AED_FULL_POW_ADJ                                   (0xff602000 + (0x07f << 2))
#define   P_AED_FULL_POW_ADJ                                   (volatile uint32_t *)0xff6021fc
#define     AED_FULL_DRC_GAIN                                  (0xff602000 + (0x080 << 2))
#define   P_AED_FULL_DRC_GAIN                                  (volatile uint32_t *)0xff602200
#define     AED_MASTER_VOLUME_STATE                            (0xff602000 + (0x081 << 2))
#define   P_AED_MASTER_VOLUME_STATE                            (volatile uint32_t *)0xff602204
#define     AED_MASTER_VOLUME_GAIN                             (0xff602000 + (0x082 << 2))
#define   P_AED_MASTER_VOLUME_GAIN                             (volatile uint32_t *)0xff602208
#define     AED_TOP_CTL0                                       (0xff602000 + (0x083 << 2))
#define   P_AED_TOP_CTL0                                       (volatile uint32_t *)0xff60220c
#define     AED_TOP_CTL1                                       (0xff602000 + (0x084 << 2))
#define   P_AED_TOP_CTL1                                       (volatile uint32_t *)0xff602210
#define     AED_TOP_CTL2                                       (0xff602000 + (0x085 << 2))
#define   P_AED_TOP_CTL2                                       (volatile uint32_t *)0xff602214
#define     AED_TOP_ST                                         (0xff602000 + (0x086 << 2))
#define   P_AED_TOP_ST                                         (volatile uint32_t *)0xff602218
//`define   AED_EQDRC_DYNAMIC_CNTL           10'h90
//`define   AED_COEF_RAM_CNTL_B              10'h91
//`define   AED_COEF_RAM_DATA_B              10'h92
//`define   AED_DRC_RMS_COEF0_B              10'h93
//`define   AED_DRC_RMS_COEF1_B              10'h94
//`define   AED_DRC_THD0_B                   10'h95
//`define   AED_DRC_THD1_B                   10'h96
//`define   AED_DRC_THD2_B                   10'h97
//`define   AED_DRC_THD3_B                   10'h98
//`define   AED_DRC_THD4_B                   10'h99
//`define   AED_DRC_K0_B                     10'h9a
//`define   AED_DRC_K1_B                     10'h9b
//`define   AED_DRC_K2_B                     10'h9c
//`define   AED_DRC_K3_B                     10'h9d
//`define   AED_DRC_K4_B                     10'h9e
//`define   AED_DRC_K5_B                     10'h9f
//`define   AED_DRC_THD_OUT0_B               10'ha0
//`define   AED_DRC_THD_OUT1_B               10'ha1
//`define   AED_DRC_THD_OUT2_B               10'ha2
//`define   AED_DRC_THD_OUT3_B               10'ha3
//`define   AED_DRC_OFFSET_B                 10'ha4
//`define   AED_DRC_RELEASE_COEF00_B         10'ha5
//`define   AED_DRC_RELEASE_COEF01_B         10'ha6
//`define   AED_DRC_RELEASE_COEF10_B         10'ha7
//`define   AED_DRC_RELEASE_COEF11_B         10'ha8
//`define   AED_DRC_RELEASE_COEF20_B         10'ha9
//`define   AED_DRC_RELEASE_COEF21_B         10'haa
//`define   AED_DRC_RELEASE_COEF30_B         10'hab
//`define   AED_DRC_RELEASE_COEF31_B         10'hac
//`define   AED_DRC_RELEASE_COEF40_B         10'had
//`define   AED_DRC_RELEASE_COEF41_B         10'hae
//`define   AED_DRC_RELEASE_COEF50_B         10'haf
//`define   AED_DRC_RELEASE_COEF51_B         10'hb0
//`define   AED_DRC_ATTACK_COEF00_B          10'hb1
//`define   AED_DRC_ATTACK_COEF01_B          10'hb2
//`define   AED_DRC_ATTACK_COEF10_B          10'hb3
//`define   AED_DRC_ATTACK_COEF11_B          10'hb4
//`define   AED_DRC_ATTACK_COEF20_B          10'hb5
//`define   AED_DRC_ATTACK_COEF21_B          10'hb6
//`define   AED_DRC_ATTACK_COEF30_B          10'hb7
//`define   AED_DRC_ATTACK_COEF31_B          10'hb8
//`define   AED_DRC_ATTACK_COEF40_B          10'hb9
//`define   AED_DRC_ATTACK_COEF41_B          10'hba
//`define   AED_DRC_ATTACK_COEF50_B          10'hbb
//`define   AED_DRC_ATTACK_COEF51_B          10'hbc
//`define   AED_MDRC_RMS_COEF00_B            10'hbd
//`define   AED_MDRC_RMS_COEF01_B            10'hbe
//`define   AED_MDRC_RMS_COEF10_B            10'hbf
//`define   AED_MDRC_RMS_COEF11_B            10'hc0
//`define   AED_MDRC_RMS_COEF20_B            10'hc1
//`define   AED_MDRC_RMS_COEF21_B            10'hc2
//`define   AED_MDRC_RELEASE_COEF00_B        10'hc3
//`define   AED_MDRC_RELEASE_COEF01_B        10'hc4
//`define   AED_MDRC_RELEASE_COEF10_B        10'hc5
//`define   AED_MDRC_RELEASE_COEF11_B        10'hc6
//`define   AED_MDRC_RELEASE_COEF20_B        10'hc7
//`define   AED_MDRC_RELEASE_COEF21_B        10'hc8
//`define   AED_MDRC_ATTACK_COEF00_B         10'hc9
//`define   AED_MDRC_ATTACK_COEF01_B         10'hca
//`define   AED_MDRC_ATTACK_COEF10_B         10'hcb
//`define   AED_MDRC_ATTACK_COEF11_B         10'hcc
//`define   AED_MDRC_ATTACK_COEF20_B         10'hcd
//`define   AED_MDRC_ATTACK_COEF21_B         10'hce
//`define   AED_MDRC_THD0_B                  10'hcf
//`define   AED_MDRC_THD1_B                  10'hd0
//`define   AED_MDRC_THD2_B                  10'hd1
//`define   AED_MDRC_K0_B                    10'hd2
//`define   AED_MDRC_K1_B                    10'hd3
//`define   AED_MDRC_K2_B                    10'hd4
//`define   AED_MDRC_OFFSET0_B               10'hd5
//`define   AED_MDRC_OFFSET1_B               10'hd6
//`define   AED_MDRC_OFFSET2_B               10'hd7
//`define   AED_MDRC_LOW_GAIN_B              10'hd8
//`define   AED_MDRC_MID_GAIN_B              10'hd9
//`define   AED_MDRC_HIGH_GAIN_B             10'hda
//`define   AED_DRC_CNTL_B                   10'hdb
//`define   AED_DRC_LOOPBACK_CNTL_B          10'hdc
//`define   AED_MDRC_CNTL_B                  10'hdd
//`define   AED_STATUS_REG                   10'hde
//========================================================================
//  AUDIO locker - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF601400
// APB4_DECODER_SECURE_BASE         32'hFF601400
#define     AUD_LOCK_EN                                        (0xff601400 + (0x000 << 2))
#define   P_AUD_LOCK_EN                                        (volatile uint32_t *)0xff601400
#define     AUD_LOCK_SW_RESET                                  (0xff601400 + (0x001 << 2))
#define   P_AUD_LOCK_SW_RESET                                  (volatile uint32_t *)0xff601404
#define     AUD_LOCK_SW_LATCH                                  (0xff601400 + (0x002 << 2))
#define   P_AUD_LOCK_SW_LATCH                                  (volatile uint32_t *)0xff601408
#define     AUD_LOCK_HW_LATCH                                  (0xff601400 + (0x003 << 2))
#define   P_AUD_LOCK_HW_LATCH                                  (volatile uint32_t *)0xff60140c
#define     AUD_LOCK_REFCLK_SRC                                (0xff601400 + (0x004 << 2))
#define   P_AUD_LOCK_REFCLK_SRC                                (volatile uint32_t *)0xff601410
#define     AUD_LOCK_REFCLK_LAT_INT                            (0xff601400 + (0x005 << 2))
#define   P_AUD_LOCK_REFCLK_LAT_INT                            (volatile uint32_t *)0xff601414
#define     AUD_LOCK_IMCLK_LAT_INT                             (0xff601400 + (0x006 << 2))
#define   P_AUD_LOCK_IMCLK_LAT_INT                             (volatile uint32_t *)0xff601418
#define     AUD_LOCK_OMCLK_LAT_INT                             (0xff601400 + (0x007 << 2))
#define   P_AUD_LOCK_OMCLK_LAT_INT                             (volatile uint32_t *)0xff60141c
#define     AUD_LOCK_REFCLK_DS_INT                             (0xff601400 + (0x008 << 2))
#define   P_AUD_LOCK_REFCLK_DS_INT                             (volatile uint32_t *)0xff601420
#define     AUD_LOCK_IMCLK_DS_INT                              (0xff601400 + (0x009 << 2))
#define   P_AUD_LOCK_IMCLK_DS_INT                              (volatile uint32_t *)0xff601424
#define     AUD_LOCK_OMCLK_DS_INT                              (0xff601400 + (0x00a << 2))
#define   P_AUD_LOCK_OMCLK_DS_INT                              (volatile uint32_t *)0xff601428
#define     AUD_LOCK_INT_CLR                                   (0xff601400 + (0x00b << 2))
#define   P_AUD_LOCK_INT_CLR                                   (volatile uint32_t *)0xff60142c
#define     AUD_LOCK_GCLK_CTRL                                 (0xff601400 + (0x00c << 2))
#define   P_AUD_LOCK_GCLK_CTRL                                 (volatile uint32_t *)0xff601430
#define     AUD_LOCK_INT_CTRL                                  (0xff601400 + (0x00d << 2))
#define   P_AUD_LOCK_INT_CTRL                                  (volatile uint32_t *)0xff601434
#define     RO_REF2IMCLK_CNT_L                                 (0xff601400 + (0x010 << 2))
#define   P_RO_REF2IMCLK_CNT_L                                 (volatile uint32_t *)0xff601440
#define     RO_REF2IMCLK_CNT_H                                 (0xff601400 + (0x011 << 2))
#define   P_RO_REF2IMCLK_CNT_H                                 (volatile uint32_t *)0xff601444
#define     RO_REF2OMCLK_CNT_L                                 (0xff601400 + (0x012 << 2))
#define   P_RO_REF2OMCLK_CNT_L                                 (volatile uint32_t *)0xff601448
#define     RO_REF2OMCLK_CNT_H                                 (0xff601400 + (0x013 << 2))
#define   P_RO_REF2OMCLK_CNT_H                                 (volatile uint32_t *)0xff60144c
#define     RO_IMCLK2REF_CNT_L                                 (0xff601400 + (0x014 << 2))
#define   P_RO_IMCLK2REF_CNT_L                                 (volatile uint32_t *)0xff601450
#define     RO_IMCLK2REF_CNT_H                                 (0xff601400 + (0x015 << 2))
#define   P_RO_IMCLK2REF_CNT_H                                 (volatile uint32_t *)0xff601454
#define     RO_OMCLK2REF_CNT_L                                 (0xff601400 + (0x016 << 2))
#define   P_RO_OMCLK2REF_CNT_L                                 (volatile uint32_t *)0xff601458
#define     RO_OMCLK2REF_CNT_H                                 (0xff601400 + (0x017 << 2))
#define   P_RO_OMCLK2REF_CNT_H                                 (volatile uint32_t *)0xff60145c
#define     RO_REFCLK_PKG_CNT                                  (0xff601400 + (0x018 << 2))
#define   P_RO_REFCLK_PKG_CNT                                  (volatile uint32_t *)0xff601460
#define     RO_IMCLK_PKG_CNT                                   (0xff601400 + (0x019 << 2))
#define   P_RO_IMCLK_PKG_CNT                                   (volatile uint32_t *)0xff601464
#define     RO_OMCLK_PKG_CNT                                   (0xff601400 + (0x01a << 2))
#define   P_RO_OMCLK_PKG_CNT                                   (volatile uint32_t *)0xff601468
#define     RO_AUD_LOCK_INT_STATUS                             (0xff601400 + (0x01b << 2))
#define   P_RO_AUD_LOCK_INT_STATUS                             (volatile uint32_t *)0xff60146c
//========================================================================
//  AUDIO lockerB - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF604400
// APB4_DECODER_SECURE_BASE         32'hFF604400
#define     AUD_LOCKB_EN                                       (0xff604400 + (0x000 << 2))
#define   P_AUD_LOCKB_EN                                       (volatile uint32_t *)0xff604400
#define     AUD_LOCKB_SW_RESET                                 (0xff604400 + (0x001 << 2))
#define   P_AUD_LOCKB_SW_RESET                                 (volatile uint32_t *)0xff604404
#define     AUD_LOCKB_SW_LATCH                                 (0xff604400 + (0x002 << 2))
#define   P_AUD_LOCKB_SW_LATCH                                 (volatile uint32_t *)0xff604408
#define     AUD_LOCKB_HW_LATCH                                 (0xff604400 + (0x003 << 2))
#define   P_AUD_LOCKB_HW_LATCH                                 (volatile uint32_t *)0xff60440c
#define     AUD_LOCKB_REFCLK_SRC                               (0xff604400 + (0x004 << 2))
#define   P_AUD_LOCKB_REFCLK_SRC                               (volatile uint32_t *)0xff604410
#define     AUD_LOCKB_REFCLK_LAT_INT                           (0xff604400 + (0x005 << 2))
#define   P_AUD_LOCKB_REFCLK_LAT_INT                           (volatile uint32_t *)0xff604414
#define     AUD_LOCKB_IMCLK_LAT_INT                            (0xff604400 + (0x006 << 2))
#define   P_AUD_LOCKB_IMCLK_LAT_INT                            (volatile uint32_t *)0xff604418
#define     AUD_LOCKB_OMCLK_LAT_INT                            (0xff604400 + (0x007 << 2))
#define   P_AUD_LOCKB_OMCLK_LAT_INT                            (volatile uint32_t *)0xff60441c
#define     AUD_LOCKB_REFCLK_DS_INT                            (0xff604400 + (0x008 << 2))
#define   P_AUD_LOCKB_REFCLK_DS_INT                            (volatile uint32_t *)0xff604420
#define     AUD_LOCKB_IMCLK_DS_INT                             (0xff604400 + (0x009 << 2))
#define   P_AUD_LOCKB_IMCLK_DS_INT                             (volatile uint32_t *)0xff604424
#define     AUD_LOCKB_OMCLK_DS_INT                             (0xff604400 + (0x00a << 2))
#define   P_AUD_LOCKB_OMCLK_DS_INT                             (volatile uint32_t *)0xff604428
#define     AUD_LOCKB_INT_CLR                                  (0xff604400 + (0x00b << 2))
#define   P_AUD_LOCKB_INT_CLR                                  (volatile uint32_t *)0xff60442c
#define     AUD_LOCKB_GCLK_CTRL                                (0xff604400 + (0x00c << 2))
#define   P_AUD_LOCKB_GCLK_CTRL                                (volatile uint32_t *)0xff604430
#define     AUD_LOCKB_INT_CTRL                                 (0xff604400 + (0x00d << 2))
#define   P_AUD_LOCKB_INT_CTRL                                 (volatile uint32_t *)0xff604434
#define     ROB_REF2IMCLK_CNT_L                                (0xff604400 + (0x010 << 2))
#define   P_ROB_REF2IMCLK_CNT_L                                (volatile uint32_t *)0xff604440
#define     ROB_REF2IMCLK_CNT_H                                (0xff604400 + (0x011 << 2))
#define   P_ROB_REF2IMCLK_CNT_H                                (volatile uint32_t *)0xff604444
#define     ROB_REF2OMCLK_CNT_L                                (0xff604400 + (0x012 << 2))
#define   P_ROB_REF2OMCLK_CNT_L                                (volatile uint32_t *)0xff604448
#define     ROB_REF2OMCLK_CNT_H                                (0xff604400 + (0x013 << 2))
#define   P_ROB_REF2OMCLK_CNT_H                                (volatile uint32_t *)0xff60444c
#define     ROB_IMCLK2REF_CNT_L                                (0xff604400 + (0x014 << 2))
#define   P_ROB_IMCLK2REF_CNT_L                                (volatile uint32_t *)0xff604450
#define     ROB_IMCLK2REF_CNT_H                                (0xff604400 + (0x015 << 2))
#define   P_ROB_IMCLK2REF_CNT_H                                (volatile uint32_t *)0xff604454
#define     ROB_OMCLK2REF_CNT_L                                (0xff604400 + (0x016 << 2))
#define   P_ROB_OMCLK2REF_CNT_L                                (volatile uint32_t *)0xff604458
#define     ROB_OMCLK2REF_CNT_H                                (0xff604400 + (0x017 << 2))
#define   P_ROB_OMCLK2REF_CNT_H                                (volatile uint32_t *)0xff60445c
#define     ROB_REFCLK_PKG_CNT                                 (0xff604400 + (0x018 << 2))
#define   P_ROB_REFCLK_PKG_CNT                                 (volatile uint32_t *)0xff604460
#define     ROB_IMCLK_PKG_CNT                                  (0xff604400 + (0x019 << 2))
#define   P_ROB_IMCLK_PKG_CNT                                  (volatile uint32_t *)0xff604464
#define     ROB_OMCLK_PKG_CNT                                  (0xff604400 + (0x01a << 2))
#define   P_ROB_OMCLK_PKG_CNT                                  (volatile uint32_t *)0xff604468
#define     ROB_AUD_LOCK_INT_STATUS                            (0xff604400 + (0x01b << 2))
#define   P_ROB_AUD_LOCK_INT_STATUS                            (volatile uint32_t *)0xff60446c
//========================================================================
//  AUDIO VAD - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF601800
// APB4_DECODER_SECURE_BASE         32'hFF601800
//
// Reading file:  VAD_REG.h
//
#define     VAD_TOP_CTRL0                                      (0xff601800 + (0x000 << 2))
#define   P_VAD_TOP_CTRL0                                      (volatile uint32_t *)0xff601800
#define     VAD_TOP_CTRL1                                      (0xff601800 + (0x001 << 2))
#define   P_VAD_TOP_CTRL1                                      (volatile uint32_t *)0xff601804
#define     VAD_TOP_CTRL2                                      (0xff601800 + (0x002 << 2))
#define   P_VAD_TOP_CTRL2                                      (volatile uint32_t *)0xff601808
#define     VAD_FIR_CTRL                                       (0xff601800 + (0x003 << 2))
#define   P_VAD_FIR_CTRL                                       (volatile uint32_t *)0xff60180c
#define     VAD_FIR_EMP                                        (0xff601800 + (0x004 << 2))
#define   P_VAD_FIR_EMP                                        (volatile uint32_t *)0xff601810
#define     VAD_FIR_COEF0                                      (0xff601800 + (0x005 << 2))
#define   P_VAD_FIR_COEF0                                      (volatile uint32_t *)0xff601814
#define     VAD_FIR_COEF1                                      (0xff601800 + (0x006 << 2))
#define   P_VAD_FIR_COEF1                                      (volatile uint32_t *)0xff601818
#define     VAD_FIR_COEF2                                      (0xff601800 + (0x007 << 2))
#define   P_VAD_FIR_COEF2                                      (volatile uint32_t *)0xff60181c
#define     VAD_FIR_COEF3                                      (0xff601800 + (0x008 << 2))
#define   P_VAD_FIR_COEF3                                      (volatile uint32_t *)0xff601820
#define     VAD_FIR_COEF4                                      (0xff601800 + (0x009 << 2))
#define   P_VAD_FIR_COEF4                                      (volatile uint32_t *)0xff601824
#define     VAD_FIR_COEF5                                      (0xff601800 + (0x00a << 2))
#define   P_VAD_FIR_COEF5                                      (volatile uint32_t *)0xff601828
#define     VAD_FIR_COEF6                                      (0xff601800 + (0x00b << 2))
#define   P_VAD_FIR_COEF6                                      (volatile uint32_t *)0xff60182c
#define     VAD_FIR_COEF7                                      (0xff601800 + (0x00c << 2))
#define   P_VAD_FIR_COEF7                                      (volatile uint32_t *)0xff601830
#define     VAD_FIR_COEF8                                      (0xff601800 + (0x00d << 2))
#define   P_VAD_FIR_COEF8                                      (volatile uint32_t *)0xff601834
#define     VAD_FIR_COEF9                                      (0xff601800 + (0x00e << 2))
#define   P_VAD_FIR_COEF9                                      (volatile uint32_t *)0xff601838
#define     VAD_FIR_COEF10                                     (0xff601800 + (0x00f << 2))
#define   P_VAD_FIR_COEF10                                     (volatile uint32_t *)0xff60183c
#define     VAD_FIR_COEF11                                     (0xff601800 + (0x010 << 2))
#define   P_VAD_FIR_COEF11                                     (volatile uint32_t *)0xff601840
#define     VAD_FIR_COEF12                                     (0xff601800 + (0x011 << 2))
#define   P_VAD_FIR_COEF12                                     (volatile uint32_t *)0xff601844
#define     VAD_FRAME_CTRL0                                    (0xff601800 + (0x012 << 2))
#define   P_VAD_FRAME_CTRL0                                    (volatile uint32_t *)0xff601848
#define     VAD_FRAME_CTRL1                                    (0xff601800 + (0x013 << 2))
#define   P_VAD_FRAME_CTRL1                                    (volatile uint32_t *)0xff60184c
#define     VAD_FRAME_CTRL2                                    (0xff601800 + (0x014 << 2))
#define   P_VAD_FRAME_CTRL2                                    (volatile uint32_t *)0xff601850
#define     VAD_CEP_CTRL0                                      (0xff601800 + (0x015 << 2))
#define   P_VAD_CEP_CTRL0                                      (volatile uint32_t *)0xff601854
#define     VAD_CEP_CTRL1                                      (0xff601800 + (0x016 << 2))
#define   P_VAD_CEP_CTRL1                                      (volatile uint32_t *)0xff601858
#define     VAD_CEP_CTRL2                                      (0xff601800 + (0x017 << 2))
#define   P_VAD_CEP_CTRL2                                      (volatile uint32_t *)0xff60185c
#define     VAD_CEP_CTRL3                                      (0xff601800 + (0x018 << 2))
#define   P_VAD_CEP_CTRL3                                      (volatile uint32_t *)0xff601860
#define     VAD_CEP_CTRL4                                      (0xff601800 + (0x019 << 2))
#define   P_VAD_CEP_CTRL4                                      (volatile uint32_t *)0xff601864
#define     VAD_CEP_CTRL5                                      (0xff601800 + (0x01a << 2))
#define   P_VAD_CEP_CTRL5                                      (volatile uint32_t *)0xff601868
#define     VAD_DEC_CTRL                                       (0xff601800 + (0x01b << 2))
#define   P_VAD_DEC_CTRL                                       (volatile uint32_t *)0xff60186c
#define     VAD_TOP_STS0                                       (0xff601800 + (0x01c << 2))
#define   P_VAD_TOP_STS0                                       (volatile uint32_t *)0xff601870
#define     VAD_TOP_STS1                                       (0xff601800 + (0x01d << 2))
#define   P_VAD_TOP_STS1                                       (volatile uint32_t *)0xff601874
#define     VAD_TOP_STS2                                       (0xff601800 + (0x01e << 2))
#define   P_VAD_TOP_STS2                                       (volatile uint32_t *)0xff601878
#define     VAD_FIR_STS0                                       (0xff601800 + (0x01f << 2))
#define   P_VAD_FIR_STS0                                       (volatile uint32_t *)0xff60187c
#define     VAD_FIR_STS1                                       (0xff601800 + (0x020 << 2))
#define   P_VAD_FIR_STS1                                       (volatile uint32_t *)0xff601880
#define     VAD_POW_STS0                                       (0xff601800 + (0x021 << 2))
#define   P_VAD_POW_STS0                                       (volatile uint32_t *)0xff601884
#define     VAD_POW_STS1                                       (0xff601800 + (0x022 << 2))
#define   P_VAD_POW_STS1                                       (volatile uint32_t *)0xff601888
#define     VAD_POW_STS2                                       (0xff601800 + (0x023 << 2))
#define   P_VAD_POW_STS2                                       (volatile uint32_t *)0xff60188c
#define     VAD_FFT_STS0                                       (0xff601800 + (0x024 << 2))
#define   P_VAD_FFT_STS0                                       (volatile uint32_t *)0xff601890
#define     VAD_FFT_STS1                                       (0xff601800 + (0x025 << 2))
#define   P_VAD_FFT_STS1                                       (volatile uint32_t *)0xff601894
#define     VAD_SPE_STS0                                       (0xff601800 + (0x026 << 2))
#define   P_VAD_SPE_STS0                                       (volatile uint32_t *)0xff601898
#define     VAD_SPE_STS1                                       (0xff601800 + (0x027 << 2))
#define   P_VAD_SPE_STS1                                       (volatile uint32_t *)0xff60189c
#define     VAD_SPE_STS2                                       (0xff601800 + (0x028 << 2))
#define   P_VAD_SPE_STS2                                       (volatile uint32_t *)0xff6018a0
#define     VAD_SPE_STS3                                       (0xff601800 + (0x029 << 2))
#define   P_VAD_SPE_STS3                                       (volatile uint32_t *)0xff6018a4
#define     VAD_DEC_STS0                                       (0xff601800 + (0x02a << 2))
#define   P_VAD_DEC_STS0                                       (volatile uint32_t *)0xff6018a8
#define     VAD_DEC_STS1                                       (0xff601800 + (0x02b << 2))
#define   P_VAD_DEC_STS1                                       (volatile uint32_t *)0xff6018ac
#define     VAD_LUT_CTRL                                       (0xff601800 + (0x02c << 2))
#define   P_VAD_LUT_CTRL                                       (volatile uint32_t *)0xff6018b0
#define     VAD_LUT_WR                                         (0xff601800 + (0x02d << 2))
#define   P_VAD_LUT_WR                                         (volatile uint32_t *)0xff6018b4
#define     VAD_LUT_RD                                         (0xff601800 + (0x02e << 2))
#define   P_VAD_LUT_RD                                         (volatile uint32_t *)0xff6018b8
#define     VAD_IN_SEL0                                        (0xff601800 + (0x02f << 2))
#define   P_VAD_IN_SEL0                                        (volatile uint32_t *)0xff6018bc
#define     VAD_IN_SEL1                                        (0xff601800 + (0x030 << 2))
#define   P_VAD_IN_SEL1                                        (volatile uint32_t *)0xff6018c0
#define     VAD_TO_DDR                                         (0xff601800 + (0x031 << 2))
#define   P_VAD_TO_DDR                                         (volatile uint32_t *)0xff6018c4
#define     VAD_SYNC_CTRL0                                     (0xff601800 + (0x032 << 2))
#define   P_VAD_SYNC_CTRL0                                     (volatile uint32_t *)0xff6018c8
#define     VAD_SYNC_CHNUM_ID0                                 (0xff601800 + (0x033 << 2))
#define   P_VAD_SYNC_CHNUM_ID0                                 (volatile uint32_t *)0xff6018cc
#define     VAD_SYNC_CHNUM_ID1                                 (0xff601800 + (0x034 << 2))
#define   P_VAD_SYNC_CHNUM_ID1                                 (volatile uint32_t *)0xff6018d0
#define     VAD_SYNC_CHNUM_ID2                                 (0xff601800 + (0x035 << 2))
#define   P_VAD_SYNC_CHNUM_ID2                                 (volatile uint32_t *)0xff6018d4
#define     VAD_SYNC_CHNUM_ID3                                 (0xff601800 + (0x036 << 2))
#define   P_VAD_SYNC_CHNUM_ID3                                 (volatile uint32_t *)0xff6018d8
#define     VAD_SYNC_CHNUM_ID4                                 (0xff601800 + (0x037 << 2))
#define   P_VAD_SYNC_CHNUM_ID4                                 (volatile uint32_t *)0xff6018dc
#define     VAD_SYNC_CHNUM_ID5                                 (0xff601800 + (0x038 << 2))
#define   P_VAD_SYNC_CHNUM_ID5                                 (volatile uint32_t *)0xff6018e0
#define     VAD_SYNC_CHNUM_ID6                                 (0xff601800 + (0x039 << 2))
#define   P_VAD_SYNC_CHNUM_ID6                                 (volatile uint32_t *)0xff6018e4
#define     VAD_SYNC_CHNUM_ID7                                 (0xff601800 + (0x03a << 2))
#define   P_VAD_SYNC_CHNUM_ID7                                 (volatile uint32_t *)0xff6018e8
//
// Closing file:  VAD_REG.h
//
//========================================================================
//  AUDIO RESAMPLEA - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF601C00
// APB4_DECODER_SECURE_BASE         32'hFF601C00
//
// Reading file:  RESAMPLE.h
//
#define     AUDIO_RSAMP_CTRL0                                  (0xff601c00 + (0x000 << 2))
#define   P_AUDIO_RSAMP_CTRL0                                  (volatile uint32_t *)0xff601c00
//Bit   31:3      reserved
//Bit   2         reg_lock_rst      //unsigned  , default =0;
//Bit   1         reg_rsamp_rst     //unsigned  , default =0;
//Bit   0         reg_sw_rst        //unsigned  , default =0;
#define     AUDIO_RSAMP_CTRL1                                  (0xff601c00 + (0x001 << 2))
#define   P_AUDIO_RSAMP_CTRL1                                  (volatile uint32_t *)0xff601c04
//Bit   31:27      reg_in_lsb        //unsigned  , default =0;
//Bit   26         reg_watchdog_en   //unsigned  , default =0;
//Bit   25         reg_rsamp_rst_sel //unsigned  , default =0;
//Bit   24         reg_module_bypas  //unsigned  , default =0;
//Bit   23:18      reg_gclk_ctrl     //unsigned  , default =0;
//Bit   17:13      reg_in_msb        //unsigned  , default =23;
//Bit   12         reg_output_en     //unsigned  , default =0;
//Bit   11         reg_rsamp_en      //unsigned  , default =0;
//Bit   10         reg_filt_en       //unsigned  , default =0;
//Bit   9          reg_post_en       //unsigned  , default =0;
//Bit   8          reg_inp_mux_mode  //unsigned  , default =0;
//Bit   7:5        reserved          //unsigned  , default =2;
//Bit   4:0        reg_inp_mux       //unsigned  , default =0;
#define     AUDIO_RSAMP_CTRL2                                  (0xff601c00 + (0x002 << 2))
#define   P_AUDIO_RSAMP_CTRL2                                  (volatile uint32_t *)0xff601c08
//Bit 31:30    reserved              //unsigned  , default =0;
//Bit 29:24    reg_chx_size          //unsigned  , default =2;
//Bit 23:18    reserved              //unsigned  , default =0;
//Bit 17:16    reg_scl_step          //unsigned  , default =0; 0: 1/1  1: 1/2  2: 1/4
//Bit 15:8     reg_filt_tap          //unsigned  , default =63;
//Bit 7:0      reg_intp_tap          //unsigned  , default =63;
#define     AUDIO_RSAMP_PHSINIT                                (0xff601c00 + (0x003 << 2))
#define   P_AUDIO_RSAMP_PHSINIT                                (volatile uint32_t *)0xff601c0c
//Bit   31:28      reserved          //unsigned  , default = 0;
//Bit   27:0       reg_init_phs      //unsigned  , default = 0;
#define     AUDIO_RSAMP_PHSSTEP                                (0xff601c00 + (0x004 << 2))
#define   P_AUDIO_RSAMP_PHSSTEP                                (volatile uint32_t *)0xff601c10
//Bit   31         reserved          //unsigned  , default = 0;
//Bit   30:0       reg_rsamp_step    //unsigned  , default = 134217728;//'h800_0000
#define     AUDIO_RSAMP_SHIFT                                  (0xff601c00 + (0x005 << 2))
#define   P_AUDIO_RSAMP_SHIFT                                  (volatile uint32_t *)0xff601c14
//Bit   31:24       reg_rsft_iir    //unsigned  , default = 23;
//Bit   23:16       reg_rsft_blnd   //unsigned  , default = 21;
//Bit   15:8        reg_rsft_sinc   //unsigned  , default = 31;
//Bit   7:0         reg_rsft_aa     //unsigned  , default = 31;
#define     AUDIO_RSAMP_ADJ_CTRL0                              (0xff601c00 + (0x006 << 2))
#define   P_AUDIO_RSAMP_ADJ_CTRL0                              (volatile uint32_t *)0xff601c18
//Bit   31:7        reserved                //unsigned
//Bit   6           reg_lock_vld_sel        //unsigned , default = 0;
//Bit   5           reg_loop_dif_clr_en     //unsigned , default = 0;
//Bit   4           reg_aout_force_en       //unsigned , default = 0;
//Bit   3           reserved                //unsigned
//Bit   2           reg_rsamp_adj_out_inv   //unsigned , default = 0;
//Bit   1           reg_rsamp_adj_force_en  //unsigned , default = 0;
//Bit   0           reg_rsamp_adj_en        //unsigned , default = 0;
#define     AUDIO_RSAMP_ADJ_CTRL1                              (0xff601c00 + (0x007 << 2))
#define   P_AUDIO_RSAMP_ADJ_CTRL1                              (volatile uint32_t *)0xff601c1c
//Bit   31:16       reg_rsamp_adj_odet_step     //unsigned , default = 8;
//Bit   15:0        reg_rsamp_adj_kmax          //unsigned , default = 32768;
#define     AUDIO_RSAMP_ADJ_SFT                                (0xff601c00 + (0x008 << 2))
#define   P_AUDIO_RSAMP_ADJ_SFT                                (volatile uint32_t *)0xff601c20
//Bit   31:30       reserved                //unsigned , default = 0;
//Bit   29          reg_rsamp_adj_dif_sel   //unsigned , default = 0;
//Bit   28:24       reg_rsamp_adj_ki        //unsigned , default = 9;
//Bit   23:21       reserved                //unsigned , default = 0;
//Bit   20:16       reg_rsamp_adj_kp        //unsigned , default = 1;
//Bit   15:13       reserved                //unsigned , default = 0;
//Bit   12:8        reg_rsamp_adj_ki_sft    //unsigned , default = 6;
//Bit   7:6         reserved                //unsigned , default = 0;
//Bit   5:0         reg_rsamp_adj_out_sft   //unsigned , default = 12;
#define     AUDIO_RSAMP_ADJ_IDET_LEN                           (0xff601c00 + (0x009 << 2))
#define   P_AUDIO_RSAMP_ADJ_IDET_LEN                           (volatile uint32_t *)0xff601c24
//Bit   31:0       reg_rsamp_adj_idet_len       //unsigned , default = 10000;
#define     AUDIO_RSAMP_ADJ_FORCE                              (0xff601c00 + (0x00a << 2))
#define   P_AUDIO_RSAMP_ADJ_FORCE                              (volatile uint32_t *)0xff601c28
//Bit   31:0       reg_rsamp_adj_force_err      //signed , default = 8;
#define     AUDIO_RSAMP_ADJ_KI_FORCE                           (0xff601c00 + (0x00b << 2))
#define   P_AUDIO_RSAMP_ADJ_KI_FORCE                           (volatile uint32_t *)0xff601c2c
//Bit   31:0       reg_rsamp_adj_ki_force //signed , default = 0;
#define     AUDIO_RSAMP_WATCHDOG_THRD                          (0xff601c00 + (0x00c << 2))
#define   P_AUDIO_RSAMP_WATCHDOG_THRD                          (volatile uint32_t *)0xff601c30
//Bit   31:0       reg_watchdog_thrd      //signed , default = 32'h1000;
#define     AUDIO_RSAMP_DBG_INFO                               (0xff601c00 + (0x00d << 2))
#define   P_AUDIO_RSAMP_DBG_INFO                               (volatile uint32_t *)0xff601c34
//Bit   31:16      reg_aout_force_hi        //unsigned , default = 0;
//Bit   15:7       reserved                 //unsigned , default = 0;
//Bit   6          reg_rsamp_dbgcnt_clr     //unsigned , default = 0;
//Bit   5          reg_rsamp_dbgcnt_vldsel  //unsigned , default = 0;
//Bit   4          reg_rsamp_dbgcnt_en      //unsigned , default = 0;
//Bit   3          reserved                 //unsigned , default = 0;
//Bit   2:0        reg_watchdog_rstsel      //unsigned , default = 4;
#define     AUDIO_RSAMP_AOUT_FORCE                             (0xff601c00 + (0x00e << 2))
#define   P_AUDIO_RSAMP_AOUT_FORCE                             (volatile uint32_t *)0xff601c38
//Bit   31:0       reg_aout_force_lo        //unsigned , default = 0;
#define     AUDIO_RSAMP_IRQ_CTRL                               (0xff601c00 + (0x00f << 2))
#define   P_AUDIO_RSAMP_IRQ_CTRL                               (volatile uint32_t *)0xff601c3c
//Bit   31:16      reg_irq_thrd             //unsigned , default = 0;
//Bit   15:12      reserved                 //unsigned , default = 0;
//Bit   11:8       reg_irq_sel              //unsigned , default = 0;
//Bit   7:4        reg_irq_clr              //unsigned , default = 0;
//Bit   3:0        reg_irq_en               //unsigned , default = 0;
#define     AUDIO_RSAMP_RO_STATUS                              (0xff601c00 + (0x010 << 2))
#define   P_AUDIO_RSAMP_RO_STATUS                              (volatile uint32_t *)0xff601c40
//Bit   31:0       ro_rsamp_stat  //{din_chx_chk_err,is_idle_st,rsamp_fifo_over_cnt[7:0]}
#define     AUDIO_RSAMP_RO_ADJ_FREQ                            (0xff601c00 + (0x011 << 2))
#define   P_AUDIO_RSAMP_RO_ADJ_FREQ                            (volatile uint32_t *)0xff601c44
//Bit   31:0       ro_rsamp_adj_freq
#define     AUDIO_RSAMP_RO_ADJ_DIFF_BAK                        (0xff601c00 + (0x012 << 2))
#define   P_AUDIO_RSAMP_RO_ADJ_DIFF_BAK                        (volatile uint32_t *)0xff601c48
//Bit   31:0       ro_det_diff_bak
#define     AUDIO_RSAMP_RO_ADJ_DIFF_DLT                        (0xff601c00 + (0x013 << 2))
#define   P_AUDIO_RSAMP_RO_ADJ_DIFF_DLT                        (volatile uint32_t *)0xff601c4c
//Bit   31:0       ro_det_diff_dlt
#define     AUDIO_RSAMP_RO_ADJ_PHS_ERR                         (0xff601c00 + (0x014 << 2))
#define   P_AUDIO_RSAMP_RO_ADJ_PHS_ERR                         (volatile uint32_t *)0xff601c50
//Bit   31:0       ro_det_phase_err
#define     AUDIO_RSAMP_RO_ADJ_KI_OUT                          (0xff601c00 + (0x015 << 2))
#define   P_AUDIO_RSAMP_RO_ADJ_KI_OUT                          (volatile uint32_t *)0xff601c54
//Bit   31:0       ro_rsamp_ki_out
#define     AUDIO_RSAMP_RO_IN_CNT                              (0xff601c00 + (0x016 << 2))
#define   P_AUDIO_RSAMP_RO_IN_CNT                              (volatile uint32_t *)0xff601c58
//Bit   31:0       ro_rsamp_in_cnt
#define     AUDIO_RSAMP_RO_OUT_CNT                             (0xff601c00 + (0x017 << 2))
#define   P_AUDIO_RSAMP_RO_OUT_CNT                             (volatile uint32_t *)0xff601c5c
//Bit   31:0       ro_rsamp_out_cnt
#define     AUDIO_RSAMP_RO_ADJ_PHS_ERR_VAR                     (0xff601c00 + (0x018 << 2))
#define   P_AUDIO_RSAMP_RO_ADJ_PHS_ERR_VAR                     (volatile uint32_t *)0xff601c60
//Bit   31:0       ro_det_phase_err_var
#define     AUDIO_RSAMP_POST_COEF0                             (0xff601c00 + (0x020 << 2))
#define   P_AUDIO_RSAMP_POST_COEF0                             (volatile uint32_t *)0xff601c80
//Bit   31:0       reg_post_coef0 //signed  , default = 0;
#define     AUDIO_RSAMP_POST_COEF1                             (0xff601c00 + (0x021 << 2))
#define   P_AUDIO_RSAMP_POST_COEF1                             (volatile uint32_t *)0xff601c84
//Bit   31:0       reg_post_coef1 //signed  , default = 0;
#define     AUDIO_RSAMP_POST_COEF2                             (0xff601c00 + (0x022 << 2))
#define   P_AUDIO_RSAMP_POST_COEF2                             (volatile uint32_t *)0xff601c88
//Bit   31:0       reg_post_coef2 //signed  , default = 0;
#define     AUDIO_RSAMP_POST_COEF3                             (0xff601c00 + (0x023 << 2))
#define   P_AUDIO_RSAMP_POST_COEF3                             (volatile uint32_t *)0xff601c8c
//Bit   31:0       reg_post_coef3 //signed  , default = 0;
#define     AUDIO_RSAMP_POST_COEF4                             (0xff601c00 + (0x024 << 2))
#define   P_AUDIO_RSAMP_POST_COEF4                             (volatile uint32_t *)0xff601c90
//Bit   31:0       reg_post_coef4 //signed  , default = 0;
#define     AUDIO_RSAMP_AA_COEF_ADDR                           (0xff601c00 + (0x030 << 2))
#define   P_AUDIO_RSAMP_AA_COEF_ADDR                           (volatile uint32_t *)0xff601cc0
//Bit   31:0       reg_aa_coef_addr     //unsigned, default = 0;
#define     AUDIO_RSAMP_AA_COEF_DATA                           (0xff601c00 + (0x031 << 2))
#define   P_AUDIO_RSAMP_AA_COEF_DATA                           (volatile uint32_t *)0xff601cc4
//Bit   31:0       reg_aa_coef_data     //signed  , default = 0;
#define     AUDIO_RSAMP_SINC_COEF_ADDR                         (0xff601c00 + (0x040 << 2))
#define   P_AUDIO_RSAMP_SINC_COEF_ADDR                         (volatile uint32_t *)0xff601d00
//Bit   31:0       reg_sinc_coef_addr   //unsigned, default = 0;
#define     AUDIO_RSAMP_SINC_COEF_DATA                         (0xff601c00 + (0x041 << 2))
#define   P_AUDIO_RSAMP_SINC_COEF_DATA                         (volatile uint32_t *)0xff601d04
//Bit   31:0       reg_sinc_coef_data   //signed  , default = 0;
//
// Closing file:  RESAMPLE.h
//
//========================================================================
//  AUDIO EARCTX_CMDC - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF603000
// APB4_DECODER_SECURE_BASE         32'hFF603000
//
// Reading file:  earc_tx_cmdc.h
//
#define     EARC_TX_CMDC_TOP_CTRL0                             (0xff603000 + (0x030 << 2))
#define   P_EARC_TX_CMDC_TOP_CTRL0                             (volatile uint32_t *)0xff6030c0
//Bit   31   ,      idle2_int          unsigned, default = 0, 1: enable
//Bit   30   ,      idle1_int            unsigned, default = 0, 1: enable
//Bit   29   ,      disc2_int            unsigned, default = 0, 1: enable
//Bit   28   ,      disc1_int            unsigned, default = 0, 1: enable
//Bit   27   ,      earc_int             unsigned, default = 0, 1: enable
//Bit   26   ,      hb_status_int        unsigned, default = 0, 1: enable
//Bit   25   ,      losthb_int           unsigned, default = 0, 1: enable
//Bit   24   ,      timeout_int          unsigned, default = 0, 1: enable
//Bit   23   ,      status_ch_int        unsigned, default = 0, 1: enable
//Bit   22   ,      int_recv_finished  unsigned, default = 0, 1: enable
//Bit   21   ,      int_rdata          unsigned, default = 0, 1: enable
//Bit   20   ,      int_recv_nack       unsigned, default = 0, 1: enable
//Bit   19   ,      int_recv_norsp     unsigned, default = 0, 1: enable
//Bit   18   ,      int_recv_unexp     unsigned, default = 0, 1: enable
//Bit   17   ,      int_recv_data       unsigned, default = 0, 1: enable
//Bit   16   ,      int_recv_ack       unsigned, default = 0, 1: enable
//Bit   15   ,      int_recv_ecc_err   unsigned, default = 0, 1: enable
//Bit   14   ,      int_recv_packet    unsigned, default = 0, 1: enable
//Bit   13:0 ,      reserved
#define     EARC_TX_CMDC_TOP_CTRL1                             (0xff603000 + (0x031 << 2))
#define   P_EARC_TX_CMDC_TOP_CTRL1                             (volatile uint32_t *)0xff6030c4
//Bit      31:0,     cmdc_top_ctrl1     //unsigned, RW, default = 0,
#define     EARC_TX_CMDC_TOP_CTRL2                             (0xff603000 + (0x032 << 2))
#define   P_EARC_TX_CMDC_TOP_CTRL2                             (volatile uint32_t *)0xff6030c8
//Bit   31   ,     reset_idle2_int              unsigned, default = 0, 1: enable
//Bit   30   ,     reset_idle1_int            unsigned, default = 0, 1: enable
//Bit   29   ,     reset_disc2_int            unsigned, default = 0, 1: enable
//Bit   28   ,     reset_disc1_int            unsigned, default = 0, 1: enable
//Bit   27   ,     reset_earc_int             unsigned, default = 0, 1: enable
//Bit   26   ,     reset_hb_status_int        unsigned, default = 0, 1: enable
//Bit   25   ,     reset_losthb_int           unsigned, default = 0, 1: enable
//Bit   24   ,     reset_timeout_int          unsigned, default = 0, 1: enable
//Bit   23   ,     reset_status_ch_int        unsigned, default = 0, 1: enable
//Bit   22   ,     reset_int_recv_finished        unsigned, default = 0, 1: enable
//Bit   21   ,     reset_int_rdata              unsigned, default = 0, 1: enable
//Bit   20   ,     reset_int_recv_nack       unsigned, default = 0, 1: enable
//Bit   19   ,     reset_int_recv_norsp         unsigned, default = 0, 1: enable
//Bit   18   ,     reset_int_recv_unexp         unsigned, default = 0, 1: enable
//Bit   17   ,     reset_int_recv_data       unsigned, default = 0, 1: enable
//Bit   16   ,     reset_int_recv_ack       unsigned, default = 0, 1: enable
//Bit   15   ,     reset_int_recv_ecc_err       unsigned, default = 0, 1: enable
//Bit   14   ,     reset_int_recv_packet        unsigned, default = 0, 1: enable
//Bit 13:0   ,     reserved
#define     EARC_TX_CMDC_TIMER_CTRL0                           (0xff603000 + (0x033 << 2))
#define   P_EARC_TX_CMDC_TIMER_CTRL0                           (volatile uint32_t *)0xff6030cc
//Bit      31:0,     cmdc_timer_ctrl0   //unsigned, RW, default = 0,
#define     EARC_TX_CMDC_TIMER_CTRL1                           (0xff603000 + (0x034 << 2))
#define   P_EARC_TX_CMDC_TIMER_CTRL1                           (volatile uint32_t *)0xff6030d0
//Bit      31:0,     cmdc_timer_ctrl1  //unsigned, RW, default = 0,
#define     EARC_TX_CMDC_TIMER_CTRL2                           (0xff603000 + (0x035 << 2))
#define   P_EARC_TX_CMDC_TIMER_CTRL2                           (volatile uint32_t *)0xff6030d4
//Bit      31:0,     cmdc_timer_ctrl2  //unsigned, RW, default = 0,
#define     EARC_TX_CMDC_TIMER_CTRL3                           (0xff603000 + (0x036 << 2))
#define   P_EARC_TX_CMDC_TIMER_CTRL3                           (volatile uint32_t *)0xff6030d8
//Bit      31:0,     cmdc_timer_ctrl3  //unsigned, RW, default = 0,
#define     EARC_TX_CMDC_VSM_CTRL0                             (0xff603000 + (0x037 << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL0                             (volatile uint32_t *)0xff6030dc
//Bit      31,      sw_state_update         unsigned, default = 0,  XX
//Bit      30:28,   sw_state                 unsigned, default = 0,  XX
//Bit      27,      arc_initiated             unsigned, default = 0,  XX
//Bit      26,      arc_terminated             unsigned, default = 0,  XX
//Bit      25,      arc_enable                 unsigned, default = 1,  XX
//Bit      24,      man_hpd                 unsigned, default = 0,  XX
//Bit      23:22,   hpd_sel                 unsigned, default = 0,  XX
//Bit      21:20,   hpd_sel_earc            unsigned, default = 0,  XX
//Bit      19,      comma_cnt_rst           unsigned, default = 0,  XX
//Bit      18,      timeout_status_rst      unsigned, default = 0,  XX
//Bit      17,      losthb_status_rst       unsigned, default = 0,  XX
//Bit      16,      force_rst               unsigned, default = 0,  XX
//Bit      15,      auto_state_en           unsigned, default = 0,  XX
//Bit      14,      cmdc_state_en             unsigned, default = 0,  XX
//Bit      13,      noack_repeat_en            unsigned, default = 0,  XX
//Bit    12:0,      reserved
#define     EARC_TX_CMDC_VSM_CTRL1                             (0xff603000 + (0x038 << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL1                             (volatile uint32_t *)0xff6030e0
//Bit    31:9,      reserved
//Bit       8,      cntl_hpd_sel            unsigned, default = 0, 0:sel hd_hpd,1:sel hdmirx_hpd
//Bit     7:0,      comma_cnt_th            unsigned, default = 0, should bigger than 3 and small than 10
#define     EARC_TX_CMDC_VSM_CTRL2                             (0xff603000 + (0x039 << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL2                             (volatile uint32_t *)0xff6030e4
//Bit    31:12,      max_count_th          unsigned, default = 0,  disc1 hpd_val timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  disc1 hpd_val timing
//Bit      6:4,      time_sel              unsigned, default = 0,  disc1 hpd_val timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  disc1 hpd_val timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  disc1 hpd_val timing
#define     EARC_TX_CMDC_VSM_CTRL3                             (0xff603000 + (0x03a << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL3                             (volatile uint32_t *)0xff6030e8
//Bit    31:12,      max_count_th          unsigned, default = 0,  disc2 heartbeat act timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  disc2 heartbeat act timing
//Bit      6:4,      time_sel              unsigned, default = 0,  disc2 heartbeat act timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  disc2 heartbeat act timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  disc2 heartbeat act timing
#define     EARC_TX_CMDC_VSM_CTRL4                             (0xff603000 + (0x03b << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL4                             (volatile uint32_t *)0xff6030ec
//Bit    31:12,      max_count_th          unsigned, default = 0,  in disc2, no heartbeat ack timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  in disc2, no heartbeat ack timing
//Bit      6:4,      time_sel              unsigned, default = 0,  in disc2, no heartbeat ack timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  in disc2, no heartbeat ack timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  in disc2, no heartbeat ack timing
#define     EARC_TX_CMDC_VSM_CTRL5                             (0xff603000 + (0x03c << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL5                             (volatile uint32_t *)0xff6030f0
//Bit    31:12,      max_count_th          unsigned, default = 0,  in disc1 and disc2 timing out
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  in disc1 and disc2 timing out
//Bit      6:4,      time_sel              unsigned, default = 0,  in disc1 and disc2 timing out
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  in disc1 and disc2 timing out
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  in disc1 and disc2 timing out
#define     EARC_TX_CMDC_VSM_CTRL6                             (0xff603000 + (0x03d << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL6                             (volatile uint32_t *)0xff6030f4
//Bit    31:12,      max_count_th          unsigned, default = 0,  in earc heartbeat act timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  in earc heartbeat act timing
//Bit      6:4,      time_sel              unsigned, default = 0,  in earc heartbeat act timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  in earc heartbeat act timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  in earc heartbeat act timing
#define     EARC_TX_CMDC_VSM_CTRL7                             (0xff603000 + (0x03e << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL7                             (volatile uint32_t *)0xff6030f8
//Bit    31:16,      reserved
//Bit     15:8,      status_soft_val       unsigned, default = 0,  in earc heartbeat det timing
//Bit        7,      reg_soft_rst          unsigned, default = 0,  in earc heartbeat det timing
//Bit        6,      status_rst            unsigned, default = 0,  in earc heartbeat det timing
//Bit      5:4,      reserved
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  in earc heartbeat det timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  in earc heartbeat det timing
#define     EARC_TX_CMDC_VSM_CTRL8                             (0xff603000 + (0x03f << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL8                             (volatile uint32_t *)0xff6030fc
//Bit      31:0,     cmdc_vsm_ctrl8        //unsigned, RW, default = 0,
#define     EARC_TX_CMDC_VSM_CTRL9                             (0xff603000 + (0x041 << 2))
#define   P_EARC_TX_CMDC_VSM_CTRL9                             (volatile uint32_t *)0xff603104
//Bit      31:0,     cmdc_vsm_ctrl9        //unsigned, RW, default = 0
#define     EARC_TX_CMDC_SENDER_CTRL0                          (0xff603000 + (0x042 << 2))
#define   P_EARC_TX_CMDC_SENDER_CTRL0                          (volatile uint32_t *)0xff603108
//Bit      31:2,     sender_ctrl0                 unsigned,  default = 0,
//Bit      1,        hb_chg_conf_auto             unsigned,  default = 1,
//Bit      0,        hb_chg_auto                  unsigned,  default = 0,
#define     EARC_TX_CMDC_PACKET_CTRL0                          (0xff603000 + (0x043 << 2))
#define   P_EARC_TX_CMDC_PACKET_CTRL0                          (volatile uint32_t *)0xff60310c
//Bit        31,      packet_mode_enable          unsigned, default = 0,  packet control
//Bit        30,      free_enable                 unsigned, default = 0,  packet control
//Bit        29,      soft_rst                    unsigned, default = 0,  packet control
//Bit     28:24,      tx_ready_threshold          unsigned, default = 0,  packet control
//Bit     23:20,      reserved
//Bit      19:8,      send_pre_threshold          unsigned, default = 0,  packet control
//Bit       7:6,      reserved
//Bit         5,      state_auto_en               unsigned, default = 0, packet control
//Bit         4,      sw_state_update_en          unsigned, default = 0,  packet control
//Bit       3:0,      sw_state_value              unsigned, default = 0,  packet control
#define     EARC_TX_CMDC_PACKET_CTRL1                          (0xff603000 + (0x044 << 2))
#define   P_EARC_TX_CMDC_PACKET_CTRL1                          (volatile uint32_t *)0xff603110
//Bit        31,      ecc_endian                  unsigned, default = 0,  send
//Bit        30,      pre_start_value             unsigned, default = 0,  send
//Bit     29:21,      reserved
//Bit     20:16,      post_threshold              unsigned, default = 0,  send
//Bit     15:14,      reserved
//Bit      13:8,      pre_threshold               unsigned, default = 0,  XX
//Bit       7:0,      post_flag                   unsigned, default = 0,  XX
#define     EARC_TX_CMDC_PACKET_CTRL2                          (0xff603000 + (0x045 << 2))
#define   P_EARC_TX_CMDC_PACKET_CTRL2                          (volatile uint32_t *)0xff603114
//Bit      31:0,      pre_flag                    unsigned, default = 0,  XX
#define     EARC_TX_CMDC_PACKET_CTRL3                          (0xff603000 + (0x046 << 2))
#define   P_EARC_TX_CMDC_PACKET_CTRL3                          (volatile uint32_t *)0xff603118
//Bit      31,       recv_en                      unsigned, default = 0,  XX
//Bit      30,       recv_parity_mask             unsigned, default = 0,  XX
//Bit      29,       recv_timeout_en              unsigned, default = 0,  XX
//Bit      28,       bch_ecc_en                   unsigned, default = 0, xx
//Bit     27:16,     reserved
//Bit      15:0,     recv_timeout_threshold       unsigned, default = 0,  XX
#define     EARC_TX_CMDC_PACKET_CTRL4                          (0xff603000 + (0x047 << 2))
#define   P_EARC_TX_CMDC_PACKET_CTRL4                          (volatile uint32_t *)0xff60311c
//Bit     31:20,     reserved
//Bit      19:0,     recv_packet_head             unsigned, default = 0,  XX
#define     EARC_TX_CMDC_PACKET_CTRL5                          (0xff603000 + (0x048 << 2))
#define   P_EARC_TX_CMDC_PACKET_CTRL5                          (volatile uint32_t *)0xff603120
//Bit     31:20,     reserved
//Bit      19:0,     recv_packet_head_mask        unsigned, default = 0,  XX
#define     EARC_TX_CMDC_PACKET_CTRL6                          (0xff603000 + (0x049 << 2))
#define   P_EARC_TX_CMDC_PACKET_CTRL6                          (volatile uint32_t *)0xff603124
//Bit     31:20,     recv_pre_threshold          unsigned, default = 0,  packet control
//Bit      19:7,     reserved
//Bit         6,     recv_finished_int            unsigned, default = 0,  XX
//Bit         5,     recv_ecc_err_int             unsigned, default = 0,  XX
//Bit         4,     recv_ack_int                 unsigned, default = 0,  XX
//Bit         3,     recv_data_int                unsigned, default = 0,  XX
//Bit         2,     recv_unexp_int               unsigned, default = 0,  XX
//Bit         1,     recv_norsp_int               unsigned, default = 0,  XX
//Bit         0,     recv_nack_int                unsigned, default = 0,  XX
#define     EARC_TX_CMDC_BIPHASE_CTRL0                         (0xff603000 + (0x04a << 2))
#define   P_EARC_TX_CMDC_BIPHASE_CTRL0                         (volatile uint32_t *)0xff603128
//Bit     31:24,     reserved
//Bit     23:16,     ack delay threshold           unsigned, default = 0, xx
//Bit     15:10,     reserved
//Bit         9,     send_ack_en                   unsigned, default = 0,  xx
//Bit         8,     sq_val_en                     unsigned, default = 0,  XX
//Bit         7,     biphase_send_soft_rst         unsigned, default = 0,  XX
//Bit         6,     comma_soft_rst                unsigned, default = 0,  XX
//Bit         5,     fifo_rst                      unsigned, default = 0,  XX
//Bit         4,     receiver_no_sender            unsigned, default = 0,  XX
//Bit         3,     sender_free                   unsigned, default = 0,  XX
//Bit         2,     receiver_send                 unsigned, default = 0,  XX
//Bit         1,     receiver_earc                 unsigned, default = 0,  XX
//Bit         0,     receiver_free                 unsigned, default = 0,  XX
#define     EARC_TX_CMDC_BIPHASE_CTRL1                         (0xff603000 + (0x04b << 2))
#define   P_EARC_TX_CMDC_BIPHASE_CTRL1                         (volatile uint32_t *)0xff60312c
//Bit     31:16,     reserved
//Bit        15,     ack_enable                    unsigned, default = 0,  send
//Bit      14:8,     reserved
//Bit       7:0,     wait_threshold before ack     unsigned, default = 0,  send
#define     EARC_TX_CMDC_BIPHASE_CTRL2                         (0xff603000 + (0x04c << 2))
#define   P_EARC_TX_CMDC_BIPHASE_CTRL2                         (volatile uint32_t *)0xff603130
//Bit        31,     comma_detection_enable        unsigned, default = 0, comma detection
//Bit        30,     manual_reset_enable           unsigned, default = 0, manual reset select, 1: manual
//Bit        29,     manual_reset_value            unsigned, default = 0, manual reset control
//Bit     28:16,     reserved
//Bit      15:0,     comma_detection_threshold     unsigned, default = 0,
#define     EARC_TX_CMDC_BIPHASE_CTRL3                         (0xff603000 + (0x04d << 2))
#define   P_EARC_TX_CMDC_BIPHASE_CTRL3                         (volatile uint32_t *)0xff603134
//Bit      31:0,     cmdc_biphase_ctrl3            unsigned, default = 0,
#define     EARC_TX_CMDC_DEVICE_ID_CTRL                        (0xff603000 + (0x04e << 2))
#define   P_EARC_TX_CMDC_DEVICE_ID_CTRL                        (volatile uint32_t *)0xff603138
//Bit        31,     apb_write                     unsigned, default = 0, apb bus wr/read
//Bit        30,     apb_read                      unsigned, default = 0, apb bus wr/read
//Bit        29,     apb_rw_done                  unsigned, default = 0, apb bus wr/read
//Bit        28,     apb_rw_reset                 unsigned, default = 0, apb bus wr/read
//Bit     27:17,     reserved
//Bit        16,     hpb_rst_enable               unsigned, default = 1, hpd rst enable
//Bit      15:8,     apb_rwid                    unsigned, default = 0, apb bus wr/read
//Bit       7:0,     apbrw_start_addr            unsigned, default = 0, apb bus wr/read
#define     EARC_TX_CMDC_DEVICE_WDATA                          (0xff603000 + (0x04f << 2))
#define   P_EARC_TX_CMDC_DEVICE_WDATA                          (volatile uint32_t *)0xff60313c
//Bit      31:8,     reserved
//Bit       7:0,     apb_write_data                unsigned, default = 0, apb bus wr/read
#define     EARC_TX_CMDC_DEVICE_RDATA                          (0xff603000 + (0x050 << 2))
#define   P_EARC_TX_CMDC_DEVICE_RDATA                          (volatile uint32_t *)0xff603140
//Bit      31:8,     reserved
//Bit       7:0,     apb_read_data                 unsigned, default = 0, apb bus wr/read
#define     EARC_TX_CMDC_MASTER_CTRL                           (0xff603000 + (0x051 << 2))
#define   P_EARC_TX_CMDC_MASTER_CTRL                           (volatile uint32_t *)0xff603144
//Bit        31,     master_cmd_rw                 unsigned, default = 0, 1 write 0 read
//Bit        30,     master_hb_ignore              unsigned, default =0, 0:wait hb issued before pkt cmd, 1: pkt cmd issued immediately
//Bit        29,     master_idle                   unsigned, default = 0, master status
//Bit        28,     master_cmd_soft_rst           unsigned, default= 0,
//Bit     27:24,     hb_cmd_cal_th                 unsigned, default= 0,
//Bit     23:16,     master_cmd_count              unsigned, default = 0, cmd count -1
//Bit      15:8,     master_cmd_id                 unsigned, default = 0,
//Bit       7:0,     master_cmd_address            unsigned, default = 0,
#define     EARC_TX_ANA_CTRL0                                  (0xff603000 + (0x052 << 2))
#define   P_EARC_TX_ANA_CTRL0                                  (volatile uint32_t *)0xff603148
//Bit      31:0,      reg_earctx_ana_ctrl0       //unsigned, RW, default = 0,
#define     EARC_TX_ANA_CTRL1                                  (0xff603000 + (0x053 << 2))
#define   P_EARC_TX_ANA_CTRL1                                  (volatile uint32_t *)0xff60314c
//Bit      31:0,      reg_earctx_ana_ctrl1       //unsigned, RW, default = 0,
#define     EARC_TX_ANA_CTRL2                                  (0xff603000 + (0x054 << 2))
#define   P_EARC_TX_ANA_CTRL2                                  (volatile uint32_t *)0xff603150
//Bit      31:0,      reg_earctx_ana_ctrl2       //unsigned, RW, default = 0,
#define     EARC_TX_ANA_CTRL3                                  (0xff603000 + (0x055 << 2))
#define   P_EARC_TX_ANA_CTRL3                                  (volatile uint32_t *)0xff603154
//Bit      31:0,      reg_earctx_ana_ctrl3       //unsigned, RW, default = 0,
#define     EARC_TX_ANA_CTRL4                                  (0xff603000 + (0x056 << 2))
#define   P_EARC_TX_ANA_CTRL4                                  (volatile uint32_t *)0xff603158
//Bit      31:0,      reg_earctx_ana_ctrl4       //unsigned, RW, default = 0,
#define     EARC_TX_ANA_CTRL5                                  (0xff603000 + (0x057 << 2))
#define   P_EARC_TX_ANA_CTRL5                                  (volatile uint32_t *)0xff60315c
//Bit      31:0,      reg_earctx_ana_ctrl5       //unsigned, RW, default = 0,
#define     EARC_TX_ANA_STAT0                                  (0xff603000 + (0x058 << 2))
#define   P_EARC_TX_ANA_STAT0                                  (volatile uint32_t *)0xff603160
//Bit      31:0,     ro_ANA_status0              //unsigned, RO, default = 0,
#define     EARC_TX_CMDC_STATUS0                               (0xff603000 + (0x059 << 2))
#define   P_EARC_TX_CMDC_STATUS0                               (volatile uint32_t *)0xff603164
//Bit      31:0,     ro_cmdc_status0              //unsigned, RO, default = 0,
#define     EARC_TX_CMDC_STATUS1                               (0xff603000 + (0x05a << 2))
#define   P_EARC_TX_CMDC_STATUS1                               (volatile uint32_t *)0xff603168
//Bit      31:0,     ro_cmdc_status1              ///unsigned, RO, default = 0,
#define     EARC_TX_CMDC_STATUS2                               (0xff603000 + (0x05b << 2))
#define   P_EARC_TX_CMDC_STATUS2                               (volatile uint32_t *)0xff60316c
//Bit      31:0,     ro_cmdc_status2              ///unsigned, RO, default = 0,
#define     EARC_TX_CMDC_STATUS3                               (0xff603000 + (0x05c << 2))
#define   P_EARC_TX_CMDC_STATUS3                               (volatile uint32_t *)0xff603170
//Bit      31:0,     ro_cmdc_status3              ///unsigned, RO, default = 0,
#define     EARC_TX_CMDC_STATUS4                               (0xff603000 + (0x05d << 2))
#define   P_EARC_TX_CMDC_STATUS4                               (volatile uint32_t *)0xff603174
//Bit      31:0,     ro_cmdc_status4              ///unsigned, RO, default = 0,
#define     EARC_TX_CMDC_STATUS5                               (0xff603000 + (0x05e << 2))
#define   P_EARC_TX_CMDC_STATUS5                               (volatile uint32_t *)0xff603178
//Bit      31:0,     ro_cmdc_status5              ///unsigned, RO, default = 0,
#define     EARC_TX_CMDC_STATUS6                               (0xff603000 + (0x05f << 2))
#define   P_EARC_TX_CMDC_STATUS6                               (volatile uint32_t *)0xff60317c
//Bit   31   ,     ro_idle2_int            unsigned, RO, default = 0
//Bit   30   ,     ro_idle1_int            unsigned, RO, default = 0
//Bit   29   ,     ro_disc2_int            unsigned, RO, default = 0
//Bit   28   ,     ro_disc1_int            unsigned, RO, default = 0
//Bit   27   ,     ro_earc_int             unsigned, RO, default = 0
//Bit   26   ,     ro_hb_status_int        unsigned, RO, default = 0
//Bit   25   ,     ro_losthb_int           unsigned, RO, default = 0
//Bit   24   ,     ro_timeout_int          unsigned, RO, default = 0
//Bit   23   ,     ro_status_ch_int        unsigned, RO, default = 0
//Bit   22   ,     ro_int_recv_finished    unsigned, RO, default = 0
//Bit   21   ,     ro_int_rdata            unsigned, RO, default = 0
//Bit   20   ,     ro_int_recv_nack        unsigned, RO, default = 0
//Bit   19   ,     ro_int_recv_norsp       unsigned, RO, default = 0
//Bit   18   ,     ro_int_recv_unexp       unsigned, RO, default = 0
//Bit   17   ,     ro_int_recv_data        unsigned, RO, default = 0
//Bit   16   ,     ro_int_recv_ack         unsigned, RO, default = 0
//Bit   15   ,     ro_int_recv_ecc_err     unsigned, RO, default = 0
//Bit   14   ,     ro_int_recv_packet      unsigned, RO, default = 0
//Bit 13:0   ,     reserved
//
// Closing file:  earc_tx_cmdc.h
//
//========================================================================
//  AUDIO EARCTX_DMAC - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF603400
// APB4_DECODER_SECURE_BASE         32'hFF603400
//
// Reading file:  earctx_dmac.h
//
#define     EARCTX_DMAC_TOP_CTRL0                              (0xff603400 + (0x000 << 2))
#define   P_EARCTX_DMAC_TOP_CTRL0                              (volatile uint32_t *)0xff603400
//Bit 31,       reg_top_reg_sync             ,default = 0,Bit 3:0 sync to clk10m,pluse auto clear
//Bit 30,       reg_top_soft_rst             ,default = 0
//Bit 29:26,    reserved
//Bit 25:24,    reg_debug_mux                ,default = 0
//Bit 23:21,    reserved
//Bit 20,       reg_slow_sync_scan_reg       ,default = 0
//Bit 19,       reg_fe_sf_scan_reg           ,default = 0
//Bit 18,       reg_fe_slow_sync_scan_reg    ,default = 0
//Bit 17,       reg_top_sf_scan_reg          ,default = 0
//Bit 16,       reg_top_slow_sync_scan_reg   ,default = 0
//Bit 15:4,     reserved
//Bit 3,        reg_spdif_tx_en_force        ,default = 0,spdif_tx_en force enable
//Bit 2,        reg_spdif_tx_en_force_value  ,default = 0,spdif_tx_en force value
//Bit 1,        reg_dmac_tx_en_force         ,default = 0,dmac_tx_en force enable
//Bit 0,        reg_dmac_tx_en_force_value   ,default = 0,dmac_tx_en force value
#define     EARCTX_MUTE_VAL                                    (0xff603400 + (0x001 << 2))
#define   P_EARCTX_MUTE_VAL                                    (volatile uint32_t *)0xff603404
//Bit 31:0,     reg_spdif_mute_val     ,default = 0,when biahpase encode mute,the channel value,with reg_mute_l/reg_mute_r
#define     EARCTX_SPDIFOUT_GAIN0                              (0xff603400 + (0x002 << 2))
#define   P_EARCTX_SPDIFOUT_GAIN0                              (volatile uint32_t *)0xff603408
//Bit 31:24,    reg_gain_ch3     ,default = 0,channel 3 gain
//Bit 23:16,    reg_gain_ch2     ,default = 0,channel 2 gain
//Bit 15:8,     reg_gain_ch1     ,default = 0,channel 1 gain
//Bit 7:0,      reg_gain_ch0     ,default = 0,channel 0 gain
#define     EARCTX_SPDIFOUT_GAIN1                              (0xff603400 + (0x003 << 2))
#define   P_EARCTX_SPDIFOUT_GAIN1                              (volatile uint32_t *)0xff60340c
//Bit 31:24,    reg_gain_ch7     ,default = 0,channel 7 gain
//Bit 23:16,    reg_gain_ch6     ,default = 0,channel 6 gain
//Bit 15:8,     reg_gain_ch5     ,default = 0,channel 5 gain
//Bit 7:0,      reg_gain_ch4     ,default = 0,channel 4 gain
#define     EARCTX_SPDIFOUT_CTRL0                              (0xff603400 + (0x004 << 2))
#define   P_EARCTX_SPDIFOUT_CTRL0                              (volatile uint32_t *)0xff603410
//Bit 31,     reg_work_start      ,default = 0,biphase work start,pluse
//Bit 30,     reg_work_clr        ,default = 0,biphase work clear,pluse
//Bit 29,     reg_rst_afifo_out_n ,default = 0,afifo out reset
//Bit 28,     reg_rst_afifo_in_n  ,default = 0,afifo in reset
//Bit 27,     reg_hold_for_tdm    ,default = 0,add delay to mathc TDM out when share buff
//Bit 26,     reg_userdata_sel    ,default = 0,user Bit select : 0 from reg_userdata_set 1 from data[29]
//Bit 25,     reg_userdata_set    ,default = 0
//Bit 24,     reg_chdata_sel      ,default = 0,0 :from reg_chstst 1 from data[30]
//Bit 23,     reserved
//Bit 22,     reg_mute_l          ,default = 0,r channel mute ,with reg_mute_val
//Bit 21,     reg_mute_r          ,default = 0,l channel mute ,with reg_mute_val
//Bit 20,     reg_data_sel        ,default = 0,0 data from 31Bit 1 data from 27bit
//Bit 19,     reg_out_msb_first   ,default = 0,0 lsb first 1 msb first
//Bit 18,     reg_valid_sel       ,default = 0,biphase encode valid Bit value sel : 0 from data 1 from reg_valid_set
//Bit 17,     reg_valid_set       ,default = 0,biphase encode valid Bit value
//Bit 16,     reg_mute_hold_init_en  ,default = 0,when c_mute_hold_last_err_corrt valid,clear work enable, initial biphase encode
//Bit 15:12,  reserved
//Bit 0,      reg_parity_mask     ,default = 0,Bit 0 is initial parity value
#define     EARCTX_SPDIFOUT_CTRL1                              (0xff603400 + (0x005 << 2))
#define   P_EARCTX_SPDIFOUT_CTRL1                              (volatile uint32_t *)0xff603414
//Bit 31,     reg_eq_drc_sel      ,default = 0,set 1 select eq_drc data
//Bit 30,     reg_keep_req_ddr_init ,default = 0,reg_keep_req_ddr_init
//Bit 29:28,  reserved
//Bit 27,     reg_gain_en         ,default = 0,gain enable
//Bit 26:24,  reg_frddr_sel       ,default = 0,from ddr selet
//Bit 23:16,  reg_wait_cnt        ,default = 0,wait some time when enable set to 1
//Bit 15:13,  reserved
//Bit 12:8,   reg_frddr_msb       ,default = 0,msb position of data
//Bit 7,      reg_force_start     ,default = 0,set 1 no need ack from frddr to transmit channel status
//Bit 6:4,    reg_frddr_type      ,default = 0
//Bit 3:0,    reserved
#define     EARCTX_SPDIFOUT_PREAMB                             (0xff603400 + (0x006 << 2))
#define   P_EARCTX_SPDIFOUT_PREAMB                             (volatile uint32_t *)0xff603418
//Bit 31,     reg_preamble_Z_set      ,default = 0,user 8'b11101000 1 user 7:0
//Bit 30,     reg_preamble_Y_set      ,default = 0,user 8'b11100100 1 user 15:8
//Bit 29,     reg_preamble_X_set      ,default = 0,user 8'b11100010 1 user 23:16
//Bit 28:24,  reserved
//Bit 23:16,  reg_preamble_X_value    ,default = 0
//Bit 15:8,   reg_preamble_Y_value    ,default = 0
//Bit 7:0,    reg_preamble_Z_value    ,default = 0
#define     EARCTX_SPDIFOUT_SWAP                               (0xff603400 + (0x007 << 2))
#define   P_EARCTX_SPDIFOUT_SWAP                               (volatile uint32_t *)0xff60341c
//Bit 31:16,  reg_hold_cnt        ,default = 0,hold start cnt ,valid when reg_hold_for_tdm set 1
//Bit 15,     reg_init_send_en    ,default = 0,send 01 sequence some times after initial done from frddr set
//Bit 14:0,   reg_init_send_cnt   ,default = 0,send 01 sequence time ,valid when reg_init_send_en set 1
#define     EARCTX_ERR_CORRT_CTRL0                             (0xff603400 + (0x008 << 2))
#define   P_EARCTX_ERR_CORRT_CTRL0                             (volatile uint32_t *)0xff603420
//Bit 31:24,  reserved
//Bit 23,     reg_bch_in_reverse       ,default = 0,bch input data generate in 24it data reverse
//Bit 22,     reg_bch_out_ecc_reverse  ,default = 0,bch output ecc  reverse
//Bit 21,     reg_bch_out_data_reverse ,default = 0,bch output data reverse
//Bit 20,     reg_bch_out_ecc_msb      ,default = 0,bch output ecc position
//Bit 19:17,  reserved
//Bit 16,     reg_ubit_fifo_init_n,default = 0,fifo in  initial
//Bit 15:14,  reserved
//Bit 13:12,  reg_gain_shift      ,default = 0,gain x 1/2/4/8
//Bit 11,     reg_mix_lr          ,default = 0,l/r mix
//Bit 10:8,   reg_spdifout_r_sel  ,default = 0,r channel select
//Bit 7,      reserved
//Bit 6:4,    reg_spdifout_l_sel  ,default = 0,l channel select
//Bit 3:0,    reg_iu_interval     ,default = 0,iu transmit interval
#define     EARCTX_ERR_CORRT_CTRL1                             (0xff603400 + (0x009 << 2))
#define   P_EARCTX_ERR_CORRT_CTRL1                             (volatile uint32_t *)0xff603424
//Bit 31,     reg_ubit_fifo_wr    ,default = 0,iu data write enable,pluse,auto clr in reg.v
//Bit 30:8,   reserved
//Bit 7:0,    reg_ubit_fifo_wdata ,default = 0,iu data
#define     EARCTX_ERR_CORRT_CTRL2                             (0xff603400 + (0x00a << 2))
#define   P_EARCTX_ERR_CORRT_CTRL2                             (volatile uint32_t *)0xff603428
//Bit 31,     reg_mute_clear       ,default = 0,mute clear,pluse,auto clr in reg.v
//Bit 30,     reg_mute_start       ,default = 0,mute start,pluse,auto clr in reg.v
//Bit 29:28,  reserved
//Bit 27:16,  reg_mute_block_num   ,default = 0,mute block number
//Bit 15:8,   reg_mute_ch_Bit      ,default = 0,mute Bit at channel statue which bit
//Bit 7:3,    reserved
//Bit 2,      reg_mute_data_sel    ,default = 0,mute data sel: 0 data 1 reg_mute_data_value
//Bit 1:0,    reg_mute_mode        ,default = 0,0:always mute 1:mute block number and dis mute 2:mute block number and hold bus
#define     EARCTX_ERR_CORRT_CTRL3                             (0xff603400 + (0x00b << 2))
#define   P_EARCTX_ERR_CORRT_CTRL3                             (volatile uint32_t *)0xff60342c
//Bit 31:30,  reserved
//Bit 29,     reg_bch_en           ,default = 0,bch generate enable
//Bit 28:24,  reg_bch_msb          ,default = 0,bch data msb position in audio data
//Bit 23:0,   reg_mute_data_value  ,default = 0,mute value,only for audio data part
#define     EARCTX_ERR_CORRT_CTRL4                             (0xff603400 + (0x00c << 2))
#define   P_EARCTX_ERR_CORRT_CTRL4                             (volatile uint32_t *)0xff603430
//Bit 31,    reg_ubit_fifo_lr_swap        ,default = 0,//user Bit lr swap
//Bit 30,    reg_ubit_fifo_lr_same        ,default = 0,//l/r channel use same Bit user bit
//Bit 29:25, reg_data_msb                 ,default = 0,audio data msb postion in input data
//Bit 24,    reg_data_rsv                 ,default = 0,audio data msb/lsb
//Bit 23,    reg_ubit_value               ,default = 0,user Bit value
//Bit 22,    reg_vbit_value               ,default = 0,valid Bit value
//Bit 21,    reg_data_sel                 ,default = 0,//data sel: 0 data 1 reg_mute_data_value
//Bit 20:19, reg_ubit_sel                 ,default = 0,//userBit sel: 0 data 1 reg_value 2 fifo data
//Bit 18,    reg_vbit_sel                 ,default = 0,//validBit sel: 0 data 1 reg_value
//Bit 17,    reg_chst_sel                 ,default = 0,//channel status sel: 0 data 1 reg_value
//Bit 16,    reg_ubit_fifo_less_irq_en    ,default = 0,fifo_less_thd irq enable
//Bit 15:8,  reg_ubit_fifo_start_thd      ,default = 0,start transmit iu after fifo level greater than this value
//Bit 7:0,   reg_ubit_fifo_less_thd       ,default = 0,generate irq,when fifo level less than this value
#define     EARCTX_ERR_CORRT_STAT0                             (0xff603400 + (0x00d << 2))
#define   P_EARCTX_ERR_CORRT_STAT0                             (volatile uint32_t *)0xff603434
//Bit 31:0,  ro_err_corrt_stat0          ,default = 0,
#define     EARCTX_SPDIFOUT_CHSTS0                             (0xff603400 + (0x00e << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS0                             (volatile uint32_t *)0xff603438
//Bit 31:0,  reg_changel_a_status         ,default =0,channel A status[31:0]
#define     EARCTX_SPDIFOUT_CHSTS1                             (0xff603400 + (0x00f << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS1                             (volatile uint32_t *)0xff60343c
//Bit 31:0,  reg_changel_a_status         ,default =0,channel A status[63:32]
#define     EARCTX_SPDIFOUT_CHSTS2                             (0xff603400 + (0x010 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS2                             (volatile uint32_t *)0xff603440
//Bit 31:0,  reg_changel_a_status         ,default =0,channel A status[95:64]
#define     EARCTX_SPDIFOUT_CHSTS3                             (0xff603400 + (0x011 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS3                             (volatile uint32_t *)0xff603444
//Bit 31:0,  reg_changel_a_status         ,default =0,channel A status[127:96]
#define     EARCTX_SPDIFOUT_CHSTS4                             (0xff603400 + (0x012 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS4                             (volatile uint32_t *)0xff603448
//Bit 31:0,  reg_changel_a_status         ,default =0,channel A status[159:128]
#define     EARCTX_SPDIFOUT_CHSTS5                             (0xff603400 + (0x013 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS5                             (volatile uint32_t *)0xff60344c
//Bit 31:0,  reg_changel_a_status         ,default =0,channel A status[191:160]
#define     EARCTX_SPDIFOUT_CHSTS6                             (0xff603400 + (0x014 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS6                             (volatile uint32_t *)0xff603450
//Bit 31:0,  reg_changel_b_status         ,default =0,channel B status[31:0]
#define     EARCTX_SPDIFOUT_CHSTS7                             (0xff603400 + (0x015 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS7                             (volatile uint32_t *)0xff603454
//Bit 31:0,  reg_changel_b_status         ,default =0,channel B status[63:32]
#define     EARCTX_SPDIFOUT_CHSTS8                             (0xff603400 + (0x016 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS8                             (volatile uint32_t *)0xff603458
//Bit 31:0,  reg_changel_b_status         ,default =0,channel B status[95:64]
#define     EARCTX_SPDIFOUT_CHSTS9                             (0xff603400 + (0x017 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTS9                             (volatile uint32_t *)0xff60345c
//Bit 31:0,  reg_changel_b_status         ,default =0,channel B status[127:96]
#define     EARCTX_SPDIFOUT_CHSTSA                             (0xff603400 + (0x018 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTSA                             (volatile uint32_t *)0xff603460
//Bit 31:0,  reg_changel_b_status         ,default =0,channel B status[159:128]
#define     EARCTX_SPDIFOUT_CHSTSB                             (0xff603400 + (0x019 << 2))
#define   P_EARCTX_SPDIFOUT_CHSTSB                             (volatile uint32_t *)0xff603464
//Bit 31:0,  reg_changel_b_status         ,default =0,channel B status[191:160]
#define     EARCTX_FE_CTRL0                                    (0xff603400 + (0x01a << 2))
#define   P_EARCTX_FE_CTRL0                                    (volatile uint32_t *)0xff603468
//Bit 31,    reg_mute_hold_clr      ,default = 0,clear mute hold statues,pluse, auto clr
//Bit 30,    reg_work_enable        ,default = 0,wore enable
//Bit 29,    reg_dmac_invt          ,default = 0,fe out invent
//Bit 28,    reg_hold_time_en       ,default = 0,hold min time enable
//Bit 27,    reg_hold_soft_clr_en   ,default = 0,0 auto clear hold at next valid 1 clear hold with reg_mute_hold_clr
//Bit 26:24, reg_hold_time_tick_sel ,default = 0,hold min time tick select
//Bit 23:0,  reg_hold_min_time      ,default = 0,hold min time
#define     EARCTX_FE_STAT0                                    (0xff603400 + (0x01b << 2))
#define   P_EARCTX_FE_STAT0                                    (volatile uint32_t *)0xff60346c
//Bit 31:0,  ro_fe_stat0          ,default = 0,
#define     EARCTX_SPDIFOUT_STAT                               (0xff603400 + (0x01c << 2))
#define   P_EARCTX_SPDIFOUT_STAT                               (volatile uint32_t *)0xff603470
//Bit 31:0,  ro_spdifout_stat     ,default = 0,
#define     EARCTX_SPDIFOUT_CTRL2                              (0xff603400 + (0x01d << 2))
#define   P_EARCTX_SPDIFOUT_CTRL2                              (volatile uint32_t *)0xff603474
//Bit 31:28,  reserved
//Bit 27:16,  reg_clr_by_init      ,default = 0,reg_clr_by_init
//Bit 15:0 ,  reg_mask             ,default = 0,reg_mask
#define     EARCTX_SPDIFOUT_GAIN2                              (0xff603400 + (0x01e << 2))
#define   P_EARCTX_SPDIFOUT_GAIN2                              (volatile uint32_t *)0xff603478
//Bit 31:0,  spdifout_gain2        ,default = 0,spdifout gain2
#define     EARCTX_SPDIFOUT_GAIN3                              (0xff603400 + (0x01f << 2))
#define   P_EARCTX_SPDIFOUT_GAIN3                              (volatile uint32_t *)0xff60347c
//Bit 31:0,  spdifout_gain3        ,default = 0,spdifout gain3
#define     EARCTX_SPDIFOUT_GAIN4                              (0xff603400 + (0x020 << 2))
#define   P_EARCTX_SPDIFOUT_GAIN4                              (volatile uint32_t *)0xff603480
//Bit 31:0,  spdifout_gain4        ,default = 0,spdifout gain4
#define     EARCTX_SPDIFOUT_GAIN5                              (0xff603400 + (0x021 << 2))
#define   P_EARCTX_SPDIFOUT_GAIN5                              (volatile uint32_t *)0xff603484
//Bit 31:0,  spdifout_gain5        ,default = 0,spdifout gain5
//
//
// Closing file:  earctx_dmac.h
//
//========================================================================
//  AUDIO EARCTX_TOP  - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF603600
// APB4_DECODER_SECURE_BASE         32'hFF603600
//
// Reading file:  earctx_top.h
//
#define     EARCTX_TOP_CTRL0                                   (0xff603600 + (0x000 << 2))
#define   P_EARCTX_TOP_CTRL0                                   (volatile uint32_t *)0xff603600
//Bit   31:18,   reserved
//Bit   17:16,   reg_earctx_debug_mux     unsigned, default = 0, debug mux
//Bit   15,      reg_slow_sync_scan_reg   unsigned, default = 0, reg_slow_sync_scan_reg
//Bit   14:12,   reserved
//Bit   11,      reg_hdmi_hpd_invt        unsigned, default = 0, hdmi_hpd invent
//Bit   10,      reg_hdmi_hpd_value       unsigned, default = 0, hdmi_hpd mux = 3,register value
//Bit   9:8,     reg_hdmi_hpd_mux         unsigned, default = 0, hdmi_hpd mux
//Bit   7,       reg_earctx_hd_hpd_invt   unsigned, default = 0, earctx_hd_hdp invent
//Bit   6,       reg_earctx_hd_hpd_value  unsigned, default = 0, earctx_hd_hdp mux = 3,register value
//Bit   5:4,     reg_earctx_hd_hdp_mux    unsigned, default = 0, earctx_hd_hdp mux
//Bit   3:2,     reserved
//Bit   1,       reg_earctx_force_mode_en unsigned, default = 0, force mode enale
//Bit   0,       reg_earctx_force_mode    unsigned, default = 0, force mode value
#define     EARCTX_DMAC_INT_MASK                               (0xff603600 + (0x001 << 2))
#define   P_EARCTX_DMAC_INT_MASK                               (volatile uint32_t *)0xff603604
//Bit   31:6,  reserved
//Bit   5:0,   reg_dmac_int_mask             unsigned, default = 0, dmac int mask
#define     EARCTX_DMAC_INT_PENDING                            (0xff603600 + (0x002 << 2))
#define   P_EARCTX_DMAC_INT_PENDING                            (volatile uint32_t *)0xff603608
//Bit   31:6,  reserved
//Bit   5:0,   reg_dmac_int_mask             unsigned, default = 0, dmac int pending,read only
#define     EARCTX_CMDC_INT_MASK                               (0xff603600 + (0x003 << 2))
#define   P_EARCTX_CMDC_INT_MASK                               (volatile uint32_t *)0xff60360c
//Bit   31:18,  reserved
//Bit   17:0,   reg_cmdc_int_mask             unsigned, default = 0, cmdc int mask
#define     EARCTX_CMDC_INT_PENDING                            (0xff603600 + (0x004 << 2))
#define   P_EARCTX_CMDC_INT_PENDING                            (volatile uint32_t *)0xff603610
//Bit   31:18,  reserved
//Bit   17:0,   reg_cmdc_int_mask             unsigned, default = 0, cmdc int pending,read only
#define     EARCTX_ANA_CTRL0                                   (0xff603600 + (0x005 << 2))
#define   P_EARCTX_ANA_CTRL0                                   (volatile uint32_t *)0xff603614
//Bit   31:0,   reg_earctx_ana_ctrl0          unsigned, default = 0
#define     EARCTX_ANA_CTRL1                                   (0xff603600 + (0x006 << 2))
#define   P_EARCTX_ANA_CTRL1                                   (volatile uint32_t *)0xff603618
//Bit   31:0,   reg_earctx_ana_ctrl0          unsigned, default = 0
#define     EARCTX_ANA_CTRL2                                   (0xff603600 + (0x007 << 2))
#define   P_EARCTX_ANA_CTRL2                                   (volatile uint32_t *)0xff60361c
//Bit   31:0,   reg_earctx_ana_ctrl0          unsigned, default = 0
#define     EARCTX_ANA_STAT0                                   (0xff603600 + (0x008 << 2))
#define   P_EARCTX_ANA_STAT0                                   (volatile uint32_t *)0xff603620
//Bit   31:0,   reg_earctx_ana_ctrl0          unsigned, default = 0
//
// Closing file:  earctx_top.h
//
//========================================================================
//  AUDIO EARCRX_CMDC - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF603800
// APB4_DECODER_SECURE_BASE         32'hFF603800
//
// Reading file:  earc_rx_cmdc.h
//
#define     EARC_RX_CMDC_TOP_CTRL0                             (0xff603800 + (0x000 << 2))
#define   P_EARC_RX_CMDC_TOP_CTRL0                             (volatile uint32_t *)0xff603800
//Bit   31   ,     idle2_int                 unsigned, default = 0, 1: enable
//Bit   30   ,     idle1_int     	         unsigned, default = 0, 1: enable
//Bit   29   ,     disc2_int     	         unsigned, default = 0, 1: enable
//Bit   28   ,     disc1_int     	         unsigned, default = 0, 1: enable
//Bit   27   ,     earc_int      	         unsigned, default = 0, 1: enable
//Bit   26   ,     hb_status_int 	         unsigned, default = 0, 1: enable
//Bit   25   ,     losthb_int    	         unsigned, default = 0, 1: enable
//Bit   24   ,     timeout_int   	         unsigned, default = 0, 1: enable
//Bit   23   ,     status_ch_int 	         unsigned, default = 0, 1: enable
//Bit   22   ,     int_rec_invalid_id        unsigned, default = 0, 1: enable
//Bit   21   ,     int_rec_invalid_offset    unsigned, default = 0, 1: enable
//Bit   20   ,     int_rec_unexp             unsigned, default = 0, 1: enable
//Bit   19   ,     int_rec_ecc_err           unsigned, default = 0, 1: enable
//Bit   18   ,     int_rec_parity_err        unsigned, default = 0, 1: enable
//Bit   17   ,     int_recv_packet           unsigned, default = 0, 1: enable
//Bit   16   ,     int_rec_time_out          unsigned, default = 0, 1: enable
//Bit   15   ,     cmdc_debug0               unsigned, default = 0, 1: enable
//Bit   14   ,     cmdc_debug1               unsigned, default = 0, 1: enable
//Bit   13   ,     cmdc_debug2               unsigned, default = 0, 1: enable
//Bit   12:7 ,     reserved
//Bit    6   ,     mute_select               unsigned, default = 0, 1: use bit5, 0: earc off
//Bit    5   ,     mute_contrl               unsigned, default = 0, value of mannul mute control
//Bit    4:0 ,     reserved
#define     EARC_RX_CMDC_TOP_CTRL1                             (0xff603800 + (0x001 << 2))
#define   P_EARC_RX_CMDC_TOP_CTRL1                             (volatile uint32_t *)0xff603804
//Bit      31:13,  reserved
//Bit      12:8,   reg_scan_reg             unsigned, RW, default = 0,
//Bit      7:5,    reserved
//Bit      4:0,    reg_top_soft_rst         unsigned, RW, default = 0,
#define     EARC_RX_CMDC_TOP_CTRL2                             (0xff603800 + (0x002 << 2))
#define   P_EARC_RX_CMDC_TOP_CTRL2                             (volatile uint32_t *)0xff603808
//Bit      31,         reset_idle2_int                unsigned, default =0
//Bit      30,         reset_idle1_int                unsigned, default =0
//Bit      29,         reset_disc2_int                unsigned, default =0
//Bit      28,         reset_disc1_int                unsigned, default =0
//Bit      27,         reset_earc_int                 unsigned, default =0
//Bit      26,         reset_hb_status_int            unsigned, default =0
//Bit      25,         reset_losthb_int               unsigned, default =0
//Bit      24,         reset_timeout_int              unsigned, default =0
//Bit      23,         reset_status_ch_int            unsigned, default =0
//Bit      22,         reset_int_rec_invalid_id       unsigned, default =0
//Bit      21,         reset_int_rec_invalid_offset   unsigned, default =0
//Bit      20,         reset_int_rec_unexp            unsigned, default =0
//Bit      19,         reset_int_rec_ecc_err          unsigned, default =0
//Bit      18,         reset_int_rec_parity_err       unsigned, default =0
//Bit      17,         reset_int_recv_packet          unsigned, default =0
//Bit      16,         reset_int_rec_time_out         unsigned, default =0
//Bit      15:0,       reserved
#define     EARC_RX_CMDC_TIMER_CTRL0                           (0xff603800 + (0x003 << 2))
#define   P_EARC_RX_CMDC_TIMER_CTRL0                           (volatile uint32_t *)0xff60380c
//Bit      31:0,   ro_cmdc_status0         unsigned, RO, default = 0,
#define     EARC_RX_CMDC_TIMER_CTRL1                           (0xff603800 + (0x004 << 2))
#define   P_EARC_RX_CMDC_TIMER_CTRL1                           (volatile uint32_t *)0xff603810
//Bit      31:0,   ro_cmdc_status0         unsigned, RO, default = 0,
#define     EARC_RX_CMDC_TIMER_CTRL2                           (0xff603800 + (0x005 << 2))
#define   P_EARC_RX_CMDC_TIMER_CTRL2                           (volatile uint32_t *)0xff603814
//Bit      31:0,    ro_cmdc_status0         unsigned, RO, default = 0,
#define     EARC_RX_CMDC_TIMER_CTRL3                           (0xff603800 + (0x006 << 2))
#define   P_EARC_RX_CMDC_TIMER_CTRL3                           (volatile uint32_t *)0xff603818
//Bit      31:0,    ro_cmdc_status0         unsigned, RO, default = 0,
#define     EARC_RX_CMDC_VSM_CTRL0                             (0xff603800 + (0x007 << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL0                             (volatile uint32_t *)0xff60381c
//Bit      31,      sw_state_update         unsigned, default = 0,  XX
//Bit      30:28,   sw_state 		        unsigned, default = 0,  XX
//Bit      27,      arc_initiated 	        unsigned, default = 0,  XX
//Bit      26,      arc_terminated 	        unsigned, default = 0,  XX
//Bit      25,      arc_enable 		        unsigned, default = 0,  XX
//Bit      24,      man_hpd 		        unsigned, default = 0,  XX
//Bit      23:22,   hpd_sel 		        unsigned, default = 0,  XX
//Bit      21:20,   hpd_sel_earc            unsigned, default = 0,  XX
//Bit      19,      comma_cnt_rst           unsigned, default = 0,  XX
//Bit      18,      timeout_status_rst      unsigned, default = 0,  XX
//Bit      17,      losthb_status_rst       unsigned, default = 0,  XX
//Bit      16,      force_rst               unsigned, default = 0,  XX
//Bit      15,      auto_state              unsigned, default = 0,  XX
//Bit      14,      cmdc_state_en 	        unsigned, default = 0,  XX
//Bit    13:0,      reserved
#define     EARC_RX_CMDC_VSM_CTRL1                             (0xff603800 + (0x008 << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL1                             (volatile uint32_t *)0xff603820
//Bit    31:12,      max_count_th          unsigned, default = 0,  idle done timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  idle done timing
//Bit      6:4,      time_sel              unsigned, default = 0,  idle done timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  idle done timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  idle done timing
#define     EARC_RX_CMDC_VSM_CTRL2                             (0xff603800 + (0x009 << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL2                             (volatile uint32_t *)0xff603824
//Bit    31:12,      max_count_th          unsigned, default = 0,  comma off done timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  comma off done timing
//Bit      6:4,      time_sel              unsigned, default = 0,  comma off done timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  comma off done timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  comma off done timing
#define     EARC_RX_CMDC_VSM_CTRL3                             (0xff603800 + (0x00a << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL3                             (volatile uint32_t *)0xff603828
//Bit    31:12,      max_count_th          unsigned, default = 0,  earc_time out timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  earc_time out timing
//Bit      6:4,      time_sel              unsigned, default = 0,  earc_time out timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  earc_time out timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  earc_time out timing
#define     EARC_RX_CMDC_VSM_CTRL4                             (0xff603800 + (0x00b << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL4                             (volatile uint32_t *)0xff60382c
//Bit    31:12,      max_count_th          unsigned, default = 0,  heartbeat lost timing
//Bit     11:8,      reserved
//Bit        7,      reg_soft_rst          unsigned, default = 0,  heartbeat lost timing
//Bit      6:4,      time_sel              unsigned, default = 0,  heartbeat lost timing
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  heartbeat lost timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  heartbeat lost timing
#define     EARC_RX_CMDC_VSM_CTRL5                             (0xff603800 + (0x00c << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL5                             (volatile uint32_t *)0xff603830
//Bit    31:16,      reserved
//Bit     15:8,      status_soft           unsigned, default = 0,  in earc heartbeat det timing
//Bit        7,      reg_soft_rst          unsigned, default = 0,  in earc heartbeat det timing
//Bit        6,      status_rst            unsigned, default = 0,  in earc heartbeat det timing
//Bit      5:4,      reserved
//Bit      3:2,      soft_rst_sel          unsigned, default = 0,  in earc heartbeat det timing
//Bit      1:0,      enable_ctrl           unsigned, default = 0,  in earc heartbeat det timing
#define     EARC_RX_CMDC_VSM_CTRL6                             (0xff603800 + (0x00d << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL6                             (volatile uint32_t *)0xff603834
//Bit    31:17,      reserved
//Bit        16,     cntl_hpd_sel          unsigned, default = 0,  in earc heartbeat det timing
//Bit      15:4,     cntl_hpd_valid_width  unsigned, default = 0,  in earc heartbeat det timing
//Bit      3:0,      cntl_hpd_glitch_width unsigned, default = 0,  in earc heartbeat det timing
#define     EARC_RX_CMDC_VSM_CTRL7                             (0xff603800 + (0x00e << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL7                             (volatile uint32_t *)0xff603838
//Bit      31:0,     vsm_ctrl7             unsigned,  default = 0,
#define     EARC_RX_CMDC_VSM_CTRL8                             (0xff603800 + (0x00f << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL8                             (volatile uint32_t *)0xff60383c
//Bit      31:0,     vsm_ctrl8             unsigned,  default = 0,
#define     EARC_RX_CMDC_VSM_CTRL9                             (0xff603800 + (0x010 << 2))
#define   P_EARC_RX_CMDC_VSM_CTRL9                             (volatile uint32_t *)0xff603840
//Bit      31:0,     vsm_ctrl9             unsigned,  default = 0,
#define     EARC_RX_CMDC_SENDER_CTRL0                          (0xff603800 + (0x011 << 2))
#define   P_EARC_RX_CMDC_SENDER_CTRL0                          (volatile uint32_t *)0xff603844
//Bit      31:2,     reserved
//Bit      1,        hb_chg_conf_auto          unsigned,  default = 0,
//Bit      0,        hb_chg_auto               unsigned,  default = 1,
#define     EARC_RX_CMDC_PACKET_CTRL0                          (0xff603800 + (0x012 << 2))
#define   P_EARC_RX_CMDC_PACKET_CTRL0                          (volatile uint32_t *)0xff603848
//Bit        31,      packet_mode_enable          unsigned, default = 0,  packet control
//Bit        30,      free_enable                 unsigned, default = 0,  packet control
//Bit        29,      soft_rst_man                unsigned, default = 0,  packet control
//Bit     28:24,      ready_th                    unsigned, default = 0,  packet control
//Bit     23:20,      reserved
//Bit      19:8,      send_pre_th                 unsigned, default = 0,  packet control
//Bit       7:5,      reserved
//Bit         4,      sw_state_update             unsigned, default = 0,  packet control
//Bit       3:0,      sw_state                    unsigned, default = 0,  packet control
#define     EARC_RX_CMDC_PACKET_CTRL1                          (0xff603800 + (0x013 << 2))
#define   P_EARC_RX_CMDC_PACKET_CTRL1                          (volatile uint32_t *)0xff60384c
//Bit        31,      ecc_endian                  unsigned, default = 0,  send
//Bit        30,      pre_reg_st                  unsigned, default = 0,  send
//Bit     29:21,      reserved
//Bit     20:16,      post_th                     unsigned, default = 0,  send
//Bit     15:14,      reserved
//Bit      13:8,      pre_th                      unsigned, default = 0,
//Bit       7:0,      post_flag                   unsigned, default = 0,
#define     EARC_RX_CMDC_PACKET_CTRL2                          (0xff603800 + (0x014 << 2))
#define   P_EARC_RX_CMDC_PACKET_CTRL2                          (volatile uint32_t *)0xff603850
//Bit      31:0,      pre_flag                    unsigned, default = 0,  X
#define     EARC_RX_CMDC_PACKET_CTRL3                          (0xff603800 + (0x015 << 2))
#define   P_EARC_RX_CMDC_PACKET_CTRL3                          (volatile uint32_t *)0xff603854
//Bit      31,       cmdc_en                      unsigned, default = 0,  XX
//Bit      30,       cmdc_parity_mask             unsigned, default = 0,  XX
//Bit      29,       imeout_en                    unsigned, default = 0,  XX
//Bit      28,       ecc_check_en                 unsigned, default = 0,  XX
//Bit      27,       rev_debug_en                 unsigned, default = 0,  XX
//Bit     26:16,     reserved
//Bit      15:0,     timeout_th                   unsigned, default = 0,  X
#define     EARC_RX_CMDC_PACKET_CTRL4                          (0xff603800 + (0x016 << 2))
#define   P_EARC_RX_CMDC_PACKET_CTRL4                          (volatile uint32_t *)0xff603858
//Bit      31,       ack_ignore                   unsigned, default = 0,  XX
//Bit      30,       cmdc_tail_check_mask         unsigned, default = 0,  XX
//Bit     29:20,     reserved
//Bit      19:0,     cmdc_packet_head             unsigned, default = 0,  XX
#define     EARC_RX_CMDC_PACKET_CTRL5                          (0xff603800 + (0x017 << 2))
#define   P_EARC_RX_CMDC_PACKET_CTRL5                          (volatile uint32_t *)0xff60385c
//Bit     31:24,     rev_debug_mask               unsigned, default = 0,  XX
//Bit     23:20,     reserved
//Bit      19:0,     cmdc_packet_head_mask        unsigned, default = 0,  XX
#define     EARC_RX_CMDC_PACKET_CTRL6                          (0xff603800 + (0x018 << 2))
#define   P_EARC_RX_CMDC_PACKET_CTRL6                          (volatile uint32_t *)0xff603860
//Bit     31:20,     recv_pre_threshold          unsigned, default = 0,  packet control
//Bit      19:9,     reserved
//Bit         8,     rec_packet_d                 unsigned, default = 0,  XX
//Bit         7,     rec_parity_err_cnt		      unsigned, default = 0,  XX
//Bit         6,     rec_ecc_err_cnt		      unsigned, default = 0,  XX
//Bit         5,     rec_unexp_cnt			      unsigned, default = 0,  XX
//Bit         4,     rec_invalid_offset_cnt	      unsigned, default = 0,  XX
//Bit         3,     rec_invalid_id_cnt		      unsigned, default = 0,  XX
//Bit         2,     rec_timeout_cnt		      unsigned, default = 0,  XX
//Bit         1,     rec_w_cnt				      unsigned, default = 0,  XX
//Bit         0,     rec_r_cnt				      unsigned, default = 0,  X
#define     EARC_RX_CMDC_BIPHASE_CTRL0                         (0xff603800 + (0x019 << 2))
#define   P_EARC_RX_CMDC_BIPHASE_CTRL0                         (volatile uint32_t *)0xff603864
//Bit     31:24,     reg_tns                       unsigned, default = 7, xx
//Bit     23:16,     delay_th                      unsigned, default = 0, xx
//Bit     15:10,     reserved
//Bit         9,     send_ack_en                   unsigned, default = 0,  xx
//Bit         8,     sq_val_en                     unsigned, default = 0,  XX
//Bit         7,     biphase_send_soft_rst         unsigned, default = 0,  XX
//Bit         6,     comma_soft_rst                unsigned, default = 0,  XX
//Bit         5,     fifo_rst                      unsigned, default = 0,  XX
//Bit         4,     receiver_no_sender            unsigned, default = 0,  XX
//Bit         3,     sender_free                   unsigned, default = 0,  XX
//Bit         2,     receiver_send                 unsigned, default = 0,  XX
//Bit         1,     receiver_earc                 unsigned, default = 0,  XX
//Bit         0,     receiver_free                 unsigned, default = 0,  XX
#define     EARC_RX_CMDC_BIPHASE_CTRL1                         (0xff603800 + (0x01a << 2))
#define   P_EARC_RX_CMDC_BIPHASE_CTRL1                         (volatile uint32_t *)0xff603868
//Bit     31:16,     reserved
//Bit        15,     ack_val_en                      unsigned, default = 0,  send
//Bit      14:8,     reserved
//Bit       7:0,     width                        unsigned, default = 0,  send
#define     EARC_RX_CMDC_BIPHASE_CTRL2                         (0xff603800 + (0x01b << 2))
#define   P_EARC_RX_CMDC_BIPHASE_CTRL2                         (volatile uint32_t *)0xff60386c
//Bit      31,        ack_val_en                  unsigned, default = 0,  send
//Bit      30:20,     reserved
//Bit       19:16,    ack_rate                   unsigned, default = 0,  comma send
//Bit       15:0,     width                         unsigned, default = 0,  comma sen
#define     EARC_RX_CMDC_BIPHASE_CTRL3                         (0xff603800 + (0x01c << 2))
#define   P_EARC_RX_CMDC_BIPHASE_CTRL3                         (volatile uint32_t *)0xff603870
//Bit      31:0,     biphase_ctrl3                 unsigned, default = 0,
#define     EARC_RX_CMDC_DEVICE_ID_CTRL                        (0xff603800 + (0x01d << 2))
#define   P_EARC_RX_CMDC_DEVICE_ID_CTRL                        (volatile uint32_t *)0xff603874
//Bit        31,     apb_write                     unsigned, default = 0, apb bus wr/read
//Bit        30,     apb_read                      unsigned, default = 0, apb bus wr/read
//Bit        29,     apb_w_r_done                  unsigned, default = 0, apb bus wr/read
//Bit        28,     apb_w_r_reset                 unsigned, default = 0, apb bus wr/read
//Bit     27:16,     reserved
//Bit      15:8,     apb_w_r_id                    unsigned, default = 0, apb bus wr/read
//Bit       7:0,     apb_w_r_start_addr            unsigned, default = 0, apb bus wr/read
#define     EARC_RX_CMDC_DEVICE_WDATA                          (0xff603800 + (0x01e << 2))
#define   P_EARC_RX_CMDC_DEVICE_WDATA                          (volatile uint32_t *)0xff603878
//Bit      31:8,     reserved
//Bit       7:0,     apb_write_data                unsigned, default = 0, apb bus wr/rea
#define     EARC_RX_CMDC_DEVICE_RDATA                          (0xff603800 + (0x01f << 2))
#define   P_EARC_RX_CMDC_DEVICE_RDATA                          (volatile uint32_t *)0xff60387c
//Bit      31:8,     reserved
//Bit       7:0,     apb_read_data                 unsigned, default = 0, apb bus wr/rea
#define     EARC_RX_ANA_CTRL0                                  (0xff603800 + (0x020 << 2))
#define   P_EARC_RX_ANA_CTRL0                                  (volatile uint32_t *)0xff603880
//Bit      31:0,     ana_ctrl0                     unsigned, default = 0,
#define     EARC_RX_ANA_CTRL1                                  (0xff603800 + (0x021 << 2))
#define   P_EARC_RX_ANA_CTRL1                                  (volatile uint32_t *)0xff603884
//Bit      31:0,     ana_ctrl1                     unsigned, default = 0,
#define     EARC_RX_ANA_CTRL2                                  (0xff603800 + (0x022 << 2))
#define   P_EARC_RX_ANA_CTRL2                                  (volatile uint32_t *)0xff603888
//Bit      31:0,     ana_ctrl2                     unsigned, default = 0,
#define     EARC_RX_ANA_CTRL3                                  (0xff603800 + (0x023 << 2))
#define   P_EARC_RX_ANA_CTRL3                                  (volatile uint32_t *)0xff60388c
//Bit      31:0,     ana_ctrl3                     unsigned, default = 0,
#define     EARC_RX_ANA_CTRL4                                  (0xff603800 + (0x024 << 2))
#define   P_EARC_RX_ANA_CTRL4                                  (volatile uint32_t *)0xff603890
//Bit      31:0,     ana_ctrl4                     unsigned, default = 0,
#define     EARC_RX_ANA_CTRL5                                  (0xff603800 + (0x025 << 2))
#define   P_EARC_RX_ANA_CTRL5                                  (volatile uint32_t *)0xff603894
//Bit      31:0,     ana_ctrl5                     unsigned, default = 0,
#define     EARC_RX_ANA_STAT0                                  (0xff603800 + (0x026 << 2))
#define   P_EARC_RX_ANA_STAT0                                  (volatile uint32_t *)0xff603898
//Bit      31:0,     ro_ANA_status0              unsigned, RO, default = 0,
#define     EARC_RX_CMDC_STATUS0                               (0xff603800 + (0x027 << 2))
#define   P_EARC_RX_CMDC_STATUS0                               (volatile uint32_t *)0xff60389c
//Bit      31:0,     ro_cmdc_status0              unsigned, RO, default = 0,
#define     EARC_RX_CMDC_STATUS1                               (0xff603800 + (0x028 << 2))
#define   P_EARC_RX_CMDC_STATUS1                               (volatile uint32_t *)0xff6038a0
//Bit      31:0,     ro_cmdc_status1              unsigned, RO, default = 0,
#define     EARC_RX_CMDC_STATUS2                               (0xff603800 + (0x029 << 2))
#define   P_EARC_RX_CMDC_STATUS2                               (volatile uint32_t *)0xff6038a4
//Bit      31:0,     ro_cmdc_status2              unsigned, RO, default = 0,
#define     EARC_RX_CMDC_STATUS3                               (0xff603800 + (0x02a << 2))
#define   P_EARC_RX_CMDC_STATUS3                               (volatile uint32_t *)0xff6038a8
//Bit      31:0,     ro_cmdc_status3              unsigned, RO, default = 0,
#define     EARC_RX_CMDC_STATUS4                               (0xff603800 + (0x02b << 2))
#define   P_EARC_RX_CMDC_STATUS4                               (volatile uint32_t *)0xff6038ac
//Bit      31:0,     ro_cmdc_status4              unsigned, RO, default = 0,
#define     EARC_RX_CMDC_STATUS5                               (0xff603800 + (0x02c << 2))
#define   P_EARC_RX_CMDC_STATUS5                               (volatile uint32_t *)0xff6038b0
//Bit      31:0,     ro_cmdc_status5              unsigned, RO, default = 0,
#define     EARC_RX_CMDC_STATUS6                               (0xff603800 + (0x02d << 2))
#define   P_EARC_RX_CMDC_STATUS6                               (volatile uint32_t *)0xff6038b4
//Bit      31,         ro_idle2_int                unsigned, RO, default =0
//Bit      30,         ro_idle1_int                unsigned, RO, default =0
//Bit      29,         ro_disc2_int                unsigned, RO, default =0
//Bit      28,         ro_disc1_int                unsigned, RO, default =0
//Bit      27,         ro_earc_int                 unsigned, RO, default =0
//Bit      26,         ro_hb_status_int            unsigned, RO, default =0
//Bit      25,         ro_losthb_int               unsigned, RO, default =0
//Bit      24,         ro_timeout_int              unsigned, RO, default =0
//Bit      23,         ro_status_ch_int            unsigned, RO, default =0
//Bit      22,         ro_int_rec_invalid_id       unsigned, RO, default =0
//Bit      21,         ro_int_rec_invalid_offset   unsigned, RO, default =0
//Bit      20,         ro_int_rec_unexp            unsigned, RO, default =0
//Bit      19,         ro_int_rec_ecc_err          unsigned, RO, default =0
//Bit      18,         ro_int_rec_parity_err       unsigned, RO, default =0
//Bit      17,         ro_int_recv_packet          unsigned, RO, default =0
//Bit      16,         ro_int_rec_time_out         unsigned, RO, default =0
//Bit      15:0,       reserved
//
// Closing file:  earc_rx_cmdc.h
//
//========================================================================
//  AUDIO EARCRX_DMAC - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF603c00
// APB4_DECODER_SECURE_BASE         32'hFF603c00
//
// Reading file:  earcrx_dmac.h
//
#define     EARCRX_DMAC_TOP_CTRL0                              (0xff603c00 + (0x000 << 2))
#define   P_EARCRX_DMAC_TOP_CTRL0                              (volatile uint32_t *)0xff603c00
//Bit   31,     reg_top_work_en               unsigned, default = 0, top work enable
//Bit   30,     reg_top_soft_rst              unsigned, default = 0, top soft reset
//Bit   29:23,  reserved
//Bit   22:20,  reg_dmac_debug_sel            unsigned, default = 0, dmac debug select
//Bit   19:18,  reserved
//Bit   17,     reg_dmac_valid_sel            unsigned, default = 0, dmac sync without clk
//Bit   16,     reg_dmac_without_clk          unsigned, default = 0, dmac sync without clk
//Bit   15,     reg_sf_sync_scan_reg          unsigned, default = 0, rst_n soft reset scan reg
//Bit   14,     reserved
//Bit   13,     reg_slow_sync_scan_reg        unsigned, default = 0, rst_n sync clk_slow scan reg
//Bit   12,     reg_a_sync_scan_reg           unsigned, default = 0, rst_n sync clk_analog scan reg
//Bit   11,     reg_slow_auto_gate            unsigned, default = 0, clk_slow auto gate
//Bit   10,     reg_a_auto_gate               unsigned, default = 0, clk_analog auto gate
//Bit   9:0,    reserved
#define     EARCRX_DMAC_SYNC_CTRL0                             (0xff603c00 + (0x001 << 2))
#define   P_EARCRX_DMAC_SYNC_CTRL0                             (volatile uint32_t *)0xff603c04
//Bit   31,     reg_work_enable               unsigned, default = 0, dmac sync module work enable
//Bit   30,     reg_rst_afifo_out_n           unsigned, default = 0, afifo out reset
//Bit   29,     reg_rst_afifo_in_n            unsigned, default = 0, afifo in reset
//Bit   28:17,  reserved
//Bit   16,     reg_ana_buf_data_sel_en       unsigned, default = 0, data from analog delay enable
//Bit   15,     reserved
//Bit   14:12,  reg_ana_buf_data_sel          unsigned, default = 0, delay cycles
//Bit   11,     reserved
//Bit   10:8,   reg_ana_clr_cnt               unsigned, default = 0, valid last how many 0 will clear
//Bit   7,      reserved
//Bit   6:4,    reg_ana_set_cnt               unsigned, default = 0, valid last how may 1 will set
//Bit   3:1,    reserved
//Bit   0,      reg_dmacin_phase              unsigned, default = 0, dmac data invert
#define     EARCRX_DMAC_SYNC_STAT0                             (0xff603c00 + (0x002 << 2))
#define   P_EARCRX_DMAC_SYNC_STAT0                             (volatile uint32_t *)0xff603c08
//Bit   31:0,   reg_dmac_sync_stat0           unsigned, default = 0
#define     EARCRX_SPDIFIN_SAMPLE_CTRL0                        (0xff603c00 + (0x003 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_CTRL0                        (volatile uint32_t *)0xff603c0c
//Bit   31,     reg_work_enable               unsigned, default = 0, spdif in sample enable
//Bit   30,     reg_spdifin_phase             unsigned, default = 0, spdif in invert
//Bit   29,     reg_debug_en                  unsigned, default = 0, debug single enable
//Bit   28,     reg_width_sel                 unsigned, default = 0, 0 detect by max_width 1 detect by min_width
//Bit   27:23,  reserved
//Bit   22:20,  reg_sample_mode               unsigned, default = 0, value
//Bit   19:0,   reg_base_timer                unsigned, default = 0, base timer to detect sample mode change
#define     EARCRX_SPDIFIN_SAMPLE_CTRL1                        (0xff603c00 + (0x004 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_CTRL1                        (volatile uint32_t *)0xff603c10
//Bit   31,     reg_force_sample_mode         unsigned, default = 0, 0 auto detect sample mode 1 force a fixed sample mode with reg_sample_mode
//Bit   30,     reserved
//Bit   29:20,  reg_sample_mode0_timer_th     unsigned, default = 0, mode0 threathold time
//Bit   19:10,  reg_sample_mode1_timer_th     unsigned, default = 0, mode1 threathold time
//Bit   9:0,    reg_sample_mode2_timer_th     unsigned, default = 0, mode2 threathold time
#define     EARCRX_SPDIFIN_SAMPLE_CTRL2                        (0xff603c00 + (0x005 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_CTRL2                        (volatile uint32_t *)0xff603c14
//Bit   31:30,  reserved
//Bit   29:20,  reg_sample_mode3_timer_th     unsigned, default = 0, mode3 threathold time
//Bit   19:10,  reg_sample_mode4_timer_th     unsigned, default = 0, mode4 threathold time
//Bit   9:0,    reg_sample_mode5_timer_th     unsigned, default = 0, mode5 threathold time
#define     EARCRX_SPDIFIN_SAMPLE_CTRL3                        (0xff603c00 + (0x006 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_CTRL3                        (volatile uint32_t *)0xff603c18
//Bit   31:24,  reg_sample_mode0_timer        unsigned, default = 0, mode0 sample time
//Bit   23:16,  reg_sample_mode1_timer        unsigned, default = 0, mode1 sample time
//Bit   15:8,   reg_sample_mode2_timer        unsigned, default = 0, mode2 sample time
//Bit   7:0,    reg_sample_mode3_timer        unsigned, default = 0, mode3 sample time
#define     EARCRX_SPDIFIN_SAMPLE_CTRL4                        (0xff603c00 + (0x007 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_CTRL4                        (volatile uint32_t *)0xff603c1c
//Bit   31:24,  reg_sample_mode4_timer        unsigned, default = 0, mode4 sample time
//Bit   23:16,  reg_sample_mode5_timer        unsigned, default = 0, mode5 sample time
//Bit   15:8,   reg_sample_mode6_timer        unsigned, default = 0, mode6 sample time
//Bit   7:0,    reserved
#define     EARCRX_SPDIFIN_SAMPLE_CTRL5                        (0xff603c00 + (0x008 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_CTRL5                        (volatile uint32_t *)0xff603c20
//Bit   31,     reg_sq_filt_en                unsigned, default = 0, dmac_sqout filter enable
//Bit   30,     reg_spdif_sqout_phase         unsigned, default = 0, dmac_sqout invert
//Bit   29:27,  reg_filter_tick_sel           unsigned, default = 0, dmac_sqout filter tick select
//Bit   26:24,  reg_filter_sel                unsigned, default = 0, dmac_sqout filter select
//Bit   23:20,  reserved
//Bit   19:0,   reg_sq_filt_timer             unsigned, default = 0, dmac_sqout filter tick
#define     EARCRX_SPDIFIN_SAMPLE_STAT0                        (0xff603c00 + (0x009 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_STAT0                        (volatile uint32_t *)0xff603c24
//Bit   31:0,   reg_spdifin_sample_stat0      unsigned, default = 0
#define     EARCRX_SPDIFIN_SAMPLE_STAT1                        (0xff603c00 + (0x00a << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_STAT1                        (volatile uint32_t *)0xff603c28
//Bit   31:0,   reg_spdifin_sample_stat1      unsigned, default = 0
#define     EARCRX_SPDIFIN_MUTE_VAL                            (0xff603c00 + (0x00b << 2))
#define   P_EARCRX_SPDIFIN_MUTE_VAL                            (volatile uint32_t *)0xff603c2c
//Bit   31:0,   reg_spdifin_mute_val          unsigned, default = 0, spdif in mute value
#define     EARCRX_SPDIFIN_CTRL0                               (0xff603c00 + (0x00c << 2))
#define   P_EARCRX_SPDIFIN_CTRL0                               (volatile uint32_t *)0xff603c30
//Bit   31,     reg_work_enable               unsigned, default = 0, spdifin wore enable
//Bit   30,     reg_chnum_sel                 unsigned, default = 0, 0 ch_num = 0~383  1 ch_num = 0~1
//Bit   29:28,  reserved
//Bit   27,     reg_debug_en                  unsigned, default = 0, debug enable
//Bit   26,     reg_chnum_en                  unsigned, default = 0, star add ch_cnt to ch_num
//Bit   25,     reg_findpapb_en               unsigned, default = 0, papb check enalbe
//Bit   24,     reg_nonpcm2pcm_en             unsigned, default = 0, nonpcm2pcm_th enable
//Bit   23:12,  reg_nonpcm2pcm_th             unsigned, default = 0, if long time didn't detect PaPb again,will generate irq
//Bit   11:8,   reg_ch_status_sel             unsigned, default = 0, for stat1/stat2
//Bit   7,      reg_mute_l                    unsigned, default = 0, mute channel l
//Bit   6,      reg_mute_r                    unsigned, default = 0, mute channel r
//Bit   5:4,    reserved
//Bit   3,      reg_check_valid               unsigned, default = 0, valid check enable
//Bit   2,      reg_check_parity              unsigned, default = 0, parity check enable
//Bit   1,      reg_invert_data               unsigned, default = 0, spdif data invert
//Bit   0,      reserved
#define     EARCRX_SPDIFIN_CTRL1                               (0xff603c00 + (0x00d << 2))
#define   P_EARCRX_SPDIFIN_CTRL1                               (volatile uint32_t *)0xff603c34
//Bit   31:24,  reserved
//Bit   31:24,  reg_clr_internal_sts          unsigned, default = 0, internal irq status clear
//Bit   23:12,  reg_mute_block_check_thd      unsigned, default = 0, mute block check time thd
//Bit   11:9,   reg_mute_block_check_tick_sel unsigned, default = 0, mute block check tick sel
//Bit   8,      reg_papb_ext_sync             unsigned, default = 0, ext 0 sync check for papb
//Bit   7:0,    reg_papb_ext_mask             unsigned, default = 0, sync 0 mask
#define     EARCRX_SPDIFIN_CTRL2                               (0xff603c00 + (0x00e << 2))
#define   P_EARCRX_SPDIFIN_CTRL2                               (volatile uint32_t *)0xff603c38
//Bit   31:24,  reg_mute_bit                   unsigned, default = 0, mute bit in channel st
//Bit   23:19,  reg_mute_block_num             unsigned, default = 0, mute min block number to declare
//Bit   18,     reg_mute_lr_ch_sel             unsigned, default = 0, mute bit in channel st L or R
//Bit   17,     reg_mute_block_check_en        unsigned, default = 0, mute block number check enable
//Bit   16,     reg_earc_cps_chst_clr_en       unsigned, default = 0, auto clear compress mode when channel status not compress
//Bit   15,     reg_earc_cps_nonpcm2pcm_clr_en unsigned, default = 0, auto clear compress mode when nonpcm2pcm
//Bit   14,     reg_earc_auto                  unsigned, default = 0, auto change earc/arc
//Bit   13,     reg_earcin_papb_lr             unsigned, default = 0, user l or r channle status to check papb
//Bit   12,     reg_earcin_check_papb          unsigned, default = 0, 0:data valid after 1 block;1: in 1st block if exit papb ,data valid after papb
//Bit   11,     reg_earcin_start_papb          unsigned, default = 0, start write toddr 1:from papb check,0 from preamble Z,valid when reg_earcin_check_papb set
//Bit   10,     reg_formatchange_auto_rst      unsigned, default = 0, auto reset will detect format change
//Bit   9,      reg_earcin_cpsb_pcpd_sel      unsigned, default = 0, compress B pcpd select : 1:next 4th subframe data 0:next sub frame data
//Bit   8:4,    reg_earc_papb_msb             unsigned, default = 0, papb msb position in data
//Bit   3,      reg_earcin_spdif_force        unsigned, default = 0, when in arc mode,spdif on force enable
//Bit   2,      reg_earcin_spdif_force_set    unsigned, default = 0, force value
//Bit   1,      reg_earcin_mode_force         unsigned, default = 0, earc mode force enable
//Bit   0,      reg_earcin_mode_force_set     unsigned, default = 0, force value
#define     EARCRX_SPDIFIN_CTRL3                               (0xff603c00 + (0x00f << 2))
#define   P_EARCRX_SPDIFIN_CTRL3                               (volatile uint32_t *)0xff603c3c
//Bit   31:16,  reg_earc_pa_value             unsigned, default = 0, earc mode pa value
//Bit   15:0,   reg_earc_pb_value             unsigned, default = 0, earc mode pb value
#define     EARCRX_SPDIFIN_STAT0                               (0xff603c00 + (0x010 << 2))
#define   P_EARCRX_SPDIFIN_STAT0                               (volatile uint32_t *)0xff603c40
//Bit   31:0,   reg_spdifin_stat0             unsigned, default = 0
#define     EARCRX_SPDIFIN_STAT1                               (0xff603c00 + (0x011 << 2))
#define   P_EARCRX_SPDIFIN_STAT1                               (volatile uint32_t *)0xff603c44
//Bit   31:0,   reg_spdifin_stat1             unsigned, default = 0
#define     EARCRX_SPDIFIN_STAT2                               (0xff603c00 + (0x012 << 2))
#define   P_EARCRX_SPDIFIN_STAT2                               (volatile uint32_t *)0xff603c48
//Bit   31:0,   reg_spdifin_stat2             unsigned, default = 0
#define     EARCRX_DMAC_UBIT_CTRL0                             (0xff603c00 + (0x013 << 2))
#define   P_EARCRX_DMAC_UBIT_CTRL0                             (volatile uint32_t *)0xff603c4c
//Bit   31,     reg_work_enable               unsigned, default = 0, dmac user bit decode enable
//Bit   30:24,  reg_iu_sync                   unsigned, default = 0, iu sync value
//Bit   23:16,  reg_fifo_thd                  unsigned, default = 0, generate irq when fifo level pass some threshold
//Bit   15,     reg_max_dist_en               unsigned, default = 0, max distance between IUs to set lost
//Bit   14,     reg_iu_sync_en                unsigned, default = 0, iu sync code enable 0 : all iu to fifo 1 only sync iu packet to fifo
//Bit   13:12,  reg_user_lr                   unsigned, default = 0, 00 off 01 use l channel userbit 10 use r channel userbit 11 user lr channel userbit
//Bit   11:8,   reg_max_dist                  unsigned, default = 0, max distance between IUs value
//Bit   7,      reg_fifo_thd_en               unsigned, default = 0, fifo_thd irq enable
//Bit   6,      reg_fifo_lost_init_en         unsigned, default = 0, when lost,initial fifo
//Bit   5,      reg_fifo_init                 unsigned, default = 0, fifo initial
//Bit   4:0,    reg_data_bit                  unsigned, default = 0, user bit position in data
#define     EARCRX_IU_RDATA                                    (0xff603c00 + (0x014 << 2))
#define   P_EARCRX_IU_RDATA                                    (volatile uint32_t *)0xff603c50
//Bit   31:8,   reserved
//Bit   7:0,    i_iu_rdata                    unsigned, default = 0, iu data,read only
#define     EARCRX_DMAC_UBIT_STAT0                             (0xff603c00 + (0x015 << 2))
#define   P_EARCRX_DMAC_UBIT_STAT0                             (volatile uint32_t *)0xff603c54
//Bit   31:0,   reg_dmac_ubit_stat0           unsigned, default = 0
#define     EARCRX_ERR_CORRECT_CTRL0                           (0xff603c00 + (0x016 << 2))
#define   P_EARCRX_ERR_CORRECT_CTRL0                           (volatile uint32_t *)0xff603c58
//Bit   31,     reg_work_enable               unsigned, default = 0, err correct work enable
//Bit   30,     reserved
//Bit   29,     reg_rst_afifo_out_n           unsigned, default = 0, reset afifo out side
//Bit   28,     reg_rst_afifo_in_n            unsigned, default = 0, reset afifo in side
//Bit   27,     reg_lr_check                  unsigned, default = 0, enable lr_check
//Bit   26:7,   reserved
//Bit   6,      reg_bchout_data_ml            unsigned, default = 0, bch output 16bit data msb is 27 or 19
//Bit   5,      reg_bchout_data_rsv           unsigned, default = 0, bch output data revers
//Bit   4,      reg_bchin_ecc_ml              unsigned, default = 0, bch input ecc msb/lsb
//Bit   3,      reg_bchin_ecc_rsv             unsigned, default = 0, bch input ecc revers
//Bit   2,      reg_bchin_data_rsv            unsigned, default = 0, bch input data revers
//Bit   1,      reg_force_set                 unsigned, default = 0, 0 off 1 compress audio mode
//Bit   0,      reg_force_en                  unsigned, default = 0, force work mode enable
#define     EARCRX_ERR_CORRECT_STAT0                           (0xff603c00 + (0x017 << 2))
#define   P_EARCRX_ERR_CORRECT_STAT0                           (volatile uint32_t *)0xff603c5c
//Bit   31:0,   reg_err_correct_stat0         unsigned, default = 0
#define     EARCRX_ANA_RST_CTRL0                               (0xff603c00 + (0x018 << 2))
#define   P_EARCRX_ANA_RST_CTRL0                               (volatile uint32_t *)0xff603c60
//Bit   31,     reg_work_enable               unsigned, default = 0, analog reset check work enable
//Bit   30,     reg_ana_rst_sf_en             unsigned, default = 0, analog reset from register enable
//Bit   29,     reg_ana_rst_sf                unsigned, default = 0, soft reset value
//Bit   28,     reserved
//Bit   27:23,  reg_new_format_pos_num        unsigned, default = 0, when new format data in, hold reset after N posedge
//Bit   22:20,  reg_dmacrx_div2_thd_tick_sel  unsigned, default = 0, earcrx_div2 hold threshold tick select
//Bit   19:0,   reg_earcrx_div2_thd           unsigned, default = 0, earcrx_div2 hold threshold
#define     EARCRX_ANA_RST_CTRL1                               (0xff603c00 + (0x019 << 2))
#define   P_EARCRX_ANA_RST_CTRL1                               (volatile uint32_t *)0xff603c64
//Bit   31,     reg_dmacrx_data_filt_en       unsigned, default = 0, filter enable
//Bit   30:28,  reg_dmacrx_data_filter_sel    unsigned, default = 0, filter select
//Bit   27:25,  reg_dmacrx_data_tick_sel      unsigned, default = 0, filter tick sel
//Bit   24:16,  reg_dmacrx_data_time          unsigned, default = 0, filter tick time
//Bit   15,     reg_dmacrx_sqout_filt_en      unsigned, default = 0, filter enable
//Bit   14:12,  reg_dmacrx_sqout_filter_sel   unsigned, default = 0, filter select
//Bit   11:9,   reg_dmacrx_sqout_tick_sel     unsigned, default = 0, filter tick sel
//Bit   8:0,    reg_dmacrx_sqout_time         unsigned, default = 0, filter tick time
#define     EARCRX_SPDIFIN_CTRL4                               (0xff603c00 + (0x020 << 2))
#define   P_EARCRX_SPDIFIN_CTRL4                               (volatile uint32_t *)0xff603c80
//Bit   31,     reserved
//Bit   30,     reg_add_ch_r                        unsigned, default = 0, reg_add_ch_r
//Bit   30,     reg_bc_val0_en                      unsigned, default = 0, reg_bc_val0_en
//Bit   28:20,  reg_stable_mask                     unsigned, default = 0, reg_stable_mask
//Bit   19:16,  reg_stable_zcnt                     unsigned, default = 0, reg_stable_zcnt
//Bit   15:0 ,  reserved
#define     EARCRX_SPDIFIN_CTRL5                               (0xff603c00 + (0x021 << 2))
#define   P_EARCRX_SPDIFIN_CTRL5                               (volatile uint32_t *)0xff603c84
//Bit   31,     reg_st_timeout_sts_clr              unsigned, default = 0, reg_st_timeout_sts_clr
//Bit   30:28,  reserved
//Bit   27:16,  reg_st_timeout_check_thd            unsigned, default = 0, reg_st_timeout_check_thd
//Bit   15,     reserved
//Bit   14:12,  reg_st_timeout_check_tick_sel       unsigned, default = 0, reg_st_timeout_check_tick_sel
//Bit   11,     reg_st_timeout_check_en             unsigned, default = 0, reg_st_timeout_check_en
//Bit   8:0,    reg_stable_int_mask                 unsigned, default = 0, reg_stable_int_mask
#define     EARCRX_SPDIFIN_CTRL6                               (0xff603c00 + (0x022 << 2))
#define   P_EARCRX_SPDIFIN_CTRL6                               (volatile uint32_t *)0xff603c88
//Bit   31:17,  reserved
//Bit   16,     reg_check_time_en                   unsigned, default = 0, reg_check_time_en
//Bit   15:0,   reg_check_time_thd                  unsigned, default = 0, reg_check_time_thd
#define     EARCRX_DMAC_SYNC_CTRL1                             (0xff603c00 + (0x023 << 2))
#define   P_EARCRX_DMAC_SYNC_CTRL1                             (volatile uint32_t *)0xff603c8c
//Bit   31:19,  reserved
//Bit   18,     reg_auto_neg_int_en                 unsigned, default = 0, reg_auto_neg_int_en
//Bit   17,     reg_auto_stable_clr                 unsigned, default = 0, reg_auto_stable_clr
//Bit   16,     reg_auto_stable_en                  unsigned, default = 0, reg_auto_stable_en
//Bit   15:0,   reg_auto_stable_thd                 unsigned, default = 0, reg_auto_stable_thd
#define     EARCRX_SPDIFIN_SAMPLE_CTRL6                        (0xff603c00 + (0x024 << 2))
#define   P_EARCRX_SPDIFIN_SAMPLE_CTRL6                        (volatile uint32_t *)0xff603c90
//Bit   31:18,  reserved
//Bit   17,     reg_hold_tri_sample                 unsigned, default = 0, reg_hold_tri_sample
//Bit   16,     reg_sample_mode_filter_en           unsigned, default = 0, reg_sample_mode_filter_en
//Bit   15:8,   reg_stable_cyc_min                  unsigned, default = 0, reg_stable_cyc_min
//Bit   7:0,    reg_stable_cyc_max                  unsigned, default = 0, reg_stable_cyc_max
//
// Closing file:  earcrx_dmac.h
//
//========================================================================
//  AUDIO EARCRX_TOP  - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF603e00
// APB4_DECODER_SECURE_BASE         32'hFF603e00
//
// Reading file:  earcrx_top.h
//
#define     EARCRX_TOP_CTRL0                                   (0xff603e00 + (0x000 << 2))
#define   P_EARCRX_TOP_CTRL0                                   (volatile uint32_t *)0xff603e00
//Bit   31:10,  reserved
//Bit   9:8,    reg_top_debug_sel             unsigned, default = 0, top debug select
//Bit   7,      reg_spdif_rx_en_force         unsigned, default = 0, force spdif_rx_en to reg_spdif_rx_en_force_value
//Bit   6,      reg_spdif_rx_en_force_value   unsigned, default = 0, value
//Bit   5,      reg_spdif_rx_sqen_force       unsigned, default = 0, force spdif_rx_sqen to reg_spdif_rx_sqe
//Bit   4,      reg_spdif_rx_sqen_force_value unsigned, default = 0, value
//Bit   3,      reg_dmacrx_en_force           unsigned, default = 0, force dmacrx_en to reg_dmacrx_en_force_value
//Bit   2,      reg_dmacrx_en_force_value     unsigned, default = 0, value
//Bit   1,      reg_dmacrx_sqen_force         unsigned, default = 0, force dmacrx_sqen to reg_dmacrx_sqen_force_value
//Bit   0,      reg_dmacrx_sqen_force_value   unsigned, default = 0, value
#define     EARCRX_DMAC_INT_MASK                               (0xff603e00 + (0x001 << 2))
#define   P_EARCRX_DMAC_INT_MASK                               (volatile uint32_t *)0xff603e04
//Bit   31:30,  reserved
//Bit   29:0,   reg_dmac_int_mask             unsigned, default = 0, dmac int mask
#define     EARCRX_DMAC_INT_PENDING                            (0xff603e00 + (0x002 << 2))
#define   P_EARCRX_DMAC_INT_PENDING                            (volatile uint32_t *)0xff603e08
//Bit   31:30,  reserved
//Bit   29:0,   reg_dmac_int_mask             unsigned, default = 0, dmac int pending,read only
#define     EARCRX_CMDC_INT_MASK                               (0xff603e00 + (0x003 << 2))
#define   P_EARCRX_CMDC_INT_MASK                               (volatile uint32_t *)0xff603e0c
//Bit   31:16,  reserved
//Bit   15:0,   reg_cmdc_int_mask             unsigned, default = 0, cmdc int mask
#define     EARCRX_CMDC_INT_PENDING                            (0xff603e00 + (0x004 << 2))
#define   P_EARCRX_CMDC_INT_PENDING                            (volatile uint32_t *)0xff603e10
//Bit   31:18,  reserved
//Bit   17:0,   reg_cmdc_int_mask             unsigned, default = 0, cmdc int pending,read only
#define     EARCRX_ANA_CTRL0                                   (0xff603e00 + (0x005 << 2))
#define   P_EARCRX_ANA_CTRL0                                   (volatile uint32_t *)0xff603e14
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
#define     EARCRX_ANA_CTRL1                                   (0xff603e00 + (0x006 << 2))
#define   P_EARCRX_ANA_CTRL1                                   (volatile uint32_t *)0xff603e18
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
#define     EARCRX_ANA_STAT0                                   (0xff603e00 + (0x007 << 2))
#define   P_EARCRX_ANA_STAT0                                   (volatile uint32_t *)0xff603e1c
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
#define     EARCRX_PLL_CTRL0                                   (0xff603e00 + (0x008 << 2))
#define   P_EARCRX_PLL_CTRL0                                   (volatile uint32_t *)0xff603e20
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
#define     EARCRX_PLL_CTRL1                                   (0xff603e00 + (0x009 << 2))
#define   P_EARCRX_PLL_CTRL1                                   (volatile uint32_t *)0xff603e24
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
#define     EARCRX_PLL_CTRL2                                   (0xff603e00 + (0x00a << 2))
#define   P_EARCRX_PLL_CTRL2                                   (volatile uint32_t *)0xff603e28
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
#define     EARCRX_PLL_CTRL3                                   (0xff603e00 + (0x00b << 2))
#define   P_EARCRX_PLL_CTRL3                                   (volatile uint32_t *)0xff603e2c
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
#define     EARCRX_PLL_STAT0                                   (0xff603e00 + (0x00c << 2))
#define   P_EARCRX_PLL_STAT0                                   (volatile uint32_t *)0xff603e30
//Bit   31:0,   reg_earcrx_ana_ctrl0          unsigned, default = 0
//
// Closing file:  earcrx_top.h
//
//========================================================================
//  AUDIO RESAMPLEB - Registers
//========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF604000
// APB4_DECODER_SECURE_BASE         32'hFF604000
//
// Reading file:  RESAMPLEB.h
//
#define     AUDIO_RSAMPB_CTRL0                                 (0xff604000 + (0x000 << 2))
#define   P_AUDIO_RSAMPB_CTRL0                                 (volatile uint32_t *)0xff604000
//Bit   31:3      reserved
//Bit   2         reg_lock_rst      //unsigned  , default =0;
//Bit   1         reg_rsamp_rst     //unsigned  , default =0;
//Bit   0         reg_sw_rst        //unsigned  , default =0;
#define     AUDIO_RSAMPB_CTRL1                                 (0xff604000 + (0x001 << 2))
#define   P_AUDIO_RSAMPB_CTRL1                                 (volatile uint32_t *)0xff604004
//Bit   31:27      reg_in_lsb        //unsigned  , default =0;
//Bit   26         reg_watchdog_en   //unsigned  , default =0;
//Bit   25         reg_rsamp_rst_sel //unsigned  , default =0;
//Bit   24         reg_module_bypas  //unsigned  , default =0;
//Bit   23:18      reg_gclk_ctrl     //unsigned  , default =0;
//Bit   17:13      reg_in_msb        //unsigned  , default =23;
//Bit   12         reg_output_en     //unsigned  , default =0;
//Bit   11         reg_rsamp_en      //unsigned  , default =0;
//Bit   10         reg_filt_en       //unsigned  , default =0;
//Bit   9          reg_post_en       //unsigned  , default =0;
//Bit   8          reg_inp_mux_mode  //unsigned  , default =0;
//Bit   7:5        reserved          //unsigned  , default =2;
//Bit   4:0        reg_inp_mux       //unsigned  , default =0;
#define     AUDIO_RSAMPB_CTRL2                                 (0xff604000 + (0x002 << 2))
#define   P_AUDIO_RSAMPB_CTRL2                                 (volatile uint32_t *)0xff604008
//Bit 31:30    reserved              //unsigned  , default =0;
//Bit 29:24    reg_chx_size          //unsigned  , default =2;
//Bit 23:18    reserved              //unsigned  , default =0;
//Bit 17:16    reg_scl_step          //unsigned  , default =0; 0: 1/1  1: 1/2  2: 1/4
//Bit 15:8     reg_filt_tap          //unsigned  , default =63;
//Bit 7:0      reg_intp_tap          //unsigned  , default =63;
#define     AUDIO_RSAMPB_PHSINIT                               (0xff604000 + (0x003 << 2))
#define   P_AUDIO_RSAMPB_PHSINIT                               (volatile uint32_t *)0xff60400c
//Bit   31:28      reserved          //unsigned  , default = 0;
//Bit   27:0       reg_init_phs      //unsigned  , default = 0;
#define     AUDIO_RSAMPB_PHSSTEP                               (0xff604000 + (0x004 << 2))
#define   P_AUDIO_RSAMPB_PHSSTEP                               (volatile uint32_t *)0xff604010
//Bit   31         reserved          //unsigned  , default = 0;
//Bit   30:0       reg_rsamp_step    //unsigned  , default = 134217728;//'h800_0000
#define     AUDIO_RSAMPB_SHIFT                                 (0xff604000 + (0x005 << 2))
#define   P_AUDIO_RSAMPB_SHIFT                                 (volatile uint32_t *)0xff604014
//Bit   31:24       reg_rsft_iir    //unsigned  , default = 23;
//Bit   23:16       reg_rsft_blnd   //unsigned  , default = 21;
//Bit   15:8        reg_rsft_sinc   //unsigned  , default = 31;
//Bit   7:0         reg_rsft_aa     //unsigned  , default = 31;
#define     AUDIO_RSAMPB_ADJ_CTRL0                             (0xff604000 + (0x006 << 2))
#define   P_AUDIO_RSAMPB_ADJ_CTRL0                             (volatile uint32_t *)0xff604018
//Bit   31:7        reserved                //unsigned
//Bit   6           reg_lock_vld_sel        //unsigned , default = 0;
//Bit   5           reg_loop_dif_clr_en     //unsigned , default = 0;
//Bit   4           reg_aout_force_en       //unsigned , default = 0;
//Bit   3           reserved                //unsigned
//Bit   2           reg_rsamp_adj_out_inv   //unsigned , default = 0;
//Bit   1           reg_rsamp_adj_force_en  //unsigned , default = 0;
//Bit   0           reg_rsamp_adj_en        //unsigned , default = 0;
#define     AUDIO_RSAMPB_ADJ_CTRL1                             (0xff604000 + (0x007 << 2))
#define   P_AUDIO_RSAMPB_ADJ_CTRL1                             (volatile uint32_t *)0xff60401c
//Bit   31:16       reg_rsamp_adj_odet_step     //unsigned , default = 8;
//Bit   15:0        reg_rsamp_adj_kmax          //unsigned , default = 32768;
#define     AUDIO_RSAMPB_ADJ_SFT                               (0xff604000 + (0x008 << 2))
#define   P_AUDIO_RSAMPB_ADJ_SFT                               (volatile uint32_t *)0xff604020
//Bit   31:30       reserved                //unsigned , default = 0;
//Bit   29          reg_rsamp_adj_dif_sel   //unsigned , default = 0;
//Bit   28:24       reg_rsamp_adj_ki        //unsigned , default = 9;
//Bit   23:21       reserved                //unsigned , default = 0;
//Bit   20:16       reg_rsamp_adj_kp        //unsigned , default = 1;
//Bit   15:13       reserved                //unsigned , default = 0;
//Bit   12:8        reg_rsamp_adj_ki_sft    //unsigned , default = 6;
//Bit   7:6         reserved                //unsigned , default = 0;
//Bit   5:0         reg_rsamp_adj_out_sft   //unsigned , default = 12;
#define     AUDIO_RSAMPB_ADJ_IDET_LEN                          (0xff604000 + (0x009 << 2))
#define   P_AUDIO_RSAMPB_ADJ_IDET_LEN                          (volatile uint32_t *)0xff604024
//Bit   31:0       reg_rsamp_adj_idet_len       //unsigned , default = 10000;
#define     AUDIO_RSAMPB_ADJ_FORCE                             (0xff604000 + (0x00a << 2))
#define   P_AUDIO_RSAMPB_ADJ_FORCE                             (volatile uint32_t *)0xff604028
//Bit   31:0       reg_rsamp_adj_force_err      //signed , default = 8;
#define     AUDIO_RSAMPB_ADJ_KI_FORCE                          (0xff604000 + (0x00b << 2))
#define   P_AUDIO_RSAMPB_ADJ_KI_FORCE                          (volatile uint32_t *)0xff60402c
//Bit   31:0       reg_rsamp_adj_ki_force //signed , default = 0;
#define     AUDIO_RSAMPB_WATCHDOG_THRD                         (0xff604000 + (0x00c << 2))
#define   P_AUDIO_RSAMPB_WATCHDOG_THRD                         (volatile uint32_t *)0xff604030
//Bit   31:0       reg_watchdog_thrd      //signed , default = 32'h1000;
#define     AUDIO_RSAMPB_DBG_INFO                              (0xff604000 + (0x00d << 2))
#define   P_AUDIO_RSAMPB_DBG_INFO                              (volatile uint32_t *)0xff604034
//Bit   31:16      reg_aout_force_hi        //unsigned , default = 0;
//Bit   15:7       reserved                 //unsigned , default = 0;
//Bit   6          reg_rsamp_dbgcnt_clr     //unsigned , default = 0;
//Bit   5          reg_rsamp_dbgcnt_vldsel  //unsigned , default = 0;
//Bit   4          reg_rsamp_dbgcnt_en      //unsigned , default = 0;
//Bit   3          reserved                 //unsigned , default = 0;
//Bit   2:0        reg_watchdog_rstsel      //unsigned , default = 4;
#define     AUDIO_RSAMPB_AOUT_FORCE                            (0xff604000 + (0x00e << 2))
#define   P_AUDIO_RSAMPB_AOUT_FORCE                            (volatile uint32_t *)0xff604038
//Bit   31:0       reg_aout_force_lo        //unsigned , default = 0;
#define     AUDIO_RSAMPB_IRQ_CTRL                              (0xff604000 + (0x00f << 2))
#define   P_AUDIO_RSAMPB_IRQ_CTRL                              (volatile uint32_t *)0xff60403c
//Bit   31:16      reg_irq_thrd             //unsigned , default = 0;
//Bit   15:12      reserved                 //unsigned , default = 0;
//Bit   11:8       reg_irq_sel              //unsigned , default = 0;
//Bit   7:4        reg_irq_clr              //unsigned , default = 0;
//Bit   3:0        reg_irq_en               //unsigned , default = 0;
#define     AUDIO_RSAMPB_RO_STATUS                             (0xff604000 + (0x010 << 2))
#define   P_AUDIO_RSAMPB_RO_STATUS                             (volatile uint32_t *)0xff604040
//Bit   31:0       ro_rsamp_stat  //{din_chx_chk_err,is_idle_st,rsamp_fifo_over_cnt[7:0]}
#define     AUDIO_RSAMPB_RO_ADJ_FREQ                           (0xff604000 + (0x011 << 2))
#define   P_AUDIO_RSAMPB_RO_ADJ_FREQ                           (volatile uint32_t *)0xff604044
//Bit   31:0       ro_rsamp_adj_freq
#define     AUDIO_RSAMPB_RO_ADJ_DIFF_BAK                       (0xff604000 + (0x012 << 2))
#define   P_AUDIO_RSAMPB_RO_ADJ_DIFF_BAK                       (volatile uint32_t *)0xff604048
//Bit   31:0       ro_det_diff_bak
#define     AUDIO_RSAMPB_RO_ADJ_DIFF_DLT                       (0xff604000 + (0x013 << 2))
#define   P_AUDIO_RSAMPB_RO_ADJ_DIFF_DLT                       (volatile uint32_t *)0xff60404c
//Bit   31:0       ro_det_diff_dlt
#define     AUDIO_RSAMPB_RO_ADJ_PHS_ERR                        (0xff604000 + (0x014 << 2))
#define   P_AUDIO_RSAMPB_RO_ADJ_PHS_ERR                        (volatile uint32_t *)0xff604050
//Bit   31:0       ro_det_phase_err
#define     AUDIO_RSAMPB_RO_ADJ_KI_OUT                         (0xff604000 + (0x015 << 2))
#define   P_AUDIO_RSAMPB_RO_ADJ_KI_OUT                         (volatile uint32_t *)0xff604054
//Bit   31:0       ro_rsamp_ki_out
#define     AUDIO_RSAMPB_RO_IN_CNT                             (0xff604000 + (0x016 << 2))
#define   P_AUDIO_RSAMPB_RO_IN_CNT                             (volatile uint32_t *)0xff604058
//Bit   31:0       ro_rsamp_in_cnt
#define     AUDIO_RSAMPB_RO_OUT_CNT                            (0xff604000 + (0x017 << 2))
#define   P_AUDIO_RSAMPB_RO_OUT_CNT                            (volatile uint32_t *)0xff60405c
//Bit   31:0       ro_rsamp_out_cnt
#define     AUDIO_RSAMPB_RO_ADJ_PHS_ERR_VAR                    (0xff604000 + (0x018 << 2))
#define   P_AUDIO_RSAMPB_RO_ADJ_PHS_ERR_VAR                    (volatile uint32_t *)0xff604060
//Bit   31:0       ro_det_phase_err_var
#define     AUDIO_RSAMPB_POST_COEF0                            (0xff604000 + (0x020 << 2))
#define   P_AUDIO_RSAMPB_POST_COEF0                            (volatile uint32_t *)0xff604080
//Bit   31:0       reg_post_coef0 //signed  , default = 0;
#define     AUDIO_RSAMPB_POST_COEF1                            (0xff604000 + (0x021 << 2))
#define   P_AUDIO_RSAMPB_POST_COEF1                            (volatile uint32_t *)0xff604084
//Bit   31:0       reg_post_coef1 //signed  , default = 0;
#define     AUDIO_RSAMPB_POST_COEF2                            (0xff604000 + (0x022 << 2))
#define   P_AUDIO_RSAMPB_POST_COEF2                            (volatile uint32_t *)0xff604088
//Bit   31:0       reg_post_coef2 //signed  , default = 0;
#define     AUDIO_RSAMPB_POST_COEF3                            (0xff604000 + (0x023 << 2))
#define   P_AUDIO_RSAMPB_POST_COEF3                            (volatile uint32_t *)0xff60408c
//Bit   31:0       reg_post_coef3 //signed  , default = 0;
#define     AUDIO_RSAMPB_POST_COEF4                            (0xff604000 + (0x024 << 2))
#define   P_AUDIO_RSAMPB_POST_COEF4                            (volatile uint32_t *)0xff604090
//Bit   31:0       reg_post_coef4 //signed  , default = 0;
#define     AUDIO_RSAMPB_AA_COEF_ADDR                          (0xff604000 + (0x030 << 2))
#define   P_AUDIO_RSAMPB_AA_COEF_ADDR                          (volatile uint32_t *)0xff6040c0
//Bit   31:0       reg_aa_coef_addr     //unsigned, default = 0;
#define     AUDIO_RSAMPB_AA_COEF_DATA                          (0xff604000 + (0x031 << 2))
#define   P_AUDIO_RSAMPB_AA_COEF_DATA                          (volatile uint32_t *)0xff6040c4
//Bit   31:0       reg_aa_coef_data     //signed  , default = 0;
#define     AUDIO_RSAMPB_SINC_COEF_ADDR                        (0xff604000 + (0x040 << 2))
#define   P_AUDIO_RSAMPB_SINC_COEF_ADDR                        (volatile uint32_t *)0xff604100
//Bit   31:0       reg_sinc_coef_addr   //unsigned, default = 0;
#define     AUDIO_RSAMPB_SINC_COEF_DATA                        (0xff604000 + (0x041 << 2))
#define   P_AUDIO_RSAMPB_SINC_COEF_DATA                        (volatile uint32_t *)0xff604104
//Bit   31:0       reg_sinc_coef_data   //signed  , default = 0;
//
// Closing file:  RESAMPLEB.h
//
//
// Closing file:  ../include/REG_LIST_AUDIO_RTL.h
//
//========================================================================
//  MIPI_DSI_HOST
//========================================================================
//
// Reading file:  dsi_regs.h
//
// synopsys translate_off
// synopsys translate_on
#define     DSI_CBUS_BASE                                      (0xff604000 + (0x01c << 2))
#define   P_DSI_CBUS_BASE                                      (volatile uint32_t *)0xff604070
//===========================================================================
// MIPI DSI HOST A
//===========================================================================
// APB4_DECODER_NON_SECURE_BASE     32'hFF64C000
// APB4_DECODER_SECURE_BASE         32'hFF64C000
#define     MIPI_DSI_DWC_VERSION_OS                            (0xff64c000 + (0x000 << 2))
#define   P_MIPI_DSI_DWC_VERSION_OS                            (volatile uint32_t *)0xff64c000
#define     MIPI_DSI_DWC_PWR_UP_OS                             (0xff64c000 + (0x001 << 2))
#define   P_MIPI_DSI_DWC_PWR_UP_OS                             (volatile uint32_t *)0xff64c004
#define     MIPI_DSI_DWC_CLKMGR_CFG_OS                         (0xff64c000 + (0x002 << 2))
#define   P_MIPI_DSI_DWC_CLKMGR_CFG_OS                         (volatile uint32_t *)0xff64c008
#define     MIPI_DSI_DWC_DPI_VCID_OS                           (0xff64c000 + (0x003 << 2))
#define   P_MIPI_DSI_DWC_DPI_VCID_OS                           (volatile uint32_t *)0xff64c00c
#define     MIPI_DSI_DWC_DPI_COLOR_CODING_OS                   (0xff64c000 + (0x004 << 2))
#define   P_MIPI_DSI_DWC_DPI_COLOR_CODING_OS                   (volatile uint32_t *)0xff64c010
#define     MIPI_DSI_DWC_DPI_CFG_POL_OS                        (0xff64c000 + (0x005 << 2))
#define   P_MIPI_DSI_DWC_DPI_CFG_POL_OS                        (volatile uint32_t *)0xff64c014
#define     MIPI_DSI_DWC_DPI_LP_CMD_TIM_OS                     (0xff64c000 + (0x006 << 2))
#define   P_MIPI_DSI_DWC_DPI_LP_CMD_TIM_OS                     (volatile uint32_t *)0xff64c018
#define     MIPI_DSI_DWC_PCKHDL_CFG_OS                         (0xff64c000 + (0x00b << 2))
#define   P_MIPI_DSI_DWC_PCKHDL_CFG_OS                         (volatile uint32_t *)0xff64c02c
#define     MIPI_DSI_DWC_GEN_VCID_OS                           (0xff64c000 + (0x00c << 2))
#define   P_MIPI_DSI_DWC_GEN_VCID_OS                           (volatile uint32_t *)0xff64c030
#define     MIPI_DSI_DWC_MODE_CFG_OS                           (0xff64c000 + (0x00d << 2))
#define   P_MIPI_DSI_DWC_MODE_CFG_OS                           (volatile uint32_t *)0xff64c034
#define     MIPI_DSI_DWC_VID_MODE_CFG_OS                       (0xff64c000 + (0x00e << 2))
#define   P_MIPI_DSI_DWC_VID_MODE_CFG_OS                       (volatile uint32_t *)0xff64c038
#define     MIPI_DSI_DWC_VID_PKT_SIZE_OS                       (0xff64c000 + (0x00f << 2))
#define   P_MIPI_DSI_DWC_VID_PKT_SIZE_OS                       (volatile uint32_t *)0xff64c03c
#define     MIPI_DSI_DWC_VID_NUM_CHUNKS_OS                     (0xff64c000 + (0x010 << 2))
#define   P_MIPI_DSI_DWC_VID_NUM_CHUNKS_OS                     (volatile uint32_t *)0xff64c040
#define     MIPI_DSI_DWC_VID_NULL_SIZE_OS                      (0xff64c000 + (0x011 << 2))
#define   P_MIPI_DSI_DWC_VID_NULL_SIZE_OS                      (volatile uint32_t *)0xff64c044
#define     MIPI_DSI_DWC_VID_HSA_TIME_OS                       (0xff64c000 + (0x012 << 2))
#define   P_MIPI_DSI_DWC_VID_HSA_TIME_OS                       (volatile uint32_t *)0xff64c048
#define     MIPI_DSI_DWC_VID_HBP_TIME_OS                       (0xff64c000 + (0x013 << 2))
#define   P_MIPI_DSI_DWC_VID_HBP_TIME_OS                       (volatile uint32_t *)0xff64c04c
#define     MIPI_DSI_DWC_VID_HLINE_TIME_OS                     (0xff64c000 + (0x014 << 2))
#define   P_MIPI_DSI_DWC_VID_HLINE_TIME_OS                     (volatile uint32_t *)0xff64c050
#define     MIPI_DSI_DWC_VID_VSA_LINES_OS                      (0xff64c000 + (0x015 << 2))
#define   P_MIPI_DSI_DWC_VID_VSA_LINES_OS                      (volatile uint32_t *)0xff64c054
#define     MIPI_DSI_DWC_VID_VBP_LINES_OS                      (0xff64c000 + (0x016 << 2))
#define   P_MIPI_DSI_DWC_VID_VBP_LINES_OS                      (volatile uint32_t *)0xff64c058
#define     MIPI_DSI_DWC_VID_VFP_LINES_OS                      (0xff64c000 + (0x017 << 2))
#define   P_MIPI_DSI_DWC_VID_VFP_LINES_OS                      (volatile uint32_t *)0xff64c05c
#define     MIPI_DSI_DWC_VID_VACTIVE_LINES_OS                  (0xff64c000 + (0x018 << 2))
#define   P_MIPI_DSI_DWC_VID_VACTIVE_LINES_OS                  (volatile uint32_t *)0xff64c060
#define     MIPI_DSI_DWC_EDPI_CMD_SIZE_OS                      (0xff64c000 + (0x019 << 2))
#define   P_MIPI_DSI_DWC_EDPI_CMD_SIZE_OS                      (volatile uint32_t *)0xff64c064
#define     MIPI_DSI_DWC_CMD_MODE_CFG_OS                       (0xff64c000 + (0x01a << 2))
#define   P_MIPI_DSI_DWC_CMD_MODE_CFG_OS                       (volatile uint32_t *)0xff64c068
#define     MIPI_DSI_DWC_GEN_HDR_OS                            (0xff64c000 + (0x01b << 2))
#define   P_MIPI_DSI_DWC_GEN_HDR_OS                            (volatile uint32_t *)0xff64c06c
#define     MIPI_DSI_DWC_GEN_PLD_DATA_OS                       (0xff64c000 + (0x01c << 2))
#define   P_MIPI_DSI_DWC_GEN_PLD_DATA_OS                       (volatile uint32_t *)0xff64c070
#define     MIPI_DSI_DWC_CMD_PKT_STATUS_OS                     (0xff64c000 + (0x01d << 2))
#define   P_MIPI_DSI_DWC_CMD_PKT_STATUS_OS                     (volatile uint32_t *)0xff64c074
#define     MIPI_DSI_DWC_TO_CNT_CFG_OS                         (0xff64c000 + (0x01e << 2))
#define   P_MIPI_DSI_DWC_TO_CNT_CFG_OS                         (volatile uint32_t *)0xff64c078
#define     MIPI_DSI_DWC_HS_RD_TO_CNT_OS                       (0xff64c000 + (0x01f << 2))
#define   P_MIPI_DSI_DWC_HS_RD_TO_CNT_OS                       (volatile uint32_t *)0xff64c07c
#define     MIPI_DSI_DWC_LP_RD_TO_CNT_OS                       (0xff64c000 + (0x020 << 2))
#define   P_MIPI_DSI_DWC_LP_RD_TO_CNT_OS                       (volatile uint32_t *)0xff64c080
#define     MIPI_DSI_DWC_HS_WR_TO_CNT_OS                       (0xff64c000 + (0x021 << 2))
#define   P_MIPI_DSI_DWC_HS_WR_TO_CNT_OS                       (volatile uint32_t *)0xff64c084
#define     MIPI_DSI_DWC_LP_WR_TO_CNT_OS                       (0xff64c000 + (0x022 << 2))
#define   P_MIPI_DSI_DWC_LP_WR_TO_CNT_OS                       (volatile uint32_t *)0xff64c088
#define     MIPI_DSI_DWC_BTA_TO_CNT_OS                         (0xff64c000 + (0x023 << 2))
#define   P_MIPI_DSI_DWC_BTA_TO_CNT_OS                         (volatile uint32_t *)0xff64c08c
#define     MIPI_DSI_DWC_SDF_3D_OS                             (0xff64c000 + (0x024 << 2))
#define   P_MIPI_DSI_DWC_SDF_3D_OS                             (volatile uint32_t *)0xff64c090
#define     MIPI_DSI_DWC_LPCLK_CTRL_OS                         (0xff64c000 + (0x025 << 2))
#define   P_MIPI_DSI_DWC_LPCLK_CTRL_OS                         (volatile uint32_t *)0xff64c094
#define     MIPI_DSI_DWC_PHY_TMR_LPCLK_CFG_OS                  (0xff64c000 + (0x026 << 2))
#define   P_MIPI_DSI_DWC_PHY_TMR_LPCLK_CFG_OS                  (volatile uint32_t *)0xff64c098
#define     MIPI_DSI_DWC_PHY_TMR_CFG_OS                        (0xff64c000 + (0x027 << 2))
#define   P_MIPI_DSI_DWC_PHY_TMR_CFG_OS                        (volatile uint32_t *)0xff64c09c
#define     MIPI_DSI_DWC_PHY_RSTZ_OS                           (0xff64c000 + (0x028 << 2))
#define   P_MIPI_DSI_DWC_PHY_RSTZ_OS                           (volatile uint32_t *)0xff64c0a0
#define     MIPI_DSI_DWC_PHY_IF_CFG_OS                         (0xff64c000 + (0x029 << 2))
#define   P_MIPI_DSI_DWC_PHY_IF_CFG_OS                         (volatile uint32_t *)0xff64c0a4
#define     MIPI_DSI_DWC_PHY_ULPS_CTRL_OS                      (0xff64c000 + (0x02a << 2))
#define   P_MIPI_DSI_DWC_PHY_ULPS_CTRL_OS                      (volatile uint32_t *)0xff64c0a8
#define     MIPI_DSI_DWC_PHY_TX_TRIGGERS_OS                    (0xff64c000 + (0x02b << 2))
#define   P_MIPI_DSI_DWC_PHY_TX_TRIGGERS_OS                    (volatile uint32_t *)0xff64c0ac
#define     MIPI_DSI_DWC_PHY_STATUS_OS                         (0xff64c000 + (0x02c << 2))
#define   P_MIPI_DSI_DWC_PHY_STATUS_OS                         (volatile uint32_t *)0xff64c0b0
#define     MIPI_DSI_DWC_PHY_TST_CTRL0_OS                      (0xff64c000 + (0x02d << 2))
#define   P_MIPI_DSI_DWC_PHY_TST_CTRL0_OS                      (volatile uint32_t *)0xff64c0b4
#define     MIPI_DSI_DWC_PHY_TST_CTRL1_OS                      (0xff64c000 + (0x02e << 2))
#define   P_MIPI_DSI_DWC_PHY_TST_CTRL1_OS                      (volatile uint32_t *)0xff64c0b8
#define     MIPI_DSI_DWC_INT_ST0_OS                            (0xff64c000 + (0x02f << 2))
#define   P_MIPI_DSI_DWC_INT_ST0_OS                            (volatile uint32_t *)0xff64c0bc
#define     MIPI_DSI_DWC_INT_ST1_OS                            (0xff64c000 + (0x030 << 2))
#define   P_MIPI_DSI_DWC_INT_ST1_OS                            (volatile uint32_t *)0xff64c0c0
#define     MIPI_DSI_DWC_INT_MSK0_OS                           (0xff64c000 + (0x031 << 2))
#define   P_MIPI_DSI_DWC_INT_MSK0_OS                           (volatile uint32_t *)0xff64c0c4
#define     MIPI_DSI_DWC_INT_MSK1_OS                           (0xff64c000 + (0x032 << 2))
#define   P_MIPI_DSI_DWC_INT_MSK1_OS                           (volatile uint32_t *)0xff64c0c8
//------------------------------------------------------------------------------
// Top-level registers: AmLogic proprietary
//------------------------------------------------------------------------------
#define     MIPI_DSI_TOP_SHADOW_HSA_TIME                       (0xff64c000 + (0x0e8 << 2))
#define   P_MIPI_DSI_TOP_SHADOW_HSA_TIME                       (volatile uint32_t *)0xff64c3a0
#define     MIPI_DSI_TOP_SHADOW_HBP_TIME                       (0xff64c000 + (0x0e9 << 2))
#define   P_MIPI_DSI_TOP_SHADOW_HBP_TIME                       (volatile uint32_t *)0xff64c3a4
#define     MIPI_DSI_TOP_SHADOW_HLINE_TIME                     (0xff64c000 + (0x0ea << 2))
#define   P_MIPI_DSI_TOP_SHADOW_HLINE_TIME                     (volatile uint32_t *)0xff64c3a8
#define     MIPI_DSI_TOP_SHADOW_VSA_LINES                      (0xff64c000 + (0x0eb << 2))
#define   P_MIPI_DSI_TOP_SHADOW_VSA_LINES                      (volatile uint32_t *)0xff64c3ac
#define     MIPI_DSI_TOP_SHADOW_VBP_LINES                      (0xff64c000 + (0x0ec << 2))
#define   P_MIPI_DSI_TOP_SHADOW_VBP_LINES                      (volatile uint32_t *)0xff64c3b0
#define     MIPI_DSI_TOP_SHADOW_VFP_LINES                      (0xff64c000 + (0x0ed << 2))
#define   P_MIPI_DSI_TOP_SHADOW_VFP_LINES                      (volatile uint32_t *)0xff64c3b4
#define     MIPI_DSI_TOP_SHADOW_VACTIVE_LINES                  (0xff64c000 + (0x0ee << 2))
#define   P_MIPI_DSI_TOP_SHADOW_VACTIVE_LINES                  (volatile uint32_t *)0xff64c3b8
#define     MIPI_DSI_TOP_SHADOW_TIME_CTRL                      (0xff64c000 + (0x0ef << 2))
#define   P_MIPI_DSI_TOP_SHADOW_TIME_CTRL                      (volatile uint32_t *)0xff64c3bc
// 31: 4    Reserved.                                                                           Default 0.
//     3 RW ~tim_rst_n:  1=Assert SW reset on mipi_dsi_host_timing block.   0=Release reset.    Default 1.
//     2 RW ~dpi_rst_n:  1=Assert SW reset on mipi_dsi_host_dpi block.      0=Release reset.    Default 1.
//     1 RW ~intr_rst_n: 1=Assert SW reset on mipi_dsi_host_intr block.     0=Release reset.    Default 1.
//     0 RW ~dwc_rst_n:  1=Assert SW reset on IP core.                      0=Release reset.    Default 1.
#define     MIPI_DSI_TOP_SW_RESET                              (0xff64c000 + (0x0f0 << 2))
#define   P_MIPI_DSI_TOP_SW_RESET                              (volatile uint32_t *)0xff64c3c0
// 31: 5    Reserved.                                                                                                       Default 0.
//     4 RW manual_edpihalt:  1=Manual suspend VencL; 0=do not suspend VencL.                                               Default 0.
//     3 RW auto_edpihalt_en: 1=Enable IP's edpihalt signal to suspend VencL; 0=IP's edpihalt signal does not affect VencL. Default 0.
//     2 RW clock_freerun: Apply to auto-clock gate only.                                                                   Default 0.
//                          0=Default, use auto-clock gating to save power;
//                          1=use free-run clock, disable auto-clock gating, for debug mode.
//     1 RW enable_pixclk: A manual clock gate option, due to DWC IP does not have auto-clock gating. 1=Enable pixclk.      Default 0.
//     0 RW enable_sysclk: A manual clock gate option, due to DWC IP does not have auto-clock gating. 1=Enable sysclk.      Default 0.
#define     MIPI_DSI_TOP_CLK_CNTL                              (0xff64c000 + (0x0f1 << 2))
#define   P_MIPI_DSI_TOP_CLK_CNTL                              (volatile uint32_t *)0xff64c3c4
// 31:27    Reserved.                                                                       Default 0.
//    26 RW de_dpi_pol:     1= Invert DE polarity from mipi_dsi_host_dpi.                   Default 0.
//    25 RW hsync_dpi_pol:  1= Invert HS polarity from mipi_dsi_host_dpi.                   Default 0.
//    24 RW vsync_dpi_pol:  1= Invert VS polarity from mipi_dsi_host_dpi.                   Default 0.
// 23:20 RW dpi_color_mode: Define DPI pixel format.                                        Default 0.
//                           0=16-bit RGB565 config 1;
//                           1=16-bit RGB565 config 2;
//                           2=16-bit RGB565 config 3;
//                           3=18-bit RGB666 config 1;
//                           4=18-bit RGB666 config 2;
//                           5=24-bit RGB888;
//                           6=20-bit YCbCr 4:2:2;
//                           7=24-bit YCbCr 4:2:2;
//                           8=16-bit YCbCr 4:2:2;
//                           9=30-bit RGB;
//                          10=36-bit RGB;
//                          11=12-bit YCbCr 4:2:0.
//    19    Reserved.                                                                       Default 0.
// 18:16 RW in_color_mode:  Define VENC data width.                                         Default 0.
//                          0=30-bit pixel;
//                          1=24-bit pixel;
//                          2=18-bit pixel, RGB666;
//                          3=16-bit pixel, RGB565.
// 15:14 RW chroma_subsample: Define method of chroma subsampling.                          Default 0.
//                            Applicable to YUV422 or YUV420 only.
//                            0=Use even pixel's chroma;
//                            1=Use odd pixel's chroma;
//                            2=Use averaged value between even and odd pair.
// 13:12 RW comp2_sel:  Select which component to be Cr or B: 0=comp0; 1=comp1; 2=comp2.    Default 2.
// 11:10 RW comp1_sel:  Select which component to be Cb or G: 0=comp0; 1=comp1; 2=comp2.    Default 1.
//  9: 8 RW comp0_sel:  Select which component to be Y  or R: 0=comp0; 1=comp1; 2=comp2.    Default 0.
//     7    Reserved.                                                                       Default 0.
//     6 RW de_venc_pol:    1= Invert DE polarity from VENC.                                Default 0.
//     5 RW hsync_venc_pol: 1= Invert HS polarity from VENC.                                Default 0.
//     4 RW vsync_venc_pol: 1= Invert VS polarity from VENC.                                Default 0.
//     3 RW dpicolorm:      Signal to IP.                                                   Default 0.
//     2 RW dpishutdn:      Signal to IP.                                                   Default 0.
//     1    Reserved.                                                                       Default 0.
//     0    Reserved.                                                                       Default 0.
#define     MIPI_DSI_TOP_CNTL                                  (0xff64c000 + (0x0f2 << 2))
#define   P_MIPI_DSI_TOP_CNTL                                  (volatile uint32_t *)0xff64c3c8
// 31:16    Reserved.                                                                                                           Default 0.
// 15: 8 RW suspend_frame_rate: Define rate of timed-suspend.                                                                   Default 0.
//                              0=Execute suspend every frame; 1=Every other frame; ...; 255=Every 256 frame.
//  7: 4    Reserved.                                                                                                           Default 0.
//     3 RW disable suspend venc:   1=don`t support suspend VencL. 0=support suspend venc                                       Default 0.
//     2 RW timed_suspend_en:   1=Enable timed suspend VencL. 0=Disable timed suspend.                                          Default 0.
//     1 RW manual_suspend_en:  1=Enable manual suspend VencL. 1=Cancel manual suspend VencL.                                   Default 0.
//     0 RW suspend_on_edpihalt:1=Enable IP's edpihalt signal to suspend VencL; 0=IP's edpihalt signal does not affect VencL.   Default 1.
#define     MIPI_DSI_TOP_SUSPEND_CNTL                          (0xff64c000 + (0x0f3 << 2))
#define   P_MIPI_DSI_TOP_SUSPEND_CNTL                          (volatile uint32_t *)0xff64c3cc
// 31:29    Reserved.                                                                                                           Default 0.
// 28:16 RW suspend_line_end:   Define timed-suspend region. Suspend from [pix_start,line_start] to [pix_end,line_end].         Default 0.
// 15:13    Reserved.                                                                                                           Default 0.
// 12: 0 RW suspend_line_start: Define timed-suspend region. Suspend from [pix_start,line_start] to [pix_end,line_end].         Default 0.
#define     MIPI_DSI_TOP_SUSPEND_LINE                          (0xff64c000 + (0x0f4 << 2))
#define   P_MIPI_DSI_TOP_SUSPEND_LINE                          (volatile uint32_t *)0xff64c3d0
// 31:29    Reserved.                                                                                                           Default 0.
// 28:16 RW suspend_pix_end:    Define timed-suspend region. Suspend from [pix_start,line_start] to [pix_end,line_end].         Default 0.
// 15:13    Reserved.                                                                                                           Default 0.
// 12: 0 RW suspend_pix_start:  Define timed-suspend region. Suspend from [pix_start,line_start] to [pix_end,line_end].         Default 0.
#define     MIPI_DSI_TOP_SUSPEND_PIX                           (0xff64c000 + (0x0f5 << 2))
#define   P_MIPI_DSI_TOP_SUSPEND_PIX                           (volatile uint32_t *)0xff64c3d4
// 31:20    Reserved.                                                                                                           Default 0.
// 19:10 RW meas_vsync:     Control on measuring Host Controller's vsync.                                                       Default 0.
//                          [   19] meas_en:        1=Enable measurement
//                          [   18] accum_meas_en:  0=meas_count is cleared at the end of each measure;
//                                                  1=meas_count is accumulated at the end of each measure.
//                          [17:10] vsync_span:     Define the duration of a measure is to last for how many Vsyncs.
//  9: 0 RW meas_edpite:    Control on measuring Display Slave's edpite.                                                        Default 0.
//                          [    9] meas_en:        1=Enable measurement
//                          [    8] accum_meas_en:  0=meas_count is cleared at the end of each measure;
//                                                  1=meas_count is accumulated at the end of each measure.
//                          [ 7: 0] edpite_span:    Define the duration of a measure is to last for how many edpite.
#define     MIPI_DSI_TOP_MEAS_CNTL                             (0xff64c000 + (0x0f6 << 2))
#define   P_MIPI_DSI_TOP_MEAS_CNTL                             (volatile uint32_t *)0xff64c3d8
//    31 R  stat_edpihalt:  status of edpihalt signal from IP.              Default 0.
// 30:29    Reserved.                                                       Default 0.
// 28:16 R  stat_te_line:   Snapshot of Host's line position at edpite.     Default 0.
// 15:13    Reserved.                                                       Default 0.
// 12: 0 R  stat_te_pix:    Snapshot of Host's pixel position at edpite.    Default 0.
#define     MIPI_DSI_TOP_STAT                                  (0xff64c000 + (0x0f7 << 2))
#define   P_MIPI_DSI_TOP_STAT                                  (volatile uint32_t *)0xff64c3dc
// To measure display slave's frame rate, we can use a reference clock to measure the duration of one of more edpite pulse(s).
// Measurement control is by register MIPI_DSI_TOP_MEAS_CNTL bit[9:0].
// Reference clock comes from clk_rst_tst.cts_dsi_meas_clk, and is defined by HIU register HHI_VDIN_MEAS_CLK_CNTL bit[23:12].
// measurement result is in MIPI_DSI_TOP_MEAS_STAT_TE0 and MIPI_DSI_TOP_MEAS_STAT_TE1, as below:
// edpite_meas_count[47:0]: Number of reference clock cycles counted during one measure period (non-incremental measure), or
//                          during all measure periods so far (incremental measure).
// edpite_meas_count_n[3:0]:Number of measure periods has been done. Number can wrap over.
//
// 31: 0 R  edpite_meas_count[31:0].    Default 0.
#define     MIPI_DSI_TOP_MEAS_STAT_TE0                         (0xff64c000 + (0x0f8 << 2))
#define   P_MIPI_DSI_TOP_MEAS_STAT_TE0                         (volatile uint32_t *)0xff64c3e0
// 19:16 R  edpite_meas_count_n.        Default 0.
// 15: 0 R  edpite_meas_count[47:32].   Default 0.
#define     MIPI_DSI_TOP_MEAS_STAT_TE1                         (0xff64c000 + (0x0f9 << 2))
#define   P_MIPI_DSI_TOP_MEAS_STAT_TE1                         (volatile uint32_t *)0xff64c3e4
// To measure Host's frame rate, we can use a reference clock to measure the duration of one of more Vsync pulse(s).
// Measurement control is by register MIPI_DSI_TOP_MEAS_CNTL bit[19:10].
// Reference clock comes from clk_rst_tst.cts_dsi_meas_clk, and is defined by HIU register HHI_VDIN_MEAS_CLK_CNTL bit[23:12].
// measurement result is in MIPI_DSI_TOP_MEAS_STAT_VS0 and MIPI_DSI_TOP_MEAS_STAT_VS1, as below:
// vsync_meas_count[47:0]:  Number of reference clock cycles counted during one measure period (non-incremental measure), or
//                          during all measure periods so far (incremental measure).
// vsync_meas_count_n[3:0]: Number of measure periods has been done. Number can wrap over.
//
// 31: 0 R  vsync_meas_count[31:0].     Default 0.
#define     MIPI_DSI_TOP_MEAS_STAT_VS0                         (0xff64c000 + (0x0fa << 2))
#define   P_MIPI_DSI_TOP_MEAS_STAT_VS0                         (volatile uint32_t *)0xff64c3e8
// 19:16 R  vsync_meas_count_n.         Default 0.
// 15: 0 R  vsync_meas_count[47:32].    Default 0.
#define     MIPI_DSI_TOP_MEAS_STAT_VS1                         (0xff64c000 + (0x0fb << 2))
#define   P_MIPI_DSI_TOP_MEAS_STAT_VS1                         (volatile uint32_t *)0xff64c3ec
// 31:16 RW intr_stat/clr. For each bit, read as this interrupt level status, write 1 to clear. Default 0.
//                         Note: To clear the interrupt level, simply write 1 to the specific bit, no need to write 0 afterwards.
//          [31:22] Reserved
//          [   21] stat/clr of EOF interrupt
//          [   20] stat/clr of de_fall interrupt
//          [   19] stat/clr of de_rise interrupt
//          [   18] stat/clr of vs_fall interrupt
//          [   17] stat/clr of vs_rise interrupt
//          [   16] stat/clr of dwc_edpite interrupt
// 15: 0 RW intr_enable. For each bit, 1=enable this interrupt, 0=disable.                      Default 0.
//          [15: 6] Reserved
//          [    5] EOF (End_Of_Field) interrupt
//          [    4] de_fall interrupt
//          [    3] de_rise interrupt
//          [    2] vs_fall interrupt
//          [    1] vs_rise interrupt
//          [    0] dwc_edpite interrupt
#define     MIPI_DSI_TOP_INTR_CNTL_STAT                        (0xff64c000 + (0x0fc << 2))
#define   P_MIPI_DSI_TOP_INTR_CNTL_STAT                        (volatile uint32_t *)0xff64c3f0
// 31: 2    Reserved.   Default 0.
//  1: 0 RW mem_pd.     Default 3.
#define     MIPI_DSI_TOP_MEM_PD                                (0xff64c000 + (0x0fd << 2))
#define   P_MIPI_DSI_TOP_MEM_PD                                (volatile uint32_t *)0xff64c3f4
// synopsys translate_off
// synopsys translate_on
//
// Closing file:  dsi_regs.h
//
// synopsys translate_off
// synopsys translate_on
//
// Closing file:  ./secure_apb4_ee.h
//
//
// Reading file:  ./ao_rti_reg.h
//
//#define AO_RTI_REG_BASE 0x00
// APB4_DECODER_NON_SECURE_BASE     32'hFF800000
// APB4_DECODER_SECURE_BASE         32'hFF800000
// Registers not affected by the Watchdog timer
#define     AO_RTI_STATUS_REG0                                 (0xff800000 + (0x000 << 2))
#define   P_AO_RTI_STATUS_REG0                                 (volatile uint32_t *)0xff800000
#define     AO_RTI_STATUS_REG1                                 (0xff800000 + (0x001 << 2))
#define   P_AO_RTI_STATUS_REG1                                 (volatile uint32_t *)0xff800004
#define     AO_RTI_STATUS_REG2                                 (0xff800000 + (0x002 << 2))
#define   P_AO_RTI_STATUS_REG2                                 (volatile uint32_t *)0xff800008
#define     AO_RTI_STATUS_REG3                                 (0xff800000 + (0x003 << 2))
#define   P_AO_RTI_STATUS_REG3                                 (volatile uint32_t *)0xff80000c
//`define AO_RTI_PWR_CNTL_REG1        8'h03
#define     AO_RTI_PWR_CNTL_REG0                               (0xff800000 + (0x004 << 2))
#define   P_AO_RTI_PWR_CNTL_REG0                               (volatile uint32_t *)0xff800010
#define     AO_RTI_PINMUX_REG0                                 (0xff800000 + (0x005 << 2))
#define   P_AO_RTI_PINMUX_REG0                                 (volatile uint32_t *)0xff800014
#define     AO_RTI_PINMUX_REG1                                 (0xff800000 + (0x006 << 2))
#define   P_AO_RTI_PINMUX_REG1                                 (volatile uint32_t *)0xff800018
//`define AO_REMAP_REG1               8'h08
#define     AO_PAD_DS_A                                        (0xff800000 + (0x007 << 2))
#define   P_AO_PAD_DS_A                                        (volatile uint32_t *)0xff80001c
#define     AO_PAD_DS_B                                        (0xff800000 + (0x008 << 2))
#define   P_AO_PAD_DS_B                                        (volatile uint32_t *)0xff800020
#define     AO_GPIO_O_EN_N                                     (0xff800000 + (0x009 << 2))
#define   P_AO_GPIO_O_EN_N                                     (volatile uint32_t *)0xff800024
#define     AO_GPIO_I                                          (0xff800000 + (0x00a << 2))
#define   P_AO_GPIO_I                                          (volatile uint32_t *)0xff800028
#define     AO_RTI_PULL_UP_REG                                 (0xff800000 + (0x00b << 2))
#define   P_AO_RTI_PULL_UP_REG                                 (volatile uint32_t *)0xff80002c
#define     AO_RTI_PULL_UP_EN_REG                              (0xff800000 + (0x00c << 2))
#define   P_AO_RTI_PULL_UP_EN_REG                              (volatile uint32_t *)0xff800030
#define     AO_GPIO_O                                          (0xff800000 + (0x00d << 2))
#define   P_AO_GPIO_O                                          (volatile uint32_t *)0xff800034
//`define AO_RTI_JTAG_CONFIG_REG      8'h0C
//`define AO_RTI_WD_MARK              8'h0D
#define     AO_CPU_CNTL                                        (0xff800000 + (0x00e << 2))
#define   P_AO_CPU_CNTL                                        (volatile uint32_t *)0xff800038
#define     AO_CPU_CNTL2                                       (0xff800000 + (0x00f << 2))
#define   P_AO_CPU_CNTL2                                       (volatile uint32_t *)0xff80003c
#define     AO_RTI_GEN_CNTL_REG0                               (0xff800000 + (0x010 << 2))
#define   P_AO_RTI_GEN_CNTL_REG0                               (volatile uint32_t *)0xff800040
#define     AO_CPU_CNTL_NS                                     (0xff800000 + (0x011 << 2))
#define   P_AO_CPU_CNTL_NS                                     (volatile uint32_t *)0xff800044
#define     AO_METAL_REVISION_1                                (0xff800000 + (0x012 << 2))
#define   P_AO_METAL_REVISION_1                                (volatile uint32_t *)0xff800048
#define     AO_CLK_GATE0                                       (0xff800000 + (0x013 << 2))
#define   P_AO_CLK_GATE0                                       (volatile uint32_t *)0xff80004c
#define     AO_CLK_GATE0_SP                                    (0xff800000 + (0x014 << 2))
#define   P_AO_CLK_GATE0_SP                                    (volatile uint32_t *)0xff800050
#define     AO_TIMEBASE_CNTL1                                  (0xff800000 + (0x015 << 2))
#define   P_AO_TIMEBASE_CNTL1                                  (volatile uint32_t *)0xff800054
#define     AO_OSCIN_CNTL                                      (0xff800000 + (0x016 << 2))
#define   P_AO_OSCIN_CNTL                                      (volatile uint32_t *)0xff800058
#define     AO_PINMUX_LOCK                                     (0xff800000 + (0x017 << 2))
#define   P_AO_PINMUX_LOCK                                     (volatile uint32_t *)0xff80005c
#define     AO_AHB2DDR_CNTL                                    (0xff800000 + (0x018 << 2))
#define   P_AO_AHB2DDR_CNTL                                    (volatile uint32_t *)0xff800060
#define     AO_TIMEBASE_CNTL                                   (0xff800000 + (0x019 << 2))
#define   P_AO_TIMEBASE_CNTL                                   (volatile uint32_t *)0xff800064
#define     AO_GEN_CLK_CNTL                                    (0xff800000 + (0x01a << 2))
#define   P_AO_GEN_CLK_CNTL                                    (volatile uint32_t *)0xff800068
#define     AO_RTI_POR_CNTL                                    (0xff800000 + (0x01b << 2))
#define   P_AO_RTI_POR_CNTL                                    (volatile uint32_t *)0xff80006c
//`define SP_SEC_CFG                  8'h1c
//`define AO_RTI_INTER_OSC_CTL0       8'h1b
//`define AO_RTI_INTER_OSC_CTL1       8'h1c
#define     AO_CEC_CLK_CNTL_REG0                               (0xff800000 + (0x01d << 2))
#define   P_AO_CEC_CLK_CNTL_REG0                               (volatile uint32_t *)0xff800074
#define     AO_CEC_CLK_CNTL_REG1                               (0xff800000 + (0x01e << 2))
#define   P_AO_CEC_CLK_CNTL_REG1                               (volatile uint32_t *)0xff800078
#define     AO_METAL_REVISION                                  (0xff800000 + (0x01f << 2))
#define   P_AO_METAL_REVISION                                  (volatile uint32_t *)0xff80007c
#define     AO_METAL_REVISION_2                                (0xff800000 + (0x020 << 2))
#define   P_AO_METAL_REVISION_2                                (volatile uint32_t *)0xff800080
//`define AO_RTI_PWR_SYS_CPU_MEM_PD2  8'h20
//`define AO_IRQ_MASK_FIQ_SEL         8'h20
#define     AO_IRQ_GPIO_REG                                    (0xff800000 + (0x021 << 2))
#define   P_AO_IRQ_GPIO_REG                                    (volatile uint32_t *)0xff800084
//`define SCP_SEC_CFG                 8'h22
//`define AP_SEC_CFG                  8'h23
#define     AO_SAR_CLK                                         (0xff800000 + (0x024 << 2))
#define   P_AO_SAR_CLK                                         (volatile uint32_t *)0xff800090
#define     AO_RTC_ALT_CLK_CNTL0                               (0xff800000 + (0x025 << 2))
#define   P_AO_RTC_ALT_CLK_CNTL0                               (volatile uint32_t *)0xff800094
#define     AO_RTC_ALT_CLK_CNTL1                               (0xff800000 + (0x026 << 2))
#define   P_AO_RTC_ALT_CLK_CNTL1                               (volatile uint32_t *)0xff800098
#define     AO_TIMESTAMP_CNTL2                                 (0xff800000 + (0x027 << 2))
#define   P_AO_TIMESTAMP_CNTL2                                 (volatile uint32_t *)0xff80009c
#define     AO_DEBUG_REG0                                      (0xff800000 + (0x028 << 2))
#define   P_AO_DEBUG_REG0                                      (volatile uint32_t *)0xff8000a0
#define     AO_DEBUG_REG1                                      (0xff800000 + (0x029 << 2))
#define   P_AO_DEBUG_REG1                                      (volatile uint32_t *)0xff8000a4
#define     AO_DEBUG_REG2                                      (0xff800000 + (0x02a << 2))
#define   P_AO_DEBUG_REG2                                      (volatile uint32_t *)0xff8000a8
#define     AO_DEBUG_REG3                                      (0xff800000 + (0x02b << 2))
#define   P_AO_DEBUG_REG3                                      (volatile uint32_t *)0xff8000ac
#define     AO_TIMESTAMP_CNTL1                                 (0xff800000 + (0x02c << 2))
#define   P_AO_TIMESTAMP_CNTL1                                 (volatile uint32_t *)0xff8000b0
#define     AO_TIMESTAMP_CNTL                                  (0xff800000 + (0x02d << 2))
#define   P_AO_TIMESTAMP_CNTL                                  (volatile uint32_t *)0xff8000b4
#define     AO_TIMESTAMP_RD0                                   (0xff800000 + (0x02e << 2))
#define   P_AO_TIMESTAMP_RD0                                   (volatile uint32_t *)0xff8000b8
#define     AO_TIMESTAMP_RD1                                   (0xff800000 + (0x02f << 2))
#define   P_AO_TIMESTAMP_RD1                                   (volatile uint32_t *)0xff8000bc
#define     ROM_DISABLE                                        (0xff800000 + (0x030 << 2))
#define   P_ROM_DISABLE                                        (volatile uint32_t *)0xff8000c0
#define     SP_HOLD_CTRL                                       (0xff800000 + (0x031 << 2))
#define   P_SP_HOLD_CTRL                                       (volatile uint32_t *)0xff8000c4
#define     AO_FR_EE_WR_ONCE                                   (0xff800000 + (0x032 << 2))
#define   P_AO_FR_EE_WR_ONCE                                   (volatile uint32_t *)0xff8000c8
#define     AO_CPU_STAT1                                       (0xff800000 + (0x033 << 2))
#define   P_AO_CPU_STAT1                                       (volatile uint32_t *)0xff8000cc
#define     AO_CPU_STAT2                                       (0xff800000 + (0x034 << 2))
#define   P_AO_CPU_STAT2                                       (volatile uint32_t *)0xff8000d0
#define     AO_CPU_TIMESTAMP                                   (0xff800000 + (0x035 << 2))
#define   P_AO_CPU_TIMESTAMP                                   (volatile uint32_t *)0xff8000d4
#define     AO_CPU_TIMESTAMP2                                  (0xff800000 + (0x036 << 2))
#define   P_AO_CPU_TIMESTAMP2                                  (volatile uint32_t *)0xff8000d8
#define     AO_CPU_CNTL3                                       (0xff800000 + (0x037 << 2))
#define   P_AO_CPU_CNTL3                                       (volatile uint32_t *)0xff8000dc
//AO cpu control
#define     AO_CPU_BOOT_ADDR                                   (0xff800000 + (0x038 << 2))
#define   P_AO_CPU_BOOT_ADDR                                   (volatile uint32_t *)0xff8000e0
#define     AO_CPU_SYS_CNTL                                    (0xff800000 + (0x039 << 2))
#define   P_AO_CPU_SYS_CNTL                                    (volatile uint32_t *)0xff8000e4
#define     AO_SYS_CPU_HW_PWROFF_EN                            (0xff800000 + (0x03a << 2))
#define   P_AO_SYS_CPU_HW_PWROFF_EN                            (volatile uint32_t *)0xff8000e8
// general Power control
//`define AO_RTI_PWR_SYS_CPU_CNTL0    8'h38
//`define AO_RTI_PWR_SYS_CPU_CNTL1    8'h39
//`define AO_RTI_GEN_PWR_SLEEP0       8'h3a
//`define AO_RTI_GEN_PWR_ISO0         8'h3b
//`define AO_RTI_GEN_PWR_ACK0         8'h3c
//`define AO_RTI_PWR_SYS_CPU_MEM_PD0  8'h3d
//`define AO_RTI_PWR_SYS_CPU_MEM_PD1  8'h3e
#define     AO_CPU_CNTL4                                       (0xff800000 + (0x03f << 2))
#define   P_AO_CPU_CNTL4                                       (volatile uint32_t *)0xff8000fc
#define     AO_CEC_GEN_CNTL                                    (0xff800000 + (0x040 << 2))
#define   P_AO_CEC_GEN_CNTL                                    (volatile uint32_t *)0xff800100
#define     AO_CEC_RW_REG                                      (0xff800000 + (0x041 << 2))
#define   P_AO_CEC_RW_REG                                      (volatile uint32_t *)0xff800104
#define     AO_CEC_INTR_MASKN                                  (0xff800000 + (0x042 << 2))
#define   P_AO_CEC_INTR_MASKN                                  (volatile uint32_t *)0xff800108
#define     AO_CEC_INTR_CLR                                    (0xff800000 + (0x043 << 2))
#define   P_AO_CEC_INTR_CLR                                    (volatile uint32_t *)0xff80010c
#define     AO_CEC_INTR_STAT                                   (0xff800000 + (0x044 << 2))
#define   P_AO_CEC_INTR_STAT                                   (volatile uint32_t *)0xff800110
#define     AO_CPU_CNTL5                                       (0xff800000 + (0x045 << 2))
#define   P_AO_CPU_CNTL5                                       (volatile uint32_t *)0xff800114
#define     AO_CPU_CNTL6                                       (0xff800000 + (0x046 << 2))
#define   P_AO_CPU_CNTL6                                       (volatile uint32_t *)0xff800118
#define     AO_WATCHDOG_CNTL                                   (0xff800000 + (0x048 << 2))
#define   P_AO_WATCHDOG_CNTL                                   (volatile uint32_t *)0xff800120
#define     AO_WATCHDOG_CNTL1                                  (0xff800000 + (0x049 << 2))
#define   P_AO_WATCHDOG_CNTL1                                  (volatile uint32_t *)0xff800124
#define     AO_WATCHDOG_TCNT                                   (0xff800000 + (0x04a << 2))
#define   P_AO_WATCHDOG_TCNT                                   (volatile uint32_t *)0xff800128
#define     AO_WATCHDOG_RESET                                  (0xff800000 + (0x04b << 2))
#define   P_AO_WATCHDOG_RESET                                  (volatile uint32_t *)0xff80012c
#define     AO_RTI_STICKY_REG0                                 (0xff800000 + (0x04c << 2))
#define   P_AO_RTI_STICKY_REG0                                 (volatile uint32_t *)0xff800130
#define     AO_RTI_STICKY_REG1                                 (0xff800000 + (0x04d << 2))
#define   P_AO_RTI_STICKY_REG1                                 (volatile uint32_t *)0xff800134
#define     AO_RTI_STICKY_REG2                                 (0xff800000 + (0x04e << 2))
#define   P_AO_RTI_STICKY_REG2                                 (volatile uint32_t *)0xff800138
#define     AO_RTI_STICKY_REG3                                 (0xff800000 + (0x04f << 2))
#define   P_AO_RTI_STICKY_REG3                                 (volatile uint32_t *)0xff80013c
#define     AO_WATCHDOG_IRQ_OFFSET                             (0xff800000 + (0x051 << 2))
#define   P_AO_WATCHDOG_IRQ_OFFSET                             (volatile uint32_t *)0xff800144
//
// Secure APB3 Slot 2 registers
//
#define     AO_SEC_REG0                                        (0xff800000 + (0x050 << 2))
#define   P_AO_SEC_REG0                                        (volatile uint32_t *)0xff800140
//`define AO_SEC_REG1                     8'h51
//`define AO_RTI_PWR_SYS_CPU_MEM_PD3  8'h52
#define     AO_IR_BLASTER_ADDR0                                (0xff800000 + (0x053 << 2))
#define   P_AO_IR_BLASTER_ADDR0                                (volatile uint32_t *)0xff80014c
#define     AO_IR_BLASTER_ADDR1                                (0xff800000 + (0x054 << 2))
#define   P_AO_IR_BLASTER_ADDR1                                (volatile uint32_t *)0xff800150
#define     AO_IR_BLASTER_ADDR2                                (0xff800000 + (0x055 << 2))
#define   P_AO_IR_BLASTER_ADDR2                                (volatile uint32_t *)0xff800154
#define     AO_IR_BLASTER_ADDR3                                (0xff800000 + (0x056 << 2))
#define   P_AO_IR_BLASTER_ADDR3                                (volatile uint32_t *)0xff800158
#define     AO_SEC_TMODE_PWD0                                  (0xff800000 + (0x058 << 2))
#define   P_AO_SEC_TMODE_PWD0                                  (volatile uint32_t *)0xff800160
#define     AO_SEC_TMODE_PWD1                                  (0xff800000 + (0x059 << 2))
#define   P_AO_SEC_TMODE_PWD1                                  (volatile uint32_t *)0xff800164
#define     AO_SEC_TMODE_PWD2                                  (0xff800000 + (0x05a << 2))
#define   P_AO_SEC_TMODE_PWD2                                  (volatile uint32_t *)0xff800168
#define     AO_SEC_TMODE_PWD3                                  (0xff800000 + (0x05b << 2))
#define   P_AO_SEC_TMODE_PWD3                                  (volatile uint32_t *)0xff80016c
#define     AO_WRITE_ONCE0                                     (0xff800000 + (0x05c << 2))
#define   P_AO_WRITE_ONCE0                                     (volatile uint32_t *)0xff800170
#define     AO_WRITE_ONCE1                                     (0xff800000 + (0x05d << 2))
#define   P_AO_WRITE_ONCE1                                     (volatile uint32_t *)0xff800174
#define     AO_WRITE_ONCE2                                     (0xff800000 + (0x05e << 2))
#define   P_AO_WRITE_ONCE2                                     (volatile uint32_t *)0xff800178
#define     AO_SEC_SCRATCH                                     (0xff800000 + (0x05f << 2))
#define   P_AO_SEC_SCRATCH                                     (volatile uint32_t *)0xff80017c
#define     AO_MSG_INDEX0                                      (0xff800000 + (0x060 << 2))
#define   P_AO_MSG_INDEX0                                      (volatile uint32_t *)0xff800180
#define     AO_MSG_INDEX1                                      (0xff800000 + (0x061 << 2))
#define   P_AO_MSG_INDEX1                                      (volatile uint32_t *)0xff800184
#define     AO_MSG_INDEX2                                      (0xff800000 + (0x062 << 2))
#define   P_AO_MSG_INDEX2                                      (volatile uint32_t *)0xff800188
#define     AO_MSG_INDEX3                                      (0xff800000 + (0x063 << 2))
#define   P_AO_MSG_INDEX3                                      (volatile uint32_t *)0xff80018c
//`define AO_SEC_SHARED_AHB_SRAM_MASK_0               8'h66
//`define AO_SEC_SHARED_AHB_SRAM_MASK_1               8'h67
//`define AO_SEC_SHARED_AHB_SRAM_MASK_2               8'h68
#define     AO_SEC_SHARED_AHB_SRAM_REG0_0                      (0xff800000 + (0x064 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG0_0                      (volatile uint32_t *)0xff800190
#define     AO_SEC_SHARED_AHB_SRAM_REG0_1                      (0xff800000 + (0x065 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG0_1                      (volatile uint32_t *)0xff800194
#define     AO_SEC_SHARED_AHB_SRAM_REG0_2                      (0xff800000 + (0x066 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG0_2                      (volatile uint32_t *)0xff800198
#define     AO_SEC_SHARED_AHB_SRAM_REG0_3                      (0xff800000 + (0x067 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG0_3                      (volatile uint32_t *)0xff80019c
#define     AO_SEC_SHARED_AHB_SRAM_REG1_0                      (0xff800000 + (0x068 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG1_0                      (volatile uint32_t *)0xff8001a0
#define     AO_SEC_SHARED_AHB_SRAM_REG1_1                      (0xff800000 + (0x069 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG1_1                      (volatile uint32_t *)0xff8001a4
#define     AO_SEC_SHARED_AHB_SRAM_REG1_2                      (0xff800000 + (0x06a << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG1_2                      (volatile uint32_t *)0xff8001a8
#define     AO_SEC_SHARED_AHB_SRAM_REG1_3                      (0xff800000 + (0x06b << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG1_3                      (volatile uint32_t *)0xff8001ac
//`define AO_SEC_SHARED_AHB_SRAM_REG2_0   8'h6c
//`define AO_SEC_SHARED_AHB_SRAM_REG2_1   8'h6d
//`define AO_SEC_SHARED_AHB_SRAM_REG2_2   8'h6e
//`define AO_SEC_SHARED_AHB_SRAM_REG2_3   8'h6f
#define     AO_SEC_SHARED_AHB_SRAM_REG3_0                      (0xff800000 + (0x070 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG3_0                      (volatile uint32_t *)0xff8001c0
#define     AO_SEC_SHARED_AHB_SRAM_REG3_1                      (0xff800000 + (0x071 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG3_1                      (volatile uint32_t *)0xff8001c4
#define     AO_SEC_SHARED_AHB_SRAM_REG3_2                      (0xff800000 + (0x072 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG3_2                      (volatile uint32_t *)0xff8001c8
#define     AO_SEC_SHARED_AHB_SRAM_REG3_3                      (0xff800000 + (0x073 << 2))
#define   P_AO_SEC_SHARED_AHB_SRAM_REG3_3                      (volatile uint32_t *)0xff8001cc
//`define AO_SEC_SHARED_AHB_SRAM_REG4_0   8'h74
//`define AO_SEC_SHARED_AHB_SRAM_REG4_1   8'h75
//`define AO_SEC_SHARED_AHB_SRAM_REG4_2   8'h76
//`define AO_SEC_SHARED_AHB_SRAM_REG4_3   8'h77
//`define AO_SEC_SHARED_AHB_SRAM_REG5_0   8'h78
//`define AO_SEC_SHARED_AHB_SRAM_REG5_1   8'h79
//`define AO_SEC_SHARED_AHB_SRAM_REG5_2   8'h7a
//`define AO_SEC_SHARED_AHB_SRAM_REG5_3   8'h7b
#define     AO_CPU_IRQSEL0                                     (0xff800000 + (0x074 << 2))
#define   P_AO_CPU_IRQSEL0                                     (volatile uint32_t *)0xff8001d0
#define     AO_CPU_IRQSEL1                                     (0xff800000 + (0x075 << 2))
#define   P_AO_CPU_IRQSEL1                                     (volatile uint32_t *)0xff8001d4
#define     AO_CPU_IRQSEL2                                     (0xff800000 + (0x076 << 2))
#define   P_AO_CPU_IRQSEL2                                     (volatile uint32_t *)0xff8001d8
#define     AO_CPU_IRQSEL3                                     (0xff800000 + (0x077 << 2))
#define   P_AO_CPU_IRQSEL3                                     (volatile uint32_t *)0xff8001dc
#define     AO_CPU_IRQSEL4                                     (0xff800000 + (0x078 << 2))
#define   P_AO_CPU_IRQSEL4                                     (volatile uint32_t *)0xff8001e0
#define     AO_CPU_IRQSEL5                                     (0xff800000 + (0x079 << 2))
#define   P_AO_CPU_IRQSEL5                                     (volatile uint32_t *)0xff8001e4
#define     AO_CPU_IRQSEL6                                     (0xff800000 + (0x07a << 2))
#define   P_AO_CPU_IRQSEL6                                     (volatile uint32_t *)0xff8001e8
#define     AO_CPU_IRQSEL7                                     (0xff800000 + (0x07b << 2))
#define   P_AO_CPU_IRQSEL7                                     (volatile uint32_t *)0xff8001ec
#define     AO_SEC_SD_CFG0                                     (0xff800000 + (0x080 << 2))
#define   P_AO_SEC_SD_CFG0                                     (volatile uint32_t *)0xff800200
#define     AO_SEC_SD_CFG1                                     (0xff800000 + (0x081 << 2))
#define   P_AO_SEC_SD_CFG1                                     (volatile uint32_t *)0xff800204
#define     AO_SEC_SD_CFG2                                     (0xff800000 + (0x082 << 2))
#define   P_AO_SEC_SD_CFG2                                     (volatile uint32_t *)0xff800208
#define     AO_SEC_SD_CFG3                                     (0xff800000 + (0x083 << 2))
#define   P_AO_SEC_SD_CFG3                                     (volatile uint32_t *)0xff80020c
#define     AO_SEC_SD_CFG4                                     (0xff800000 + (0x084 << 2))
#define   P_AO_SEC_SD_CFG4                                     (volatile uint32_t *)0xff800210
#define     AO_SEC_SD_CFG5                                     (0xff800000 + (0x085 << 2))
#define   P_AO_SEC_SD_CFG5                                     (volatile uint32_t *)0xff800214
#define     AO_SEC_SD_CFG6                                     (0xff800000 + (0x086 << 2))
#define   P_AO_SEC_SD_CFG6                                     (volatile uint32_t *)0xff800218
#define     AO_SEC_SD_CFG7                                     (0xff800000 + (0x087 << 2))
#define   P_AO_SEC_SD_CFG7                                     (volatile uint32_t *)0xff80021c
#define     AO_SEC_SD_CFG8                                     (0xff800000 + (0x088 << 2))
#define   P_AO_SEC_SD_CFG8                                     (volatile uint32_t *)0xff800220
#define     AO_SEC_SD_CFG9                                     (0xff800000 + (0x089 << 2))
#define   P_AO_SEC_SD_CFG9                                     (volatile uint32_t *)0xff800224
#define     AO_SEC_SD_CFG10                                    (0xff800000 + (0x08a << 2))
#define   P_AO_SEC_SD_CFG10                                    (volatile uint32_t *)0xff800228
#define     AO_SEC_SD_CFG11                                    (0xff800000 + (0x08b << 2))
#define   P_AO_SEC_SD_CFG11                                    (volatile uint32_t *)0xff80022c
#define     AO_SEC_SD_CFG12                                    (0xff800000 + (0x08c << 2))
#define   P_AO_SEC_SD_CFG12                                    (volatile uint32_t *)0xff800230
#define     AO_SEC_SD_CFG13                                    (0xff800000 + (0x08d << 2))
#define   P_AO_SEC_SD_CFG13                                    (volatile uint32_t *)0xff800234
#define     AO_SEC_SD_CFG14                                    (0xff800000 + (0x08e << 2))
#define   P_AO_SEC_SD_CFG14                                    (volatile uint32_t *)0xff800238
#define     AO_SEC_SD_CFG15                                    (0xff800000 + (0x08f << 2))
#define   P_AO_SEC_SD_CFG15                                    (volatile uint32_t *)0xff80023c
#define     AO_SEC_GP_CFG0                                     (0xff800000 + (0x090 << 2))
#define   P_AO_SEC_GP_CFG0                                     (volatile uint32_t *)0xff800240
#define     AO_SEC_GP_CFG1                                     (0xff800000 + (0x091 << 2))
#define   P_AO_SEC_GP_CFG1                                     (volatile uint32_t *)0xff800244
#define     AO_SEC_GP_CFG2                                     (0xff800000 + (0x092 << 2))
#define   P_AO_SEC_GP_CFG2                                     (volatile uint32_t *)0xff800248
#define     AO_SEC_GP_CFG3                                     (0xff800000 + (0x093 << 2))
#define   P_AO_SEC_GP_CFG3                                     (volatile uint32_t *)0xff80024c
#define     AO_SEC_GP_CFG4                                     (0xff800000 + (0x094 << 2))
#define   P_AO_SEC_GP_CFG4                                     (volatile uint32_t *)0xff800250
#define     AO_SEC_GP_CFG5                                     (0xff800000 + (0x095 << 2))
#define   P_AO_SEC_GP_CFG5                                     (volatile uint32_t *)0xff800254
#define     AO_SEC_GP_CFG6                                     (0xff800000 + (0x096 << 2))
#define   P_AO_SEC_GP_CFG6                                     (volatile uint32_t *)0xff800258
#define     AO_SEC_GP_CFG7                                     (0xff800000 + (0x097 << 2))
#define   P_AO_SEC_GP_CFG7                                     (volatile uint32_t *)0xff80025c
#define     AO_SEC_GP_CFG8                                     (0xff800000 + (0x098 << 2))
#define   P_AO_SEC_GP_CFG8                                     (volatile uint32_t *)0xff800260
#define     AO_SEC_GP_CFG9                                     (0xff800000 + (0x099 << 2))
#define   P_AO_SEC_GP_CFG9                                     (volatile uint32_t *)0xff800264
#define     AO_SEC_GP_CFG10                                    (0xff800000 + (0x09a << 2))
#define   P_AO_SEC_GP_CFG10                                    (volatile uint32_t *)0xff800268
#define     AO_SEC_GP_CFG11                                    (0xff800000 + (0x09b << 2))
#define   P_AO_SEC_GP_CFG11                                    (volatile uint32_t *)0xff80026c
#define     AO_SEC_GP_CFG12                                    (0xff800000 + (0x09c << 2))
#define   P_AO_SEC_GP_CFG12                                    (volatile uint32_t *)0xff800270
#define     AO_SEC_GP_CFG13                                    (0xff800000 + (0x09d << 2))
#define   P_AO_SEC_GP_CFG13                                    (volatile uint32_t *)0xff800274
#define     AO_SEC_GP_CFG14                                    (0xff800000 + (0x09e << 2))
#define   P_AO_SEC_GP_CFG14                                    (volatile uint32_t *)0xff800278
#define     AO_SEC_GP_CFG15                                    (0xff800000 + (0x09f << 2))
#define   P_AO_SEC_GP_CFG15                                    (volatile uint32_t *)0xff80027c
#define     AO_CECB_CLK_CNTL_REG0                              (0xff800000 + (0x0a0 << 2))
#define   P_AO_CECB_CLK_CNTL_REG0                              (volatile uint32_t *)0xff800280
#define     AO_CECB_CLK_CNTL_REG1                              (0xff800000 + (0x0a1 << 2))
#define   P_AO_CECB_CLK_CNTL_REG1                              (volatile uint32_t *)0xff800284
#define     AO_CECB_GEN_CNTL                                   (0xff800000 + (0x0a2 << 2))
#define   P_AO_CECB_GEN_CNTL                                   (volatile uint32_t *)0xff800288
#define     AO_CECB_RW_REG                                     (0xff800000 + (0x0a3 << 2))
#define   P_AO_CECB_RW_REG                                     (volatile uint32_t *)0xff80028c
#define     AO_CECB_INTR_MASKN                                 (0xff800000 + (0x0a4 << 2))
#define   P_AO_CECB_INTR_MASKN                                 (volatile uint32_t *)0xff800290
#define     AO_CECB_INTR_CLR                                   (0xff800000 + (0x0a5 << 2))
#define   P_AO_CECB_INTR_CLR                                   (volatile uint32_t *)0xff800294
#define     AO_CECB_INTR_STAT                                  (0xff800000 + (0x0a6 << 2))
#define   P_AO_CECB_INTR_STAT                                  (volatile uint32_t *)0xff800298
#define     AOCPU_DEBUG_REG0                                   (0xff800000 + (0x0a8 << 2))
#define   P_AOCPU_DEBUG_REG0                                   (volatile uint32_t *)0xff8002a0
#define     AOCPU_DEBUG_REG1                                   (0xff800000 + (0x0a9 << 2))
#define   P_AOCPU_DEBUG_REG1                                   (volatile uint32_t *)0xff8002a4
#define     AOCPU_DEBUG_REG2                                   (0xff800000 + (0x0aa << 2))
#define   P_AOCPU_DEBUG_REG2                                   (volatile uint32_t *)0xff8002a8
#define     AOCPU_DEBUG_REG3                                   (0xff800000 + (0x0ab << 2))
#define   P_AOCPU_DEBUG_REG3                                   (volatile uint32_t *)0xff8002ac
//`define AO_SEC_M4_CPU_SRAM_REG0_0       8'ha7
//`define AO_SEC_M4_CPU_SRAM_REG0_1       8'ha8
//`define AO_SEC_M4_CPU_SRAM_REG1_0       8'ha9
//`define AO_SEC_M4_CPU_SRAM_REG1_1       8'haa
//`define AO_SEC_M4_CPU_SRAM_REG2_0       8'hab
//`define AO_RTC_ADDR0                    8'h70 //TODO: DEFINE IF WE'RE IMPLEMENTING AO_RTC
//`define AO_RTC_ADDR1                    8'h71 //TODO: DEFINE IF WE'RE IMPLEMENTING AO_RTC
//`define AO_RTC_ADDR2                    8'h72 //TODO: DEFINE IF WE'RE IMPLEMENTING AO_RTC
//`define AO_RTC_ADDR3                    8'h73 //TODO: DEFINE IF WE'RE IMPLEMENTING AO_RTC
//`define AO_RTC_ADDR4                    8'h74 //TODO: DEFINE IF WE'RE IMPLEMENTING AO_RTC
#define     AO_SEC_JTAG_SP_CTRL                                (0xff800000 + (0x0ac << 2))
#define   P_AO_SEC_JTAG_SP_CTRL                                (volatile uint32_t *)0xff8002b0
#define     AO_SEC_JTAG_PWD_SP_0                               (0xff800000 + (0x0ad << 2))
#define   P_AO_SEC_JTAG_PWD_SP_0                               (volatile uint32_t *)0xff8002b4
#define     AO_SEC_JTAG_PWD_SP_1                               (0xff800000 + (0x0ae << 2))
#define   P_AO_SEC_JTAG_PWD_SP_1                               (volatile uint32_t *)0xff8002b8
#define     AO_SEC_JTAG_PWD_SP_2                               (0xff800000 + (0x0af << 2))
#define   P_AO_SEC_JTAG_PWD_SP_2                               (volatile uint32_t *)0xff8002bc
#define     AO_SEC_JTAG_PWD_SP_3                               (0xff800000 + (0x0b0 << 2))
#define   P_AO_SEC_JTAG_PWD_SP_3                               (volatile uint32_t *)0xff8002c0
#define     AO_SEC_JTAG_PWD_SP_CNTL                            (0xff800000 + (0x0b1 << 2))
#define   P_AO_SEC_JTAG_PWD_SP_CNTL                            (volatile uint32_t *)0xff8002c4
#define     AO_SEC_JTAG_PWD_SP_ADDR0                           (0xff800000 + (0x0b2 << 2))
#define   P_AO_SEC_JTAG_PWD_SP_ADDR0                           (volatile uint32_t *)0xff8002c8
#define     AO_SEC_JTAG_PWD_SP_ADDR1                           (0xff800000 + (0x0b3 << 2))
#define   P_AO_SEC_JTAG_PWD_SP_ADDR1                           (volatile uint32_t *)0xff8002cc
#define     AO_SEC_JTAG_PWD_SP_ADDR2                           (0xff800000 + (0x0b4 << 2))
#define   P_AO_SEC_JTAG_PWD_SP_ADDR2                           (volatile uint32_t *)0xff8002d0
#define     AO_SEC_JTAG_PWD_SP_ADDR3                           (0xff800000 + (0x0b5 << 2))
#define   P_AO_SEC_JTAG_PWD_SP_ADDR3                           (volatile uint32_t *)0xff8002d4
#define     AO_SEC_JTAG_SCP_CTRL                               (0xff800000 + (0x0b6 << 2))
#define   P_AO_SEC_JTAG_SCP_CTRL                               (volatile uint32_t *)0xff8002d8
#define     AO_SEC_JTAG_PWD_SCP_0                              (0xff800000 + (0x0b7 << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_0                              (volatile uint32_t *)0xff8002dc
#define     AO_SEC_JTAG_PWD_SCP_1                              (0xff800000 + (0x0b8 << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_1                              (volatile uint32_t *)0xff8002e0
#define     AO_SEC_JTAG_PWD_SCP_2                              (0xff800000 + (0x0b9 << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_2                              (volatile uint32_t *)0xff8002e4
#define     AO_SEC_JTAG_PWD_SCP_3                              (0xff800000 + (0x0ba << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_3                              (volatile uint32_t *)0xff8002e8
#define     AO_SEC_JTAG_PWD_SCP_CNTL                           (0xff800000 + (0x0bb << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_CNTL                           (volatile uint32_t *)0xff8002ec
#define     AO_SEC_JTAG_PWD_SCP_ADDR0                          (0xff800000 + (0x0bc << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_ADDR0                          (volatile uint32_t *)0xff8002f0
#define     AO_SEC_JTAG_PWD_SCP_ADDR1                          (0xff800000 + (0x0bd << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_ADDR1                          (volatile uint32_t *)0xff8002f4
#define     AO_SEC_JTAG_PWD_SCP_ADDR2                          (0xff800000 + (0x0be << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_ADDR2                          (volatile uint32_t *)0xff8002f8
#define     AO_SEC_JTAG_PWD_SCP_ADDR3                          (0xff800000 + (0x0bf << 2))
#define   P_AO_SEC_JTAG_PWD_SCP_ADDR3                          (volatile uint32_t *)0xff8002fc
//`define AO_SEC_AO_CPU_SRAM_REG0_0       8'hc0
//`define AO_SEC_AO_CPU_SRAM_REG0_1       8'hc1
//`define AO_SEC_AO_CPU_SRAM_REG0_2       8'hc2
//`define AO_SEC_AO_CPU_SRAM_REG1_0       8'hc3
//`define AO_SEC_AO_CPU_SRAM_REG1_1       8'hc4
//`define AO_SEC_AO_CPU_SRAM_REG1_2       8'hc5
//`define M4_CPU_CNTL                     8'hc0
//`define M4_CPU_CNTL_NS                  8'hc1
//`define M4_CPU_CNTL2                    8'hc2
//`define M4_CPU_CNTL3                    8'hc3
//`define M4_CPU_CNTL4                    8'hc4
//`define M4_CPU_CNTL5                    8'hc5
//`define M4_CPU_TIMESTAMP                8'hc6
//`define M4_CPU_TIMESTAMP2               8'hc7
//`define M4_CPU_STAT1                    8'hc8
//`define M4_CPU_STAT2                    8'hc9
#define     AO_CEC_STICKY_DATA0                                (0xff800000 + (0x0ca << 2))
#define   P_AO_CEC_STICKY_DATA0                                (volatile uint32_t *)0xff800328
#define     AO_CEC_STICKY_DATA1                                (0xff800000 + (0x0cb << 2))
#define   P_AO_CEC_STICKY_DATA1                                (volatile uint32_t *)0xff80032c
#define     AO_CEC_STICKY_DATA2                                (0xff800000 + (0x0cc << 2))
#define   P_AO_CEC_STICKY_DATA2                                (volatile uint32_t *)0xff800330
#define     AO_CEC_STICKY_DATA3                                (0xff800000 + (0x0cd << 2))
#define   P_AO_CEC_STICKY_DATA3                                (volatile uint32_t *)0xff800334
#define     AO_CEC_STICKY_DATA4                                (0xff800000 + (0x0ce << 2))
#define   P_AO_CEC_STICKY_DATA4                                (volatile uint32_t *)0xff800338
#define     AO_CEC_STICKY_DATA5                                (0xff800000 + (0x0cf << 2))
#define   P_AO_CEC_STICKY_DATA5                                (volatile uint32_t *)0xff80033c
#define     AO_CEC_STICKY_DATA6                                (0xff800000 + (0x0d0 << 2))
#define   P_AO_CEC_STICKY_DATA6                                (volatile uint32_t *)0xff800340
#define     AO_CEC_STICKY_DATA7                                (0xff800000 + (0x0d1 << 2))
#define   P_AO_CEC_STICKY_DATA7                                (volatile uint32_t *)0xff800344
#define     AO_GPIO_TEST_N                                     (0xff800000 + (0x0d7 << 2))
#define   P_AO_GPIO_TEST_N                                     (volatile uint32_t *)0xff80035c
//`define AO_RTI_PINMUX_REG2              8'hd8
//`define AO_RTI_PINMUX_REG3              8'hd9
//`define AO_GPIO1_O_EN_N                 8'hda
//`define AO_GPIO1_I                      8'hdb
//`define AO_GPIO1_O                      8'hdc
//`define AO_RTI_PULL_UP_REG1             8'hdd
//`define AO_RTI_PULL_UP_EN_REG1          8'hde
#define     AO_GPIO_CNTL_SEL                                   (0xff800000 + (0x0df << 2))
#define   P_AO_GPIO_CNTL_SEL                                   (volatile uint32_t *)0xff80037c
#define     AO_SEC_SP_CFG0                                     (0xff800000 + (0x0e0 << 2))
#define   P_AO_SEC_SP_CFG0                                     (volatile uint32_t *)0xff800380
#define     AO_SEC_SP_CFG1                                     (0xff800000 + (0x0e1 << 2))
#define   P_AO_SEC_SP_CFG1                                     (volatile uint32_t *)0xff800384
#define     AO_SEC_SP_CFG2                                     (0xff800000 + (0x0e2 << 2))
#define   P_AO_SEC_SP_CFG2                                     (volatile uint32_t *)0xff800388
#define     AO_SEC_SP_CFG3                                     (0xff800000 + (0x0e3 << 2))
#define   P_AO_SEC_SP_CFG3                                     (volatile uint32_t *)0xff80038c
#define     AO_SEC_SP_CFG4                                     (0xff800000 + (0x0e4 << 2))
#define   P_AO_SEC_SP_CFG4                                     (volatile uint32_t *)0xff800390
#define     AO_SEC_SP_CFG5                                     (0xff800000 + (0x0e5 << 2))
#define   P_AO_SEC_SP_CFG5                                     (volatile uint32_t *)0xff800394
#define     AO_SEC_SP_CFG6                                     (0xff800000 + (0x0e6 << 2))
#define   P_AO_SEC_SP_CFG6                                     (volatile uint32_t *)0xff800398
#define     AO_SEC_SP_CFG7                                     (0xff800000 + (0x0e7 << 2))
#define   P_AO_SEC_SP_CFG7                                     (volatile uint32_t *)0xff80039c
#define     AO_SEC_SP_CFG8                                     (0xff800000 + (0x0e8 << 2))
#define   P_AO_SEC_SP_CFG8                                     (volatile uint32_t *)0xff8003a0
#define     AO_SEC_SP_CFG9                                     (0xff800000 + (0x0e9 << 2))
#define   P_AO_SEC_SP_CFG9                                     (volatile uint32_t *)0xff8003a4
#define     AO_SEC_SP_CFG10                                    (0xff800000 + (0x0ea << 2))
#define   P_AO_SEC_SP_CFG10                                    (volatile uint32_t *)0xff8003a8
#define     AO_SEC_SP_CFG11                                    (0xff800000 + (0x0eb << 2))
#define   P_AO_SEC_SP_CFG11                                    (volatile uint32_t *)0xff8003ac
#define     AO_SEC_SP_CFG12                                    (0xff800000 + (0x0ec << 2))
#define   P_AO_SEC_SP_CFG12                                    (volatile uint32_t *)0xff8003b0
#define     AO_SEC_SP_CFG13                                    (0xff800000 + (0x0ed << 2))
#define   P_AO_SEC_SP_CFG13                                    (volatile uint32_t *)0xff8003b4
#define     AO_SEC_SP_CFG14                                    (0xff800000 + (0x0ee << 2))
#define   P_AO_SEC_SP_CFG14                                    (volatile uint32_t *)0xff8003b8
#define     AO_SEC_SP_CFG15                                    (0xff800000 + (0x0ef << 2))
#define   P_AO_SEC_SP_CFG15                                    (volatile uint32_t *)0xff8003bc
#define     AO_TIMER_CTRL                                      (0xff800000 + (0x0f0 << 2))
#define   P_AO_TIMER_CTRL                                      (volatile uint32_t *)0xff8003c0
#define     AO_TIMER_SEC_SCP_CTRL                              (0xff800000 + (0x0f1 << 2))
#define   P_AO_TIMER_SEC_SCP_CTRL                              (volatile uint32_t *)0xff8003c4
#define     AO_TIMER_SEC_SP_CTRL                               (0xff800000 + (0x0f2 << 2))
#define   P_AO_TIMER_SEC_SP_CTRL                               (volatile uint32_t *)0xff8003c8
#define     AO_TIMERA_REG                                      (0xff800000 + (0x0f3 << 2))
#define   P_AO_TIMERA_REG                                      (volatile uint32_t *)0xff8003cc
#define     AO_TIMERA_CUR_REG                                  (0xff800000 + (0x0f4 << 2))
#define   P_AO_TIMERA_CUR_REG                                  (volatile uint32_t *)0xff8003d0
#define     AO_TIMERB_REG                                      (0xff800000 + (0x0f5 << 2))
#define   P_AO_TIMERB_REG                                      (volatile uint32_t *)0xff8003d4
#define     AO_TIMERB_CUR_REG                                  (0xff800000 + (0x0f6 << 2))
#define   P_AO_TIMERB_CUR_REG                                  (volatile uint32_t *)0xff8003d8
#define     AO_TIMERC_REG                                      (0xff800000 + (0x0f7 << 2))
#define   P_AO_TIMERC_REG                                      (volatile uint32_t *)0xff8003dc
#define     AO_TIMERC_CUR_REG                                  (0xff800000 + (0x0f8 << 2))
#define   P_AO_TIMERC_CUR_REG                                  (volatile uint32_t *)0xff8003e0
#define     AO_TIMERE_REG                                      (0xff800000 + (0x0f9 << 2))
#define   P_AO_TIMERE_REG                                      (volatile uint32_t *)0xff8003e4
#define     AO_TIMERE_HI_REG                                   (0xff800000 + (0x0fa << 2))
#define   P_AO_TIMERE_HI_REG                                   (volatile uint32_t *)0xff8003e8
#define     AO_TIMERF_REG                                      (0xff800000 + (0x0fb << 2))
#define   P_AO_TIMERF_REG                                      (volatile uint32_t *)0xff8003ec
#define     AO_TIMERF_HI_REG                                   (0xff800000 + (0x0fc << 2))
#define   P_AO_TIMERF_HI_REG                                   (volatile uint32_t *)0xff8003f0
#define     AO_TIMERG_REG                                      (0xff800000 + (0x0fd << 2))
#define   P_AO_TIMERG_REG                                      (volatile uint32_t *)0xff8003f4
#define     AO_TIMERG_HI_REG                                   (0xff800000 + (0x0fe << 2))
#define   P_AO_TIMERG_HI_REG                                   (volatile uint32_t *)0xff8003f8
//========================================================================
//  LED_CTRL - Registers
//========================================================================
//#define AO_LED_CTRL_REG_BASE   0x01
// APB4_DECODER_NON_SECURE_BASE     32'hFF801000
// APB4_DECODER_SECURE_BASE         32'hFF801000
#define     LED_CTRL_DATA0                                     (0xff801000 + (0x000 << 2))
#define   P_LED_CTRL_DATA0                                     (volatile uint32_t *)0xff801000
#define     LED_CTRL_DATA1                                     (0xff801000 + (0x001 << 2))
#define   P_LED_CTRL_DATA1                                     (volatile uint32_t *)0xff801004
#define     LED_CTRL_DATA2                                     (0xff801000 + (0x002 << 2))
#define   P_LED_CTRL_DATA2                                     (volatile uint32_t *)0xff801008
#define     LED_CTRL_DATA3                                     (0xff801000 + (0x003 << 2))
#define   P_LED_CTRL_DATA3                                     (volatile uint32_t *)0xff80100c
#define     LED_CTRL_DATA4                                     (0xff801000 + (0x004 << 2))
#define   P_LED_CTRL_DATA4                                     (volatile uint32_t *)0xff801010
#define     LED_CTRL_DATA5                                     (0xff801000 + (0x005 << 2))
#define   P_LED_CTRL_DATA5                                     (volatile uint32_t *)0xff801014
#define     LED_CTRL_DATA6                                     (0xff801000 + (0x006 << 2))
#define   P_LED_CTRL_DATA6                                     (volatile uint32_t *)0xff801018
#define     LED_CTRL_DATA7                                     (0xff801000 + (0x007 << 2))
#define   P_LED_CTRL_DATA7                                     (volatile uint32_t *)0xff80101c
#define     LED_CTRL_DATA8                                     (0xff801000 + (0x008 << 2))
#define   P_LED_CTRL_DATA8                                     (volatile uint32_t *)0xff801020
#define     LED_CTRL_DATA9                                     (0xff801000 + (0x009 << 2))
#define   P_LED_CTRL_DATA9                                     (volatile uint32_t *)0xff801024
#define     LED_CTRL_DATA10                                    (0xff801000 + (0x00a << 2))
#define   P_LED_CTRL_DATA10                                    (volatile uint32_t *)0xff801028
#define     LED_CTRL_DATA11                                    (0xff801000 + (0x00b << 2))
#define   P_LED_CTRL_DATA11                                    (volatile uint32_t *)0xff80102c
#define     LED_CTRL_DATA12                                    (0xff801000 + (0x00c << 2))
#define   P_LED_CTRL_DATA12                                    (volatile uint32_t *)0xff801030
#define     LED_CTRL_DATA13                                    (0xff801000 + (0x00d << 2))
#define   P_LED_CTRL_DATA13                                    (volatile uint32_t *)0xff801034
#define     LED_CTRL_DATA14                                    (0xff801000 + (0x00e << 2))
#define   P_LED_CTRL_DATA14                                    (volatile uint32_t *)0xff801038
#define     LED_CTRL_DATA15                                    (0xff801000 + (0x00f << 2))
#define   P_LED_CTRL_DATA15                                    (volatile uint32_t *)0xff80103c
#define     LED_CTRL_DATA16                                    (0xff801000 + (0x010 << 2))
#define   P_LED_CTRL_DATA16                                    (volatile uint32_t *)0xff801040
#define     LED_CTRL_DATA17                                    (0xff801000 + (0x011 << 2))
#define   P_LED_CTRL_DATA17                                    (volatile uint32_t *)0xff801044
#define     LED_CTRL_DATA18                                    (0xff801000 + (0x012 << 2))
#define   P_LED_CTRL_DATA18                                    (volatile uint32_t *)0xff801048
#define     LED_CTRL_DATA19                                    (0xff801000 + (0x013 << 2))
#define   P_LED_CTRL_DATA19                                    (volatile uint32_t *)0xff80104c
#define     LED_CTRL_DATA20                                    (0xff801000 + (0x014 << 2))
#define   P_LED_CTRL_DATA20                                    (volatile uint32_t *)0xff801050
#define     LED_CTRL_DATA21                                    (0xff801000 + (0x015 << 2))
#define   P_LED_CTRL_DATA21                                    (volatile uint32_t *)0xff801054
#define     LED_CTRL_DATA22                                    (0xff801000 + (0x016 << 2))
#define   P_LED_CTRL_DATA22                                    (volatile uint32_t *)0xff801058
#define     LED_CTRL_DATA23                                    (0xff801000 + (0x017 << 2))
#define   P_LED_CTRL_DATA23                                    (volatile uint32_t *)0xff80105c
#define     LED_CTRL_DATA24                                    (0xff801000 + (0x018 << 2))
#define   P_LED_CTRL_DATA24                                    (volatile uint32_t *)0xff801060
#define     LED_CTRL_DATA25                                    (0xff801000 + (0x019 << 2))
#define   P_LED_CTRL_DATA25                                    (volatile uint32_t *)0xff801064
#define     LED_CTRL_DATA26                                    (0xff801000 + (0x01a << 2))
#define   P_LED_CTRL_DATA26                                    (volatile uint32_t *)0xff801068
#define     LED_CTRL_DATA27                                    (0xff801000 + (0x01b << 2))
#define   P_LED_CTRL_DATA27                                    (volatile uint32_t *)0xff80106c
#define     LED_CTRL_DATA28                                    (0xff801000 + (0x01c << 2))
#define   P_LED_CTRL_DATA28                                    (volatile uint32_t *)0xff801070
#define     LED_CTRL_DATA29                                    (0xff801000 + (0x01d << 2))
#define   P_LED_CTRL_DATA29                                    (volatile uint32_t *)0xff801074
#define     LED_CTRL_DATA30                                    (0xff801000 + (0x01e << 2))
#define   P_LED_CTRL_DATA30                                    (volatile uint32_t *)0xff801078
#define     LED_CTRL_DATA31                                    (0xff801000 + (0x01f << 2))
#define   P_LED_CTRL_DATA31                                    (volatile uint32_t *)0xff80107c
#define     LED_CONTRO_REG                                     (0xff801000 + (0x020 << 2))
#define   P_LED_CONTRO_REG                                     (volatile uint32_t *)0xff801080
#define     LED_CYCLE_RATIO_RES                                (0xff801000 + (0x021 << 2))
#define   P_LED_CYCLE_RATIO_RES                                (volatile uint32_t *)0xff801084
// ----------------------------
// PWM C-D
// ----------------------------
//#define AO_PWM_CD_REG_BASE 0x02
// APB4_DECODER_NON_SECURE_BASE     32'hFF802000
// APB4_DECODER_SECURE_BASE         32'hFF802000
#define     AO_PWM_PWM_C                                       (0xff802000 + (0x000 << 2))
#define   P_AO_PWM_PWM_C                                       (volatile uint32_t *)0xff802000
#define     AO_PWM_PWM_D                                       (0xff802000 + (0x001 << 2))
#define   P_AO_PWM_PWM_D                                       (volatile uint32_t *)0xff802004
#define     AO_PWM_MISC_REG_CD                                 (0xff802000 + (0x002 << 2))
#define   P_AO_PWM_MISC_REG_CD                                 (volatile uint32_t *)0xff802008
#define     AO_PWM_DELTA_SIGMA_CD                              (0xff802000 + (0x003 << 2))
#define   P_AO_PWM_DELTA_SIGMA_CD                              (volatile uint32_t *)0xff80200c
#define     AO_PWM_TIME_CD                                     (0xff802000 + (0x004 << 2))
#define   P_AO_PWM_TIME_CD                                     (volatile uint32_t *)0xff802010
#define     AO_PWM_C2                                          (0xff802000 + (0x005 << 2))
#define   P_AO_PWM_C2                                          (volatile uint32_t *)0xff802014
#define     AO_PWM_D2                                          (0xff802000 + (0x006 << 2))
#define   P_AO_PWM_D2                                          (volatile uint32_t *)0xff802018
#define     AO_PWM_BLINK_CD                                    (0xff802000 + (0x007 << 2))
#define   P_AO_PWM_BLINK_CD                                    (volatile uint32_t *)0xff80201c
#define     AO_PWM_LOCK_CD                                     (0xff802000 + (0x008 << 2))
#define   P_AO_PWM_LOCK_CD                                     (volatile uint32_t *)0xff802020
// ----------------------------
// UART
// ----------------------------
//#define AO_UART_REG_BASE 0x03
// APB4_DECODER_NON_SECURE_BASE     32'hFF803000
// APB4_DECODER_SECURE_BASE         32'hFF803000
#define     AO_UART_WFIFO                                      (0xff803000 + (0x000 << 2))
#define   P_AO_UART_WFIFO                                      (volatile uint32_t *)0xff803000
#define     AO_UART_RFIFO                                      (0xff803000 + (0x001 << 2))
#define   P_AO_UART_RFIFO                                      (volatile uint32_t *)0xff803004
#define     AO_UART_CONTROL                                    (0xff803000 + (0x002 << 2))
#define   P_AO_UART_CONTROL                                    (volatile uint32_t *)0xff803008
#define     AO_UART_STATUS                                     (0xff803000 + (0x003 << 2))
#define   P_AO_UART_STATUS                                     (volatile uint32_t *)0xff80300c
#define     AO_UART_MISC                                       (0xff803000 + (0x004 << 2))
#define   P_AO_UART_MISC                                       (volatile uint32_t *)0xff803010
#define     AO_UART_REG5                                       (0xff803000 + (0x005 << 2))
#define   P_AO_UART_REG5                                       (volatile uint32_t *)0xff803014
// ----------------------------
// UART2
// ----------------------------
//#define AO_UART2_REG_BASE 0x04
// APB4_DECODER_NON_SECURE_BASE     32'hFF804000
// APB4_DECODER_SECURE_BASE         32'hFF804000
#define     AO_UART2_WFIFO                                     (0xff804000 + (0x000 << 2))
#define   P_AO_UART2_WFIFO                                     (volatile uint32_t *)0xff804000
#define     AO_UART2_RFIFO                                     (0xff804000 + (0x001 << 2))
#define   P_AO_UART2_RFIFO                                     (volatile uint32_t *)0xff804004
#define     AO_UART2_CONTROL                                   (0xff804000 + (0x002 << 2))
#define   P_AO_UART2_CONTROL                                   (volatile uint32_t *)0xff804008
#define     AO_UART2_STATUS                                    (0xff804000 + (0x003 << 2))
#define   P_AO_UART2_STATUS                                    (volatile uint32_t *)0xff80400c
#define     AO_UART2_MISC                                      (0xff804000 + (0x004 << 2))
#define   P_AO_UART2_MISC                                      (volatile uint32_t *)0xff804010
#define     AO_UART2_REG5                                      (0xff804000 + (0x005 << 2))
#define   P_AO_UART2_REG5                                      (volatile uint32_t *)0xff804014
// ----------------------------
// I2C Master (8)
// ----------------------------
//#define AO_I2C_M_REG_BASE 0x05
// APB4_DECODER_NON_SECURE_BASE     32'hFF805000
// APB4_DECODER_SECURE_BASE         32'hFF805000
#define     AO_I2C_M_0_CONTROL_REG                             (0xff805000 + (0x000 << 2))
#define   P_AO_I2C_M_0_CONTROL_REG                             (volatile uint32_t *)0xff805000
#define     AO_I2C_M_0_SLAVE_ADDR                              (0xff805000 + (0x001 << 2))
#define   P_AO_I2C_M_0_SLAVE_ADDR                              (volatile uint32_t *)0xff805004
#define     AO_I2C_M_0_TOKEN_LIST0                             (0xff805000 + (0x002 << 2))
#define   P_AO_I2C_M_0_TOKEN_LIST0                             (volatile uint32_t *)0xff805008
#define     AO_I2C_M_0_TOKEN_LIST1                             (0xff805000 + (0x003 << 2))
#define   P_AO_I2C_M_0_TOKEN_LIST1                             (volatile uint32_t *)0xff80500c
#define     AO_I2C_M_0_WDATA_REG0                              (0xff805000 + (0x004 << 2))
#define   P_AO_I2C_M_0_WDATA_REG0                              (volatile uint32_t *)0xff805010
#define     AO_I2C_M_0_WDATA_REG1                              (0xff805000 + (0x005 << 2))
#define   P_AO_I2C_M_0_WDATA_REG1                              (volatile uint32_t *)0xff805014
#define     AO_I2C_M_0_RDATA_REG0                              (0xff805000 + (0x006 << 2))
#define   P_AO_I2C_M_0_RDATA_REG0                              (volatile uint32_t *)0xff805018
#define     AO_I2C_M_0_RDATA_REG1                              (0xff805000 + (0x007 << 2))
#define   P_AO_I2C_M_0_RDATA_REG1                              (volatile uint32_t *)0xff80501c
#define     AO_I2C_M_0_TIMEOUT_TH                              (0xff805000 + (0x008 << 2))
#define   P_AO_I2C_M_0_TIMEOUT_TH                              (volatile uint32_t *)0xff805020
// ----------------------------
// I2C Slave (3)
// ----------------------------
//#define AO_I2C_S_REG_BASE 0x06
// APB4_DECODER_NON_SECURE_BASE     32'hFF806000
// APB4_DECODER_SECURE_BASE         32'hFF806000
#define     AO_I2C_S_CONTROL_REG                               (0xff806000 + (0x000 << 2))
#define   P_AO_I2C_S_CONTROL_REG                               (volatile uint32_t *)0xff806000
#define     AO_I2C_S_SEND_REG                                  (0xff806000 + (0x001 << 2))
#define   P_AO_I2C_S_SEND_REG                                  (volatile uint32_t *)0xff806004
#define     AO_I2C_S_RECV_REG                                  (0xff806000 + (0x002 << 2))
#define   P_AO_I2C_S_RECV_REG                                  (volatile uint32_t *)0xff806008
#define     AO_I2C_S_CNTL1_REG                                 (0xff806000 + (0x003 << 2))
#define   P_AO_I2C_S_CNTL1_REG                                 (volatile uint32_t *)0xff80600c
// ----------------------------
// PWM A-B
// ----------------------------
//#define AO_PWM_AB_REG_BASE 0x07
// APB4_DECODER_NON_SECURE_BASE     32'hFF807000
// APB4_DECODER_SECURE_BASE         32'hFF807000
#define     AO_PWM_PWM_A                                       (0xff807000 + (0x000 << 2))
#define   P_AO_PWM_PWM_A                                       (volatile uint32_t *)0xff807000
#define     AO_PWM_PWM_B                                       (0xff807000 + (0x001 << 2))
#define   P_AO_PWM_PWM_B                                       (volatile uint32_t *)0xff807004
#define     AO_PWM_MISC_REG_AB                                 (0xff807000 + (0x002 << 2))
#define   P_AO_PWM_MISC_REG_AB                                 (volatile uint32_t *)0xff807008
#define     AO_PWM_DELTA_SIGMA_AB                              (0xff807000 + (0x003 << 2))
#define   P_AO_PWM_DELTA_SIGMA_AB                              (volatile uint32_t *)0xff80700c
#define     AO_PWM_TIME_AB                                     (0xff807000 + (0x004 << 2))
#define   P_AO_PWM_TIME_AB                                     (volatile uint32_t *)0xff807010
#define     AO_PWM_A2                                          (0xff807000 + (0x005 << 2))
#define   P_AO_PWM_A2                                          (volatile uint32_t *)0xff807014
#define     AO_PWM_B2                                          (0xff807000 + (0x006 << 2))
#define   P_AO_PWM_B2                                          (volatile uint32_t *)0xff807018
#define     AO_PWM_BLINK_AB                                    (0xff807000 + (0x007 << 2))
#define   P_AO_PWM_BLINK_AB                                    (volatile uint32_t *)0xff80701c
#define     AO_PWM_LOCK_AB                                     (0xff807000 + (0x008 << 2))
#define   P_AO_PWM_LOCK_AB                                     (volatile uint32_t *)0xff807020
// ----------------------------
// Multiformat IR Remote
// ----------------------------
//#define AO_MF_IR_DEC_REG_BASE 0x08
// APB4_DECODER_NON_SECURE_BASE     32'hFF808000
// APB4_DECODER_SECURE_BASE         32'hFF808000
#define     AO_IR_DEC_LDR_ACTIVE                               (0xff808000 + (0x000 << 2))
#define   P_AO_IR_DEC_LDR_ACTIVE                               (volatile uint32_t *)0xff808000
#define     AO_IR_DEC_LDR_IDLE                                 (0xff808000 + (0x001 << 2))
#define   P_AO_IR_DEC_LDR_IDLE                                 (volatile uint32_t *)0xff808004
#define     AO_IR_DEC_LDR_REPEAT                               (0xff808000 + (0x002 << 2))
#define   P_AO_IR_DEC_LDR_REPEAT                               (volatile uint32_t *)0xff808008
#define     AO_IR_DEC_BIT_0                                    (0xff808000 + (0x003 << 2))
#define   P_AO_IR_DEC_BIT_0                                    (volatile uint32_t *)0xff80800c
#define     AO_IR_DEC_REG0                                     (0xff808000 + (0x004 << 2))
#define   P_AO_IR_DEC_REG0                                     (volatile uint32_t *)0xff808010
#define     AO_IR_DEC_FRAME                                    (0xff808000 + (0x005 << 2))
#define   P_AO_IR_DEC_FRAME                                    (volatile uint32_t *)0xff808014
#define     AO_IR_DEC_STATUS                                   (0xff808000 + (0x006 << 2))
#define   P_AO_IR_DEC_STATUS                                   (volatile uint32_t *)0xff808018
#define     AO_IR_DEC_REG1                                     (0xff808000 + (0x007 << 2))
#define   P_AO_IR_DEC_REG1                                     (volatile uint32_t *)0xff80801c
#define     AO_MF_IR_DEC_LDR_ACTIVE                            (0xff808000 + (0x010 << 2))
#define   P_AO_MF_IR_DEC_LDR_ACTIVE                            (volatile uint32_t *)0xff808040
#define     AO_MF_IR_DEC_LDR_IDLE                              (0xff808000 + (0x011 << 2))
#define   P_AO_MF_IR_DEC_LDR_IDLE                              (volatile uint32_t *)0xff808044
#define     AO_MF_IR_DEC_LDR_REPEAT                            (0xff808000 + (0x012 << 2))
#define   P_AO_MF_IR_DEC_LDR_REPEAT                            (volatile uint32_t *)0xff808048
#define     AO_MF_IR_DEC_BIT_0                                 (0xff808000 + (0x013 << 2))
#define   P_AO_MF_IR_DEC_BIT_0                                 (volatile uint32_t *)0xff80804c
#define     AO_MF_IR_DEC_REG0                                  (0xff808000 + (0x014 << 2))
#define   P_AO_MF_IR_DEC_REG0                                  (volatile uint32_t *)0xff808050
#define     AO_MF_IR_DEC_FRAME                                 (0xff808000 + (0x015 << 2))
#define   P_AO_MF_IR_DEC_FRAME                                 (volatile uint32_t *)0xff808054
#define     AO_MF_IR_DEC_STATUS                                (0xff808000 + (0x016 << 2))
#define   P_AO_MF_IR_DEC_STATUS                                (volatile uint32_t *)0xff808058
#define     AO_MF_IR_DEC_REG1                                  (0xff808000 + (0x017 << 2))
#define   P_AO_MF_IR_DEC_REG1                                  (volatile uint32_t *)0xff80805c
#define     AO_MF_IR_DEC_REG2                                  (0xff808000 + (0x018 << 2))
#define   P_AO_MF_IR_DEC_REG2                                  (volatile uint32_t *)0xff808060
#define     AO_MF_IR_DEC_DURATN2                               (0xff808000 + (0x019 << 2))
#define   P_AO_MF_IR_DEC_DURATN2                               (volatile uint32_t *)0xff808064
#define     AO_MF_IR_DEC_DURATN3                               (0xff808000 + (0x01a << 2))
#define   P_AO_MF_IR_DEC_DURATN3                               (volatile uint32_t *)0xff808068
#define     AO_MF_IR_DEC_FRAME1                                (0xff808000 + (0x01b << 2))
#define   P_AO_MF_IR_DEC_FRAME1                                (volatile uint32_t *)0xff80806c
#define     AO_MF_IR_DEC_STATUS1                               (0xff808000 + (0x01c << 2))
#define   P_AO_MF_IR_DEC_STATUS1                               (volatile uint32_t *)0xff808070
#define     AO_MF_IR_DEC_STATUS2                               (0xff808000 + (0x01d << 2))
#define   P_AO_MF_IR_DEC_STATUS2                               (volatile uint32_t *)0xff808074
#define     AO_MF_IR_DEC_REG3                                  (0xff808000 + (0x01e << 2))
#define   P_AO_MF_IR_DEC_REG3                                  (volatile uint32_t *)0xff808078
#define     AO_MF_IR_DEC_FRAME_RSV0                            (0xff808000 + (0x01f << 2))
#define   P_AO_MF_IR_DEC_FRAME_RSV0                            (volatile uint32_t *)0xff80807c
#define     AO_MF_IR_DEC_FRAME_RSV1                            (0xff808000 + (0x020 << 2))
#define   P_AO_MF_IR_DEC_FRAME_RSV1                            (volatile uint32_t *)0xff808080
#define     AO_MF_IR_DEC_FILTE                                 (0xff808000 + (0x021 << 2))
#define   P_AO_MF_IR_DEC_FILTE                                 (volatile uint32_t *)0xff808084
#define     AO_MF_IR_DEC_IRQ_CTL                               (0xff808000 + (0x022 << 2))
#define   P_AO_MF_IR_DEC_IRQ_CTL                               (volatile uint32_t *)0xff808088
#define     AO_MF_IR_DEC_FIFO_CTL                              (0xff808000 + (0x023 << 2))
#define   P_AO_MF_IR_DEC_FIFO_CTL                              (volatile uint32_t *)0xff80808c
#define     AO_MF_IR_DEC_WIDTH_NEW                             (0xff808000 + (0x024 << 2))
#define   P_AO_MF_IR_DEC_WIDTH_NEW                             (volatile uint32_t *)0xff808090
#define     AO_MF_IR_DEC_REPEAT_DET                            (0xff808000 + (0x025 << 2))
#define   P_AO_MF_IR_DEC_REPEAT_DET                            (volatile uint32_t *)0xff808094
#define     AO_IR_DEC_DEMOD_CNTL0                              (0xff808000 + (0x030 << 2))
#define   P_AO_IR_DEC_DEMOD_CNTL0                              (volatile uint32_t *)0xff8080c0
#define     AO_IR_DEC_DEMOD_CNTL1                              (0xff808000 + (0x031 << 2))
#define   P_AO_IR_DEC_DEMOD_CNTL1                              (volatile uint32_t *)0xff8080c4
#define     AO_IR_DEC_DEMOD_IIR_THD                            (0xff808000 + (0x032 << 2))
#define   P_AO_IR_DEC_DEMOD_IIR_THD                            (volatile uint32_t *)0xff8080c8
#define     AO_IR_DEC_DEMOD_THD0                               (0xff808000 + (0x033 << 2))
#define   P_AO_IR_DEC_DEMOD_THD0                               (volatile uint32_t *)0xff8080cc
#define     AO_IR_DEC_DEMOD_THD1                               (0xff808000 + (0x034 << 2))
#define   P_AO_IR_DEC_DEMOD_THD1                               (volatile uint32_t *)0xff8080d0
#define     AO_IR_DEC_DEMOD_SUM_CNT0                           (0xff808000 + (0x035 << 2))
#define   P_AO_IR_DEC_DEMOD_SUM_CNT0                           (volatile uint32_t *)0xff8080d4
#define     AO_IR_DEC_DEMOD_SUM_CNT1                           (0xff808000 + (0x036 << 2))
#define   P_AO_IR_DEC_DEMOD_SUM_CNT1                           (volatile uint32_t *)0xff8080d8
#define     AO_IR_DEC_DEMOD_CNT0                               (0xff808000 + (0x037 << 2))
#define   P_AO_IR_DEC_DEMOD_CNT0                               (volatile uint32_t *)0xff8080dc
#define     AO_IR_DEC_DEMOD_CNT1                               (0xff808000 + (0x038 << 2))
#define   P_AO_IR_DEC_DEMOD_CNT1                               (volatile uint32_t *)0xff8080e0
#define     AO_IR_DEC_DEMOD_FILTER                             (0xff808000 + (0x039 << 2))
#define   P_AO_IR_DEC_DEMOD_FILTER                             (volatile uint32_t *)0xff8080e4
// ---------------------------
// SAR ADC
// ---------------------------
//#define AO_SAR_ADC_REG_BASE 0x09
// APB4_DECODER_NON_SECURE_BASE     32'hFF809000
// APB4_DECODER_SECURE_BASE         32'hFF809000
#define     AO_SAR_ADC_REG0                                    (0xff809000 + (0x000 << 2))
#define   P_AO_SAR_ADC_REG0                                    (volatile uint32_t *)0xff809000
#define     AO_SAR_ADC_CHAN_LIST                               (0xff809000 + (0x001 << 2))
#define   P_AO_SAR_ADC_CHAN_LIST                               (volatile uint32_t *)0xff809004
#define     AO_SAR_ADC_AVG_CNTL                                (0xff809000 + (0x002 << 2))
#define   P_AO_SAR_ADC_AVG_CNTL                                (volatile uint32_t *)0xff809008
#define     AO_SAR_ADC_REG3                                    (0xff809000 + (0x003 << 2))
#define   P_AO_SAR_ADC_REG3                                    (volatile uint32_t *)0xff80900c
#define     AO_SAR_ADC_DELAY                                   (0xff809000 + (0x004 << 2))
#define   P_AO_SAR_ADC_DELAY                                   (volatile uint32_t *)0xff809010
#define     AO_SAR_ADC_LAST_RD                                 (0xff809000 + (0x005 << 2))
#define   P_AO_SAR_ADC_LAST_RD                                 (volatile uint32_t *)0xff809014
#define     AO_SAR_ADC_FIFO_RD                                 (0xff809000 + (0x006 << 2))
#define   P_AO_SAR_ADC_FIFO_RD                                 (volatile uint32_t *)0xff809018
#define     AO_SAR_ADC_AUX_SW                                  (0xff809000 + (0x007 << 2))
#define   P_AO_SAR_ADC_AUX_SW                                  (volatile uint32_t *)0xff80901c
#define     AO_SAR_ADC_CHAN_10_SW                              (0xff809000 + (0x008 << 2))
#define   P_AO_SAR_ADC_CHAN_10_SW                              (volatile uint32_t *)0xff809020
#define     AO_SAR_ADC_DETECT_IDLE_SW                          (0xff809000 + (0x009 << 2))
#define   P_AO_SAR_ADC_DETECT_IDLE_SW                          (volatile uint32_t *)0xff809024
#define     AO_SAR_ADC_DELTA_10                                (0xff809000 + (0x00a << 2))
#define   P_AO_SAR_ADC_DELTA_10                                (volatile uint32_t *)0xff809028
#define     AO_SAR_ADC_REG11                                   (0xff809000 + (0x00b << 2))
#define   P_AO_SAR_ADC_REG11                                   (volatile uint32_t *)0xff80902c
#define     AO_SAR_ADC_REG12                                   (0xff809000 + (0x00c << 2))
#define   P_AO_SAR_ADC_REG12                                   (volatile uint32_t *)0xff809030
#define     AO_SAR_ADC_REG13                                   (0xff809000 + (0x00d << 2))
#define   P_AO_SAR_ADC_REG13                                   (volatile uint32_t *)0xff809034
#define     AO_SAR_ADC_CHNL01                                  (0xff809000 + (0x00e << 2))
#define   P_AO_SAR_ADC_CHNL01                                  (volatile uint32_t *)0xff809038
#define     AO_SAR_ADC_CHNL23                                  (0xff809000 + (0x00f << 2))
#define   P_AO_SAR_ADC_CHNL23                                  (volatile uint32_t *)0xff80903c
#define     AO_SAR_ADC_CHNL45                                  (0xff809000 + (0x010 << 2))
#define   P_AO_SAR_ADC_CHNL45                                  (volatile uint32_t *)0xff809040
#define     AO_SAR_ADC_CHNL67                                  (0xff809000 + (0x011 << 2))
#define   P_AO_SAR_ADC_CHNL67                                  (volatile uint32_t *)0xff809044
// ---------------------------
// MAIL BOX (M3/M4)
// ---------------------------
//#define AO_MAILBOX_REG_BASE 0x0a
// APB4_DECODER_NON_SECURE_BASE     32'hFF80a000
// APB4_DECODER_SECURE_BASE         32'hFF80a000
#define     AO_MAILBOX_SET_0                                   (0xff80a000 + (0x001 << 2))
#define   P_AO_MAILBOX_SET_0                                   (volatile uint32_t *)0xff80a004
#define     AO_MAILBOX_STAT_0                                  (0xff80a000 + (0x002 << 2))
#define   P_AO_MAILBOX_STAT_0                                  (volatile uint32_t *)0xff80a008
#define     AO_MAILBOX_CLR_0                                   (0xff80a000 + (0x003 << 2))
#define   P_AO_MAILBOX_CLR_0                                   (volatile uint32_t *)0xff80a00c
#define     AO_MAILBOX_SET_1                                   (0xff80a000 + (0x004 << 2))
#define   P_AO_MAILBOX_SET_1                                   (volatile uint32_t *)0xff80a010
#define     AO_MAILBOX_STAT_1                                  (0xff80a000 + (0x005 << 2))
#define   P_AO_MAILBOX_STAT_1                                  (volatile uint32_t *)0xff80a014
#define     AO_MAILBOX_CLR_1                                   (0xff80a000 + (0x006 << 2))
#define   P_AO_MAILBOX_CLR_1                                   (volatile uint32_t *)0xff80a018
#define     AO_MAILBOX_SET_2                                   (0xff80a000 + (0x007 << 2))
#define   P_AO_MAILBOX_SET_2                                   (volatile uint32_t *)0xff80a01c
#define     AO_MAILBOX_STAT_2                                  (0xff80a000 + (0x008 << 2))
#define   P_AO_MAILBOX_STAT_2                                  (volatile uint32_t *)0xff80a020
#define     AO_MAILBOX_CLR_2                                   (0xff80a000 + (0x009 << 2))
#define   P_AO_MAILBOX_CLR_2                                   (volatile uint32_t *)0xff80a024
#define     AO_MAILBOX_SET_3                                   (0xff80a000 + (0x00a << 2))
#define   P_AO_MAILBOX_SET_3                                   (volatile uint32_t *)0xff80a028
#define     AO_MAILBOX_STAT_3                                  (0xff80a000 + (0x00b << 2))
#define   P_AO_MAILBOX_STAT_3                                  (volatile uint32_t *)0xff80a02c
#define     AO_MAILBOX_CLR_3                                   (0xff80a000 + (0x00c << 2))
#define   P_AO_MAILBOX_CLR_3                                   (volatile uint32_t *)0xff80a030
// ---------------------------
// RTC (4)
// ---------------------------
// Moved to the secure APB3 bus
// `define AO_RTC_ADDR0                8'hd0
// `define AO_RTC_ADDR1                8'hd1
// `define AO_RTC_ADDR2                8'hd2
// `define AO_RTC_ADDR3                8'hd3
// `define AO_RTC_ADDR4                8'hd4
//
// Closing file:  ./ao_rti_reg.h
//

#define RSA_BASE                                   ((0x0000  << 2) + 0xff640000)
#define P_RSA_BASE            (volatile uint32_t *)((0x0000  << 2) + 0xff640000)

#define STARTUP_KEY_PRESERVE	PREG_STICKY_REG1

//#include "fixme.h"
#include "extra_register.h"
#endif // SECURE_APB_H

