Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: DES_Decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DES_Decoder.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DES_Decoder"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : DES_Decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_0.vhd" in Library work.
Architecture behavior of Entity sbox_0 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_1.vhd" in Library work.
Architecture behavior of Entity sbox_1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_2.vhd" in Library work.
Architecture behavior of Entity sbox_2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_3.vhd" in Library work.
Architecture behavior of Entity sbox_3 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_4.vhd" in Library work.
Architecture behavior of Entity sbox_4 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_5.vhd" in Library work.
Architecture behavior of Entity sbox_5 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_6.vhd" in Library work.
Architecture behavior of Entity sbox_6 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_7.vhd" in Library work.
Architecture behavior of Entity sbox_7 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/expP.vhd" in Library work.
Architecture behavior of Entity expp is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xor48.vhd" in Library work.
Architecture behavioral of Entity xor48 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sboxes.vhd" in Library work.
Architecture behavior of Entity sboxes is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/pblockP.vhd" in Library work.
Architecture behavior of Entity pblockp is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xorLR.vhd" in Library work.
Architecture behavioral of Entity xorlr is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/IP.vhd" in Library work.
Architecture behavior of Entity ip is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC1.vhd" in Library work.
Architecture behavior of Entity pc1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC2.vhd" in Library work.
Architecture behavior of Entity pc2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/syncReg.vhd" in Library work.
Architecture behavioral of Entity syncreg is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR1.vhd" in Library work.
Architecture behavioral of Entity rotr1 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR2.vhd" in Library work.
Architecture behavioral of Entity rotr2 is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/revIP.vhd" in Library work.
Architecture behavior of Entity revip is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Decoder.vhf" in Library work.
Architecture behavioral of Entity feistel_muser_des_decoder is up to date.
Architecture behavioral of Entity des_decoder is up to date.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/Feistel.vhf" in Library work.
Architecture behavioral of Entity feistel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DES_Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <Feistel_MUSER_DES_Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <PC2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <syncReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rotR1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rotR2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <revIP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <expP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xor48> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sboxes> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pblockP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xorLR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sbox_0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_7> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DES_Decoder> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Decoder.vhf" line 761: Unconnected output port 'leftkeyOut' of component 'syncReg'.
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Decoder.vhf" line 761: Unconnected output port 'rightkeyOut' of component 'syncReg'.
Entity <DES_Decoder> analyzed. Unit <DES_Decoder> generated.

Analyzing Entity <IP> in library <work> (Architecture <behavior>).
Entity <IP> analyzed. Unit <IP> generated.

Analyzing Entity <Feistel_MUSER_DES_Decoder> in library <work> (Architecture <behavioral>).
Entity <Feistel_MUSER_DES_Decoder> analyzed. Unit <Feistel_MUSER_DES_Decoder> generated.

Analyzing Entity <expP> in library <work> (Architecture <behavior>).
Entity <expP> analyzed. Unit <expP> generated.

Analyzing Entity <xor48> in library <work> (Architecture <behavioral>).
Entity <xor48> analyzed. Unit <xor48> generated.

Analyzing Entity <sboxes> in library <work> (Architecture <behavior>).
Entity <sboxes> analyzed. Unit <sboxes> generated.

Analyzing Entity <sbox_0> in library <work> (Architecture <behavior>).
Entity <sbox_0> analyzed. Unit <sbox_0> generated.

Analyzing Entity <sbox_1> in library <work> (Architecture <behavior>).
Entity <sbox_1> analyzed. Unit <sbox_1> generated.

Analyzing Entity <sbox_2> in library <work> (Architecture <behavior>).
Entity <sbox_2> analyzed. Unit <sbox_2> generated.

Analyzing Entity <sbox_3> in library <work> (Architecture <behavior>).
Entity <sbox_3> analyzed. Unit <sbox_3> generated.

Analyzing Entity <sbox_4> in library <work> (Architecture <behavior>).
Entity <sbox_4> analyzed. Unit <sbox_4> generated.

Analyzing Entity <sbox_5> in library <work> (Architecture <behavior>).
Entity <sbox_5> analyzed. Unit <sbox_5> generated.

Analyzing Entity <sbox_6> in library <work> (Architecture <behavior>).
Entity <sbox_6> analyzed. Unit <sbox_6> generated.

Analyzing Entity <sbox_7> in library <work> (Architecture <behavior>).
Entity <sbox_7> analyzed. Unit <sbox_7> generated.

Analyzing Entity <pblockP> in library <work> (Architecture <behavior>).
Entity <pblockP> analyzed. Unit <pblockP> generated.

Analyzing Entity <xorLR> in library <work> (Architecture <behavioral>).
Entity <xorLR> analyzed. Unit <xorLR> generated.

Analyzing Entity <PC1> in library <work> (Architecture <behavior>).
Entity <PC1> analyzed. Unit <PC1> generated.

Analyzing Entity <PC2> in library <work> (Architecture <behavior>).
Entity <PC2> analyzed. Unit <PC2> generated.

Analyzing Entity <syncReg> in library <work> (Architecture <behavioral>).
Entity <syncReg> analyzed. Unit <syncReg> generated.

Analyzing Entity <rotR1> in library <work> (Architecture <behavioral>).
Entity <rotR1> analyzed. Unit <rotR1> generated.

Analyzing Entity <rotR2> in library <work> (Architecture <behavioral>).
Entity <rotR2> analyzed. Unit <rotR2> generated.

Analyzing Entity <revIP> in library <work> (Architecture <behavior>).
Entity <revIP> analyzed. Unit <revIP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <IP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/IP.vhd".
Unit <IP> synthesized.


Synthesizing Unit <PC1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC1.vhd".
WARNING:Xst:647 - Input <myinput<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PC1> synthesized.


Synthesizing Unit <PC2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC2.vhd".
WARNING:Xst:646 - Signal <myMerge<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<37>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<42>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<53>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <myArray<48:55>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PC2> synthesized.


Synthesizing Unit <syncReg>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/syncReg.vhd".
    Found 32-bit register for signal <rightOut>.
    Found 32-bit register for signal <leftOut>.
    Found 28-bit register for signal <leftkeyOut>.
    Found 28-bit register for signal <rightkeyOut>.
    Summary:
	inferred 120 D-type flip-flop(s).
Unit <syncReg> synthesized.


Synthesizing Unit <rotR1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR1.vhd".
Unit <rotR1> synthesized.


Synthesizing Unit <rotR2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR2.vhd".
Unit <rotR2> synthesized.


Synthesizing Unit <revIP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/revIP.vhd".
Unit <revIP> synthesized.


Synthesizing Unit <expP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/expP.vhd".
Unit <expP> synthesized.


Synthesizing Unit <xor48>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xor48.vhd".
    Found 48-bit xor2 for signal <myoutput>.
Unit <xor48> synthesized.


Synthesizing Unit <pblockP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/pblockP.vhd".
Unit <pblockP> synthesized.


Synthesizing Unit <xorLR>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xorLR.vhd".
    Found 32-bit xor2 for signal <rightoutput>.
Unit <xorLR> synthesized.


Synthesizing Unit <sbox_0>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_0.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_0> synthesized.


Synthesizing Unit <sbox_1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_1.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_1> synthesized.


Synthesizing Unit <sbox_2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_2.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_2> synthesized.


Synthesizing Unit <sbox_3>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_3.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_3> synthesized.


Synthesizing Unit <sbox_4>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_4.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_4> synthesized.


Synthesizing Unit <sbox_5>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_5.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_5> synthesized.


Synthesizing Unit <sbox_6>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_6.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_6> synthesized.


Synthesizing Unit <sbox_7>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_7.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_7> synthesized.


Synthesizing Unit <sboxes>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sboxes.vhd".
Unit <sboxes> synthesized.


Synthesizing Unit <Feistel_MUSER_DES_Decoder>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Decoder.vhf".
Unit <Feistel_MUSER_DES_Decoder> synthesized.


Synthesizing Unit <DES_Decoder>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Decoder.vhf".
Unit <DES_Decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Registers                                            : 64
 28-bit register                                       : 32
 32-bit register                                       : 32
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <rightkeyOut_25> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <rightkeyOut_14> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <rightkeyOut_9> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <rightkeyOut_6> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_24> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_21> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_17> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_8> of sequential type is unconnected in block <XLXI_130>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Registers                                            : 1920
 Flip-Flops                                            : 1920
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DES_Decoder> ...

Optimizing unit <syncReg> ...

Optimizing unit <sboxes> ...
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_0> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_1> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_2> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_3> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_4> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_5> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_6> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_7> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_8> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_9> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_10> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_11> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_12> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_13> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_14> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_15> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_16> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_17> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_18> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_19> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_20> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_21> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_22> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_23> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_24> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_25> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_26> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/leftkeyOut_27> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_0> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_1> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_2> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_3> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_4> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_5> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_6> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_7> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_8> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_9> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_10> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_11> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_12> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_13> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_14> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_15> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_16> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_17> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_18> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_19> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_20> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_21> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_22> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_23> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_24> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_25> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_26> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_135/rightkeyOut_27> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/leftkeyOut_8> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/leftkeyOut_17> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/leftkeyOut_21> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/leftkeyOut_24> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/rightkeyOut_6> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/rightkeyOut_9> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/rightkeyOut_14> of sequential type is unconnected in block <DES_Decoder>.
WARNING:Xst:2677 - Node <XLXI_130/rightkeyOut_25> of sequential type is unconnected in block <DES_Decoder>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DES_Decoder, actual ratio is 77.

Final Macro Processing ...

Processing Unit <DES_Decoder> :
	Found 2-bit shift register for signal <XLXI_130/leftkeyOut_9>.
	Found 2-bit shift register for signal <XLXI_130/leftkeyOut_18>.
	Found 2-bit shift register for signal <XLXI_130/leftkeyOut_22>.
	Found 2-bit shift register for signal <XLXI_130/leftkeyOut_25>.
	Found 2-bit shift register for signal <XLXI_130/rightkeyOut_7>.
	Found 2-bit shift register for signal <XLXI_130/rightkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_130/rightkeyOut_15>.
	Found 2-bit shift register for signal <XLXI_130/rightkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_123/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_123/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_123/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_123/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_123/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_123/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_123/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_123/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_118/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_118/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_118/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_118/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_118/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_118/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_118/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_118/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_113/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_113/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_113/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_113/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_113/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_113/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_113/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_113/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_108/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_108/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_108/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_108/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_108/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_108/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_108/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_108/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_93/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_93/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_93/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_93/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_93/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_93/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_93/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_93/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_79/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_79/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_79/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_79/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_79/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_79/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_79/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_79/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_72/leftkeyOut_9>.
	Found 2-bit shift register for signal <XLXI_72/leftkeyOut_18>.
	Found 2-bit shift register for signal <XLXI_72/leftkeyOut_22>.
	Found 2-bit shift register for signal <XLXI_72/leftkeyOut_25>.
	Found 2-bit shift register for signal <XLXI_72/rightkeyOut_7>.
	Found 2-bit shift register for signal <XLXI_72/rightkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_72/rightkeyOut_15>.
	Found 2-bit shift register for signal <XLXI_72/rightkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_67/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_67/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_67/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_67/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_67/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_67/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_67/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_67/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_62/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_62/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_62/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_62/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_62/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_62/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_62/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_62/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_57/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_57/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_57/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_57/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_57/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_57/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_57/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_57/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_52/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_52/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_52/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_52/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_52/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_52/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_52/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_52/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_47/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_47/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_47/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_47/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_47/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_47/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_47/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_47/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_19/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_19/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_19/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_19/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_19/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_19/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_19/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_19/rightkeyOut_27>.
Unit <DES_Decoder> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1632
 Flip-Flops                                            : 1632
# Shift Registers                                      : 112
 2-bit shift register                                  : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DES_Decoder.ngr
Top Level Output File Name         : DES_Decoder
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 193

Cell Usage :
# BELS                             : 9524
#      GND                         : 1
#      LUT2                        : 911
#      LUT2_D                      : 16
#      LUT3                        : 206
#      LUT3_L                      : 4
#      LUT4                        : 5282
#      LUT4_D                      : 15
#      LUT4_L                      : 31
#      MUXF5                       : 2019
#      MUXF6                       : 1008
#      MUXF7                       : 31
# FlipFlops/Latches                : 1744
#      FD                          : 1744
# Shift Registers                  : 112
#      SRL16                       : 112
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 184
#      IBUF                        : 120
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     3470  out of   4656    74%  
 Number of Slice Flip Flops:           1744  out of   9312    18%  
 Number of 4 input LUTs:               6577  out of   9312    70%  
    Number used as logic:              6465
    Number used as Shift registers:     112
 Number of IOs:                         193
 Number of bonded IOBs:                 185  out of    232    79%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 1856  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.414ns (Maximum Frequency: 155.902MHz)
   Minimum input arrival time before clock: 7.541ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 6.414ns (frequency: 155.902MHz)
  Total number of paths / destination ports: 41741 / 1736
-------------------------------------------------------------------------
Delay:               6.414ns (Levels of Logic = 6)
  Source:            XLXI_130/rightOut_31 (FF)
  Destination:       XLXI_135/leftOut_8 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_130/rightOut_31 to XLXI_135/leftOut_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              41   0.514   1.144  XLXI_130/rightOut_31 (XLXI_130/rightOut_31)
     LUT2:I1->O            5   0.612   0.541  XLXI_128/XLXI_4/sb0/Mrom_row_rom0000221 (XLXI_128/XLXI_4/sb0/Mrom_row_rom000022)
     LUT4:I3->O            1   0.612   0.000  XLXI_128/XLXI_4/sb0/Mmux_decimalOutput_7 (XLXI_128/XLXI_4/sb0/Mmux_decimalOutput_7)
     MUXF5:I1->O           1   0.278   0.000  XLXI_128/XLXI_4/sb0/Mmux_decimalOutput_6_f5 (XLXI_128/XLXI_4/sb0/Mmux_decimalOutput_6_f5)
     MUXF6:I1->O           2   0.451   0.410  XLXI_128/XLXI_4/sb0/Mmux_decimalOutput_5_f6 (XLXI_128/XLXI_4/sb0/Mmux_decimalOutput_5_f6)
     LUT3:I2->O            1   0.612   0.360  XLXI_128/XLXI_4/myinput<1>82_SW1 (N31)
     LUT4:I3->O            1   0.612   0.000  XLXI_128/XLXI_7/Mxor_rightoutput_Result<23>1 (XLXN_389<8>)
     FD:D                      0.268          XLXI_135/leftOut_8
    ----------------------------------------
    Total                      6.414ns (3.959ns logic, 2.455ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 2113 / 120
-------------------------------------------------------------------------
Offset:              7.541ns (Levels of Logic = 7)
  Source:            ciphertext<6> (PAD)
  Destination:       XLXI_12/rightOut_8 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: ciphertext<6> to XLXI_12/rightOut_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.106   1.225  ciphertext_6_IBUF (ciphertext_6_IBUF)
     LUT2:I0->O           30   0.612   1.102  XLXI_2/XLXI_3/Mxor_myoutput_Result<47>1 (XLXI_2/XLXN_6<0>)
     LUT4:I2->O            1   0.612   0.000  XLXI_2/XLXI_4/sb0/Mmux_decimalOutput_10 (XLXI_2/XLXI_4/sb0/Mmux_decimalOutput_10)
     MUXF5:I1->O           1   0.278   0.426  XLXI_2/XLXI_4/sb0/Mmux_decimalOutput_9_f5 (XLXI_2/XLXI_4/sb0/Mmux_decimalOutput_9_f5)
     LUT4:I1->O            2   0.612   0.410  XLXI_2/XLXI_4/myinput<1>82_SW0 (N135)
     LUT4:I2->O            1   0.612   0.000  XLXI_2/XLXI_7/Mxor_rightoutput_Result<23>12 (XLXI_2/XLXI_7/Mxor_rightoutput_Result<23>11)
     MUXF5:I0->O           1   0.278   0.000  XLXI_2/XLXI_7/Mxor_rightoutput_Result<23>1_f5 (XLXN_108<8>)
     FD:D                      0.268          XLXI_12/rightOut_8
    ----------------------------------------
    Total                      7.541ns (4.378ns logic, 3.163ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            XLXI_135/rightOut_7 (FF)
  Destination:       plaintext<0> (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_135/rightOut_7 to plaintext<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  XLXI_135/rightOut_7 (XLXI_135/rightOut_7)
     OBUF:I->O                 3.169          plaintext_0_OBUF (plaintext<0>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.98 secs
 
--> 

Total memory usage is 4682708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :    0 (   0 filtered)

