Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/vladis/Plocha/sockit/ --output-directory=/home/vladis/Plocha/sockit/SoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/vladis/Plocha/sockit/SoC.sopcinfo --report-file=html:/home/vladis/Plocha/sockit/SoC.html --report-file=qip:/home/vladis/Plocha/sockit/SoC/synthesis/SoC.qip --report-file=cmp:/home/vladis/Plocha/sockit/SoC.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/vladis/Plocha/sockit/SoC.qsys --language=VHDL
Progress: Loading sockit/SoC.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 13.0.1]
Progress: Parameterizing module hps_0
Progress: Adding sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module sw
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SoC.hps_0: Peripheral EMAC1 pin mapping: TX_CLK:MIXED1IO0, TXD0:MIXED1IO1, TXD1:MIXED1IO2, TXD2:MIXED1IO3, TXD3:MIXED1IO4, RXD0:MIXED1IO5, MDIO:MIXED1IO6, MDC:MIXED1IO7, RX_CTL:MIXED1IO8, TX_CTL:MIXED1IO9, RX_CLK:MIXED1IO10, RXD1:MIXED1IO11, RXD2:MIXED1IO12, RXD3:MIXED1IO13
Info: SoC.hps_0: Peripheral SDIO pin mapping: CMD:FLASHIO0, D0:FLASHIO2, D1:FLASHIO3, CLK:FLASHIO9, D2:FLASHIO10, D3:FLASHIO11
Info: SoC.hps_0: Peripheral UART0 pin mapping: RX:GENERALIO17, TX:GENERALIO18
Info: SoC.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SoC: Generating SoC "SoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 6 modules, 13 connections
Info: merlin_domain_transform: After transform: 14 modules, 52 connections
Info: merlin_router_transform: After transform: 18 modules, 64 connections
Info: merlin_traffic_limiter_transform: After transform: 20 modules, 72 connections
Info: merlin_burst_transform: After transform: 22 modules, 78 connections
Info: reset_adaptation_transform: After transform: 23 modules, 80 connections
Info: merlin_network_to_switch_transform: After transform: 30 modules, 96 connections
Info: limiter_update_transform: After transform: 30 modules, 98 connections
Info: merlin_mm_transform: After transform: 30 modules, 98 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: hps_0: Peripheral EMAC1 pin mapping: TX_CLK:MIXED1IO0, TXD0:MIXED1IO1, TXD1:MIXED1IO2, TXD2:MIXED1IO3, TXD3:MIXED1IO4, RXD0:MIXED1IO5, MDIO:MIXED1IO6, MDC:MIXED1IO7, RX_CTL:MIXED1IO8, TX_CTL:MIXED1IO9, RX_CLK:MIXED1IO10, RXD1:MIXED1IO11, RXD2:MIXED1IO12, RXD3:MIXED1IO13
Info: hps_0: Peripheral SDIO pin mapping: CMD:FLASHIO0, D0:FLASHIO2, D1:FLASHIO3, CLK:FLASHIO9, D2:FLASHIO10, D3:FLASHIO11
Info: hps_0: Peripheral UART0 pin mapping: RX:GENERALIO17, TX:GENERALIO18
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 2 modules, 0 connections
Info: hps_0: "SoC" instantiated altera_hps "hps_0"
Info: sw: Starting RTL generation for module 'SoC_sw'
Info: sw:   Generation command is [exec /home/vladis/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/vladis/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/vladis/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/vladis/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/vladis/altera/13.0sp1/quartus/sopc_builder/bin -I /home/vladis/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/vladis/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/vladis/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_sw --dir=/tmp/alt6951_5575901045688003403.dir/0001_sw_gen/ --quartus_dir=/home/vladis/altera/13.0sp1/quartus --verilog --config=/tmp/alt6951_5575901045688003403.dir/0001_sw_gen//SoC_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'SoC_sw'
Info: sw: "SoC" instantiated altera_avalon_pio "sw"
Info: led: Starting RTL generation for module 'SoC_led'
Info: led:   Generation command is [exec /home/vladis/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/vladis/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/vladis/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/vladis/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/vladis/altera/13.0sp1/quartus/sopc_builder/bin -I /home/vladis/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/vladis/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/vladis/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SoC_led --dir=/tmp/alt6951_5575901045688003403.dir/0002_led_gen/ --quartus_dir=/home/vladis/altera/13.0sp1/quartus --verilog --config=/tmp/alt6951_5575901045688003403.dir/0002_led_gen//SoC_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'SoC_led'
Info: led: "SoC" instantiated altera_avalon_pio "led"
Info: led_s1_translator: "SoC" instantiated altera_merlin_slave_translator "led_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "SoC" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: led_s1_translator_avalon_universal_slave_0_agent: "SoC" instantiated altera_merlin_slave_agent "led_s1_translator_avalon_universal_slave_0_agent"
Info: led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "SoC" instantiated altera_avalon_sc_fifo "led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "SoC" instantiated altera_merlin_router "addr_router"
Info: id_router: "SoC" instantiated altera_merlin_router "id_router"
Info: limiter: "SoC" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "SoC" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file /home/vladis/Plocha/sockit/SoC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: rst_controller: "SoC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "SoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "SoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/vladis/Plocha/sockit/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: SoC: Done SoC" with 20 modules, 92 files, 2141326 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
