static int i2c_imx_bus_busy(struct imx_i2c_struct *i2c_imx, int for_busy)\r\n{\r\nunsigned long orig_jiffies = jiffies;\r\nunsigned int temp;\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s>\n", __func__);\r\nwhile (1) {\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2SR);\r\nif (for_busy && (temp & I2SR_IBB))\r\nbreak;\r\nif (!for_busy && !(temp & I2SR_IBB))\r\nbreak;\r\nif (signal_pending(current)) {\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> I2C Interrupted\n", __func__);\r\nreturn -EINTR;\r\n}\r\nif (time_after(jiffies, orig_jiffies + msecs_to_jiffies(500))) {\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> I2C bus is busy\n", __func__);\r\nreturn -ETIMEDOUT;\r\n}\r\nschedule();\r\n}\r\nreturn 0;\r\n}\r\nstatic int i2c_imx_trx_complete(struct imx_i2c_struct *i2c_imx)\r\n{\r\nwait_event_timeout(i2c_imx->queue, i2c_imx->i2csr & I2SR_IIF, HZ / 10);\r\nif (unlikely(!(i2c_imx->i2csr & I2SR_IIF))) {\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> Timeout\n", __func__);\r\nreturn -ETIMEDOUT;\r\n}\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> TRX complete\n", __func__);\r\ni2c_imx->i2csr = 0;\r\nreturn 0;\r\n}\r\nstatic int i2c_imx_acked(struct imx_i2c_struct *i2c_imx)\r\n{\r\nif (readb(i2c_imx->base + IMX_I2C_I2SR) & I2SR_RXAK) {\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> No ACK\n", __func__);\r\nreturn -EIO;\r\n}\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> ACK received\n", __func__);\r\nreturn 0;\r\n}\r\nstatic int i2c_imx_start(struct imx_i2c_struct *i2c_imx)\r\n{\r\nunsigned int temp = 0;\r\nint result;\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s>\n", __func__);\r\nclk_enable(i2c_imx->clk);\r\nwriteb(i2c_imx->ifdr, i2c_imx->base + IMX_I2C_IFDR);\r\nwriteb(0, i2c_imx->base + IMX_I2C_I2SR);\r\nwriteb(I2CR_IEN, i2c_imx->base + IMX_I2C_I2CR);\r\nudelay(50);\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2CR);\r\ntemp |= I2CR_MSTA;\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2CR);\r\nresult = i2c_imx_bus_busy(i2c_imx, 1);\r\nif (result)\r\nreturn result;\r\ni2c_imx->stopped = 0;\r\ntemp |= I2CR_IIEN | I2CR_MTX | I2CR_TXAK;\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2CR);\r\nreturn result;\r\n}\r\nstatic void i2c_imx_stop(struct imx_i2c_struct *i2c_imx)\r\n{\r\nunsigned int temp = 0;\r\nif (!i2c_imx->stopped) {\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s>\n", __func__);\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2CR);\r\ntemp &= ~(I2CR_MSTA | I2CR_MTX);\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2CR);\r\n}\r\nif (cpu_is_mx1()) {\r\nudelay(i2c_imx->disable_delay);\r\n}\r\nif (!i2c_imx->stopped) {\r\ni2c_imx_bus_busy(i2c_imx, 0);\r\ni2c_imx->stopped = 1;\r\n}\r\nwriteb(0, i2c_imx->base + IMX_I2C_I2CR);\r\nclk_disable(i2c_imx->clk);\r\n}\r\nstatic void __init i2c_imx_set_clk(struct imx_i2c_struct *i2c_imx,\r\nunsigned int rate)\r\n{\r\nunsigned int i2c_clk_rate;\r\nunsigned int div;\r\nint i;\r\ni2c_clk_rate = clk_get_rate(i2c_imx->clk);\r\ndiv = (i2c_clk_rate + rate - 1) / rate;\r\nif (div < i2c_clk_div[0][0])\r\ni = 0;\r\nelse if (div > i2c_clk_div[ARRAY_SIZE(i2c_clk_div) - 1][0])\r\ni = ARRAY_SIZE(i2c_clk_div) - 1;\r\nelse\r\nfor (i = 0; i2c_clk_div[i][0] < div; i++);\r\ni2c_imx->ifdr = i2c_clk_div[i][1];\r\ni2c_imx->disable_delay = (500000U * i2c_clk_div[i][0]\r\n+ (i2c_clk_rate / 2) - 1) / (i2c_clk_rate / 2);\r\n#ifdef CONFIG_I2C_DEBUG_BUS\r\nprintk(KERN_DEBUG "I2C: <%s> I2C_CLK=%d, REQ DIV=%d\n",\r\n__func__, i2c_clk_rate, div);\r\nprintk(KERN_DEBUG "I2C: <%s> IFDR[IC]=0x%x, REAL DIV=%d\n",\r\n__func__, i2c_clk_div[i][1], i2c_clk_div[i][0]);\r\n#endif\r\n}\r\nstatic irqreturn_t i2c_imx_isr(int irq, void *dev_id)\r\n{\r\nstruct imx_i2c_struct *i2c_imx = dev_id;\r\nunsigned int temp;\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2SR);\r\nif (temp & I2SR_IIF) {\r\ni2c_imx->i2csr = temp;\r\ntemp &= ~I2SR_IIF;\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2SR);\r\nwake_up(&i2c_imx->queue);\r\nreturn IRQ_HANDLED;\r\n}\r\nreturn IRQ_NONE;\r\n}\r\nstatic int i2c_imx_write(struct imx_i2c_struct *i2c_imx, struct i2c_msg *msgs)\r\n{\r\nint i, result;\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> write slave address: addr=0x%x\n",\r\n__func__, msgs->addr << 1);\r\nwriteb(msgs->addr << 1, i2c_imx->base + IMX_I2C_I2DR);\r\nresult = i2c_imx_trx_complete(i2c_imx);\r\nif (result)\r\nreturn result;\r\nresult = i2c_imx_acked(i2c_imx);\r\nif (result)\r\nreturn result;\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> write data\n", __func__);\r\nfor (i = 0; i < msgs->len; i++) {\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> write byte: B%d=0x%X\n",\r\n__func__, i, msgs->buf[i]);\r\nwriteb(msgs->buf[i], i2c_imx->base + IMX_I2C_I2DR);\r\nresult = i2c_imx_trx_complete(i2c_imx);\r\nif (result)\r\nreturn result;\r\nresult = i2c_imx_acked(i2c_imx);\r\nif (result)\r\nreturn result;\r\n}\r\nreturn 0;\r\n}\r\nstatic int i2c_imx_read(struct imx_i2c_struct *i2c_imx, struct i2c_msg *msgs)\r\n{\r\nint i, result;\r\nunsigned int temp;\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> write slave address: addr=0x%x\n",\r\n__func__, (msgs->addr << 1) | 0x01);\r\nwriteb((msgs->addr << 1) | 0x01, i2c_imx->base + IMX_I2C_I2DR);\r\nresult = i2c_imx_trx_complete(i2c_imx);\r\nif (result)\r\nreturn result;\r\nresult = i2c_imx_acked(i2c_imx);\r\nif (result)\r\nreturn result;\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> setup bus\n", __func__);\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2CR);\r\ntemp &= ~I2CR_MTX;\r\nif (msgs->len - 1)\r\ntemp &= ~I2CR_TXAK;\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2CR);\r\nreadb(i2c_imx->base + IMX_I2C_I2DR);\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> read data\n", __func__);\r\nfor (i = 0; i < msgs->len; i++) {\r\nresult = i2c_imx_trx_complete(i2c_imx);\r\nif (result)\r\nreturn result;\r\nif (i == (msgs->len - 1)) {\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> clear MSTA\n", __func__);\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2CR);\r\ntemp &= ~(I2CR_MSTA | I2CR_MTX);\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2CR);\r\ni2c_imx_bus_busy(i2c_imx, 0);\r\ni2c_imx->stopped = 1;\r\n} else if (i == (msgs->len - 2)) {\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> set TXAK\n", __func__);\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2CR);\r\ntemp |= I2CR_TXAK;\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2CR);\r\n}\r\nmsgs->buf[i] = readb(i2c_imx->base + IMX_I2C_I2DR);\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> read byte: B%d=0x%X\n",\r\n__func__, i, msgs->buf[i]);\r\n}\r\nreturn 0;\r\n}\r\nstatic int i2c_imx_xfer(struct i2c_adapter *adapter,\r\nstruct i2c_msg *msgs, int num)\r\n{\r\nunsigned int i, temp;\r\nint result;\r\nstruct imx_i2c_struct *i2c_imx = i2c_get_adapdata(adapter);\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s>\n", __func__);\r\nresult = i2c_imx_start(i2c_imx);\r\nif (result)\r\ngoto fail0;\r\nfor (i = 0; i < num; i++) {\r\nif (i) {\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> repeated start\n", __func__);\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2CR);\r\ntemp |= I2CR_RSTA;\r\nwriteb(temp, i2c_imx->base + IMX_I2C_I2CR);\r\nresult = i2c_imx_bus_busy(i2c_imx, 1);\r\nif (result)\r\ngoto fail0;\r\n}\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> transfer message: %d\n", __func__, i);\r\n#ifdef CONFIG_I2C_DEBUG_BUS\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2CR);\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> CONTROL: IEN=%d, IIEN=%d, "\r\n"MSTA=%d, MTX=%d, TXAK=%d, RSTA=%d\n", __func__,\r\n(temp & I2CR_IEN ? 1 : 0), (temp & I2CR_IIEN ? 1 : 0),\r\n(temp & I2CR_MSTA ? 1 : 0), (temp & I2CR_MTX ? 1 : 0),\r\n(temp & I2CR_TXAK ? 1 : 0), (temp & I2CR_RSTA ? 1 : 0));\r\ntemp = readb(i2c_imx->base + IMX_I2C_I2SR);\r\ndev_dbg(&i2c_imx->adapter.dev,\r\n"<%s> STATUS: ICF=%d, IAAS=%d, IBB=%d, "\r\n"IAL=%d, SRW=%d, IIF=%d, RXAK=%d\n", __func__,\r\n(temp & I2SR_ICF ? 1 : 0), (temp & I2SR_IAAS ? 1 : 0),\r\n(temp & I2SR_IBB ? 1 : 0), (temp & I2SR_IAL ? 1 : 0),\r\n(temp & I2SR_SRW ? 1 : 0), (temp & I2SR_IIF ? 1 : 0),\r\n(temp & I2SR_RXAK ? 1 : 0));\r\n#endif\r\nif (msgs[i].flags & I2C_M_RD)\r\nresult = i2c_imx_read(i2c_imx, &msgs[i]);\r\nelse\r\nresult = i2c_imx_write(i2c_imx, &msgs[i]);\r\nif (result)\r\ngoto fail0;\r\n}\r\nfail0:\r\ni2c_imx_stop(i2c_imx);\r\ndev_dbg(&i2c_imx->adapter.dev, "<%s> exit with: %s: %d\n", __func__,\r\n(result < 0) ? "error" : "success msg",\r\n(result < 0) ? result : num);\r\nreturn (result < 0) ? result : num;\r\n}\r\nstatic u32 i2c_imx_func(struct i2c_adapter *adapter)\r\n{\r\nreturn I2C_FUNC_I2C | I2C_FUNC_SMBUS_EMUL;\r\n}\r\nstatic int __init i2c_imx_probe(struct platform_device *pdev)\r\n{\r\nstruct imx_i2c_struct *i2c_imx;\r\nstruct resource *res;\r\nstruct imxi2c_platform_data *pdata;\r\nvoid __iomem *base;\r\nresource_size_t res_size;\r\nint irq;\r\nint ret;\r\ndev_dbg(&pdev->dev, "<%s>\n", __func__);\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nif (!res) {\r\ndev_err(&pdev->dev, "can't get device resources\n");\r\nreturn -ENOENT;\r\n}\r\nirq = platform_get_irq(pdev, 0);\r\nif (irq < 0) {\r\ndev_err(&pdev->dev, "can't get irq number\n");\r\nreturn -ENOENT;\r\n}\r\npdata = pdev->dev.platform_data;\r\nif (pdata && pdata->init) {\r\nret = pdata->init(&pdev->dev);\r\nif (ret)\r\nreturn ret;\r\n}\r\nres_size = resource_size(res);\r\nif (!request_mem_region(res->start, res_size, DRIVER_NAME)) {\r\nret = -EBUSY;\r\ngoto fail0;\r\n}\r\nbase = ioremap(res->start, res_size);\r\nif (!base) {\r\ndev_err(&pdev->dev, "ioremap failed\n");\r\nret = -EIO;\r\ngoto fail1;\r\n}\r\ni2c_imx = kzalloc(sizeof(struct imx_i2c_struct), GFP_KERNEL);\r\nif (!i2c_imx) {\r\ndev_err(&pdev->dev, "can't allocate interface\n");\r\nret = -ENOMEM;\r\ngoto fail2;\r\n}\r\nstrcpy(i2c_imx->adapter.name, pdev->name);\r\ni2c_imx->adapter.owner = THIS_MODULE;\r\ni2c_imx->adapter.algo = &i2c_imx_algo;\r\ni2c_imx->adapter.dev.parent = &pdev->dev;\r\ni2c_imx->adapter.nr = pdev->id;\r\ni2c_imx->irq = irq;\r\ni2c_imx->base = base;\r\ni2c_imx->res = res;\r\ni2c_imx->clk = clk_get(&pdev->dev, "i2c_clk");\r\nif (IS_ERR(i2c_imx->clk)) {\r\nret = PTR_ERR(i2c_imx->clk);\r\ndev_err(&pdev->dev, "can't get I2C clock\n");\r\ngoto fail3;\r\n}\r\nret = request_irq(i2c_imx->irq, i2c_imx_isr, 0, pdev->name, i2c_imx);\r\nif (ret) {\r\ndev_err(&pdev->dev, "can't claim irq %d\n", i2c_imx->irq);\r\ngoto fail4;\r\n}\r\ninit_waitqueue_head(&i2c_imx->queue);\r\ni2c_set_adapdata(&i2c_imx->adapter, i2c_imx);\r\nif (pdata && pdata->bitrate)\r\ni2c_imx_set_clk(i2c_imx, pdata->bitrate);\r\nelse\r\ni2c_imx_set_clk(i2c_imx, IMX_I2C_BIT_RATE);\r\nwriteb(0, i2c_imx->base + IMX_I2C_I2CR);\r\nwriteb(0, i2c_imx->base + IMX_I2C_I2SR);\r\nret = i2c_add_numbered_adapter(&i2c_imx->adapter);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "registration failed\n");\r\ngoto fail5;\r\n}\r\nplatform_set_drvdata(pdev, i2c_imx);\r\ndev_dbg(&i2c_imx->adapter.dev, "claimed irq %d\n", i2c_imx->irq);\r\ndev_dbg(&i2c_imx->adapter.dev, "device resources from 0x%x to 0x%x\n",\r\ni2c_imx->res->start, i2c_imx->res->end);\r\ndev_dbg(&i2c_imx->adapter.dev, "allocated %d bytes at 0x%x \n",\r\nres_size, i2c_imx->res->start);\r\ndev_dbg(&i2c_imx->adapter.dev, "adapter name: \"%s\"\n",\r\ni2c_imx->adapter.name);\r\ndev_dbg(&i2c_imx->adapter.dev, "IMX I2C adapter registered\n");\r\nreturn 0;\r\nfail5:\r\nfree_irq(i2c_imx->irq, i2c_imx);\r\nfail4:\r\nclk_put(i2c_imx->clk);\r\nfail3:\r\nkfree(i2c_imx);\r\nfail2:\r\niounmap(base);\r\nfail1:\r\nrelease_mem_region(res->start, resource_size(res));\r\nfail0:\r\nif (pdata && pdata->exit)\r\npdata->exit(&pdev->dev);\r\nreturn ret;\r\n}\r\nstatic int __exit i2c_imx_remove(struct platform_device *pdev)\r\n{\r\nstruct imx_i2c_struct *i2c_imx = platform_get_drvdata(pdev);\r\nstruct imxi2c_platform_data *pdata = pdev->dev.platform_data;\r\ndev_dbg(&i2c_imx->adapter.dev, "adapter removed\n");\r\ni2c_del_adapter(&i2c_imx->adapter);\r\nplatform_set_drvdata(pdev, NULL);\r\nfree_irq(i2c_imx->irq, i2c_imx);\r\nwriteb(0, i2c_imx->base + IMX_I2C_IADR);\r\nwriteb(0, i2c_imx->base + IMX_I2C_IFDR);\r\nwriteb(0, i2c_imx->base + IMX_I2C_I2CR);\r\nwriteb(0, i2c_imx->base + IMX_I2C_I2SR);\r\nif (pdata && pdata->exit)\r\npdata->exit(&pdev->dev);\r\nclk_put(i2c_imx->clk);\r\niounmap(i2c_imx->base);\r\nrelease_mem_region(i2c_imx->res->start, resource_size(i2c_imx->res));\r\nkfree(i2c_imx);\r\nreturn 0;\r\n}\r\nstatic int __init i2c_adap_imx_init(void)\r\n{\r\nreturn platform_driver_probe(&i2c_imx_driver, i2c_imx_probe);\r\n}\r\nstatic void __exit i2c_adap_imx_exit(void)\r\n{\r\nplatform_driver_unregister(&i2c_imx_driver);\r\n}
