CYCLE	A	B	C	D	SEL0	SEL1	NAND_OUT	NOR_OUT	XOR_OUT	MUX2_OUT	MUX4_OUT
000	0	0	1	0	0	1	1	1	0	0	1
001	0	1	0	0	1	0	1	0	1	1	1
010	1	0	0	0	0	0	1	0	1	1	1
011	1	1	1	0	1	1	0	0	0	1	0
100	0	0	0	0	0	0	1	1	0	0	0
101	1	1	1	1	1	1	0	0	0	1	1
110	1	0	1	0	1	0	1	0	1	0	0
111	0	1	0	1	0	1	1	0	1	0	0
