Number of assembly instructions     = 36
Number of indirect branches         = 2
Number of unresolved indirect jumps = 2: f3e, f82
Number of unresolved indirect calls = 0: 
Number of symbolic states (representative of non-determinism): 36
Number of edges: 36

f00 (False): 0

f00: MOV Reg R10, Address (SizeDir 64 (AddrPlus (FromReg RDI) (AddrImm 8))) 4
f04: MOV Reg R11, Reg RDX 3
f07: TEST Reg R10, Reg R10 3
f0a: JZ f48 (resolved immediate)
  |
  `- f0c,f48
f0c: XOR Reg EAX, Reg EAX 2
f0e: TEST Reg R8, Reg R8 3
f11: JZ f33 (resolved immediate)
  |
  `- f13,f33
f13: MOV Reg RAX, Immediate 92233720368547757 10
f1d: CMP Reg R8, Reg RAX 3
f20: JA f50 (resolved immediate)
  |
  `- f22,f50
f22: LEA Reg RAX, Address (AddrPlus (FromReg RCX) (AddrTimes (AddrImm 4) (FromReg RCX))) 4
f26: XOR Reg EDX, Reg EDX 2
f28: LEA Reg RAX, Address (AddrPlus (FromReg RAX) (AddrTimes (AddrImm 4) (FromReg RAX))) 4
f2c: SHL Reg RAX, Immediate 2 4
f30: DIV Reg R8 3
f33: MOV Reg R9, Reg R8 3
f36: MOV Reg RDX, Reg R11 3
f39: MOV Reg R8, Reg RCX 3
f3c: MOV Reg ECX, Reg EAX 2
f3e: JMP Reg R10 3
  |
  `- 
f48: REPZ RET  2
  |
  `- 
f50: LEA Reg RDX, Address (AddrPlus (FromReg R8) (AddrImm 99)) 4
f54: MOV Reg R9, Immediate 2951479051793528259 10
f5e: SHR Reg RDX, Immediate 2 4
f62: MOV Reg RAX, Reg RDX 3
f65: MUL Reg R9 3
f68: MOV Reg RAX, Reg RCX 3
f6b: SHR Reg RDX, Immediate 2 4
f6f: MOV Reg R9, Reg RDX 3
f72: XOR Reg EDX, Reg EDX 2
f74: DIV Reg R9 3
f77: MOV Reg R9, Reg R8 3
f7a: MOV Reg RDX, Reg R11 3
f7d: MOV Reg R8, Reg RCX 3
f80: MOV Reg ECX, Reg EAX 2
f82: JMP Reg R10 3
  |
  `- 
