{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630272422865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630272422868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 30 06:27:00 2021 " "Processing started: Mon Aug 30 06:27:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630272422868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272422868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emsx_top_de0cv -c emsx_top_de0cv " "Command: quartus_map --read_settings_files=on --write_settings_files=off emsx_top_de0cv -c emsx_top_de0cv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272422868 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272423600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630272423725 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1630272423725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-Behavioral " "Found design unit 1: FIFO-Behavioral" {  } { { "../../src/peripheral/fifo/fifo.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/fifo/fifo.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435883 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../../src/peripheral/fifo/fifo.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/fifo/fifo.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "../../src/peripheral/uart/uart.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/uart/uart.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435885 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../../src/peripheral/uart/uart.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/uart/uart.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/wifi/wifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/wifi/wifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wifi-Behavior " "Found design unit 1: wifi-Behavior" {  } { { "../../src/wifi/wifi.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/wifi/wifi.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435887 ""} { "Info" "ISGN_ENTITY_NAME" "1 wifi " "Found entity 1: wifi" {  } { { "../../src/wifi/wifi.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/wifi/wifi.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opl3seq " "Found entity 1: opl3seq" {  } { { "../../src/sound/opl3/opl3seq.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435897 ""} { "Info" "ISGN_ENTITY_NAME" "2 sampler " "Found entity 2: sampler" {  } { { "../../src/sound/opl3/opl3seq.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opl3sw " "Found entity 1: opl3sw" {  } { { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435900 ""} { "Info" "ISGN_ENTITY_NAME" "2 opl3_mem " "Found entity 2: opl3_mem" {  } { { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435900 ""} { "Info" "ISGN_ENTITY_NAME" "3 opl3_fifo " "Found entity 3: opl3_fifo" {  } { { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opl3 " "Found entity 1: opl3" {  } { { "../../src/sound/opl3/opl3.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435902 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Found entity 2: timer" {  } { { "../../src/sound/opl3/opl3.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z80Reg " "Found entity 1: Z80Reg" {  } { { "../../src/sound/opl3/nextz80reg.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435904 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegSelect " "Found entity 2: RegSelect" {  } { { "../../src/sound/opl3/nextz80reg.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435904 ""} { "Info" "ISGN_ENTITY_NAME" "3 RAM16X8D_regs " "Found entity 3: RAM16X8D_regs" {  } { { "../../src/sound/opl3/nextz80reg.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextZ80 " "Found entity 1: NextZ80" {  } { { "../../src/sound/opl3/nextz80cpu.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80cpu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80alu.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "../../src/sound/opl3/nextz80alu.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80alu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435911 ""} { "Info" "ISGN_ENTITY_NAME" "2 daa " "Found entity 2: daa" {  } { { "../../src/sound/opl3/nextz80alu.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80alu.v" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435911 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU16 " "Found entity 3: ALU16" {  } { { "../../src/sound/opl3/nextz80alu.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80alu.v" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/compressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/compressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compressor " "Found entity 1: compressor" {  } { { "../../src/sound/opl3/compressor.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/compressor.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocmkai_debugger/ocmkai_debugger.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocmkai_debugger/ocmkai_debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocmkai_debugger " "Found entity 1: ocmkai_debugger" {  } { { "../../src/peripheral/ocmkai_debugger/ocmkai_debugger.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocmkai_debugger/ocmkai_debugger.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/step_execution/step_execution.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/step_execution/step_execution.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_execution " "Found entity 1: step_execution" {  } { { "../../src/peripheral/step_execution/step_execution.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/step_execution/step_execution.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 megarom_pana.v(177) " "Verilog HDL Expression warning at megarom_pana.v(177): truncated literal to match 9 bits" {  } { { "../../src/peripheral/panamega/megarom_pana.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/panamega/megarom_pana.v" 177 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630272435921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/panamega/megarom_pana.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/panamega/megarom_pana.v" { { "Info" "ISGN_ENTITY_NAME" "1 megarom_pana " "Found entity 1: megarom_pana" {  } { { "../../src/peripheral/panamega/megarom_pana.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/panamega/megarom_pana.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/indicator/indicator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/indicator/indicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 indicator " "Found entity 1: indicator" {  } { { "../../src/peripheral/indicator/indicator.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/indicator/indicator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/freerun_counter/freerun_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/freerun_counter/freerun_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 freerun_counter " "Found entity 1: freerun_counter" {  } { { "../../src/peripheral/freerun_counter/freerun_counter.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/freerun_counter/freerun_counter.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ppi/ppi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ppi/ppi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppi " "Found entity 1: ppi" {  } { { "../../src/peripheral/ppi/ppi.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ppi/ppi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vFkeys vFKeys sound_mixer.v(46) " "Verilog HDL Declaration information at sound_mixer.v(46): object \"vFkeys\" differs only in case from object \"vFKeys\" in the same scope" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1630272435930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_mixer " "Found entity 1: sound_mixer" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435930 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ocm_bus_selector.v(358) " "Verilog HDL warning at ocm_bus_selector.v(358): extended using \"x\" or \"z\"" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 358 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1630272435934 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ocm_bus_selector.v(363) " "Verilog HDL warning at ocm_bus_selector.v(363): extended using \"x\" or \"z\"" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 363 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1630272435934 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ocm_bus_selector.v(368) " "Verilog HDL warning at ocm_bus_selector.v(368): extended using \"x\" or \"z\"" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 368 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1630272435934 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ocm_bus_selector.v(373) " "Verilog HDL warning at ocm_bus_selector.v(373): extended using \"x\" or \"z\"" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 373 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1630272435934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocm_bus_selector " "Found entity 1: ocm_bus_selector" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/reset_controller/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/reset_controller/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "../../src/peripheral/reset_controller/reset_controller.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/reset_controller/reset_controller.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/clock_generator/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/clock_generator/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../../src/peripheral/clock_generator/clock_generator.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/clock_generator/clock_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocmkai_control_device/ocmkai_control_device.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocmkai_control_device/ocmkai_control_device.v" { { "Info" "ISGN_ENTITY_NAME" "1 ocmkai_control_decice " "Found entity 1: ocmkai_control_decice" {  } { { "../../src/peripheral/ocmkai_control_device/ocmkai_control_device.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocmkai_control_device/ocmkai_control_device.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435941 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "emsx_sdram_controller.v(451) " "Verilog HDL warning at emsx_sdram_controller.v(451): extended using \"x\" or \"z\"" {  } { { "../../src/sdram/emsx_sdram_controller.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sdram/emsx_sdram_controller.v" 451 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1630272435943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sdram/emsx_sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sdram/emsx_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 emsx_sdram_controller " "Found entity 1: emsx_sdram_controller" {  } { { "../../src/sdram/emsx_sdram_controller.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sdram/emsx_sdram_controller.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VENCODE-RTL " "Found design unit 1: VENCODE-RTL" {  } { { "../../src/video/vencode.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vencode.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435946 ""} { "Info" "ISGN_ENTITY_NAME" "1 VENCODE " "Found entity 1: VENCODE" {  } { { "../../src/video/vencode.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vencode.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_wait_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_wait_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_WAIT_CONTROL-RTL " "Found design unit 1: VDP_WAIT_CONTROL-RTL" {  } { { "../../src/video/vdp_wait_control.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_wait_control.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435948 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_WAIT_CONTROL " "Found entity 1: VDP_WAIT_CONTROL" {  } { { "../../src/video/vdp_wait_control.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_wait_control.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_VGA-RTL " "Found design unit 1: VDP_VGA-RTL" {  } { { "../../src/video/vdp_vga.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_vga.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435950 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_VGA " "Found entity 1: VDP_VGA" {  } { { "../../src/video/vdp_vga.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_vga.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_text12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_text12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_TEXT12-RTL " "Found design unit 1: VDP_TEXT12-RTL" {  } { { "../../src/video/vdp_text12.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_text12.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435952 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_TEXT12 " "Found entity 1: VDP_TEXT12" {  } { { "../../src/video/vdp_text12.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_text12.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_SSG-rtl " "Found design unit 1: VDP_SSG-rtl" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435954 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_SSG " "Found entity 1: VDP_SSG" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_SPRITE-RTL " "Found design unit 1: VDP_SPRITE-RTL" {  } { { "../../src/video/vdp_sprite.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_sprite.vhd" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435957 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_SPRITE " "Found entity 1: VDP_SPRITE" {  } { { "../../src/video/vdp_sprite.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_sprite.vhd" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_spinforam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_spinforam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_SPINFORAM-RTL " "Found design unit 1: VDP_SPINFORAM-RTL" {  } { { "../../src/video/vdp_spinforam.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_spinforam.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435958 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_SPINFORAM " "Found entity 1: VDP_SPINFORAM" {  } { { "../../src/video/vdp_spinforam.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_spinforam.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_REGISTER-RTL " "Found design unit 1: VDP_REGISTER-RTL" {  } { { "../../src/video/vdp_register.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_register.vhd" 208 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435961 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_REGISTER " "Found entity 1: VDP_REGISTER" {  } { { "../../src/video/vdp_register.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_register.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_PACKAGE " "Found design unit 1: VDP_PACKAGE" {  } { { "../../src/video/vdp_package.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_package.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ntsc_pal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ntsc_pal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_NTSC_PAL-RTL " "Found design unit 1: VDP_NTSC_PAL-RTL" {  } { { "../../src/video/vdp_ntsc_pal.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ntsc_pal.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435964 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_NTSC_PAL " "Found entity 1: VDP_NTSC_PAL" {  } { { "../../src/video/vdp_ntsc_pal.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ntsc_pal.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_linebuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_linebuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_LINEBUF-RTL " "Found design unit 1: VDP_LINEBUF-RTL" {  } { { "../../src/video/vdp_linebuf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_linebuf.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435967 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_LINEBUF " "Found entity 1: VDP_LINEBUF" {  } { { "../../src/video/vdp_linebuf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_linebuf.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_interrupt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_interrupt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_INTERRUPT-RTL " "Found design unit 1: VDP_INTERRUPT-RTL" {  } { { "../../src/video/vdp_interrupt.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_interrupt.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435968 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_INTERRUPT " "Found entity 1: VDP_INTERRUPT" {  } { { "../../src/video/vdp_interrupt.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_interrupt.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic4567.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic4567.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_GRAPHIC4567-RTL " "Found design unit 1: VDP_GRAPHIC4567-RTL" {  } { { "../../src/video/vdp_graphic4567.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic4567.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435970 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_GRAPHIC4567 " "Found entity 1: VDP_GRAPHIC4567" {  } { { "../../src/video/vdp_graphic4567.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic4567.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic123m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic123m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_GRAPHIC123M-RTL " "Found design unit 1: VDP_GRAPHIC123M-RTL" {  } { { "../../src/video/vdp_graphic123m.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic123m.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435972 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_GRAPHIC123M " "Found entity 1: VDP_GRAPHIC123M" {  } { { "../../src/video/vdp_graphic123m.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_graphic123m.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_doublebuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_doublebuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_DOUBLEBUF-RTL " "Found design unit 1: VDP_DOUBLEBUF-RTL" {  } { { "../../src/video/vdp_doublebuf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_doublebuf.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435974 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_DOUBLEBUF " "Found entity 1: VDP_DOUBLEBUF" {  } { { "../../src/video/vdp_doublebuf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_doublebuf.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_command.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_command.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_COMMAND-RTL " "Found design unit 1: VDP_COMMAND-RTL" {  } { { "../../src/video/vdp_command.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_command.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435976 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_COMMAND " "Found entity 1: VDP_COMMAND" {  } { { "../../src/video/vdp_command.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_command.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_colordec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp_colordec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP_COLORDEC-RTL " "Found design unit 1: VDP_COLORDEC-RTL" {  } { { "../../src/video/vdp_colordec.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_colordec.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435978 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP_COLORDEC " "Found entity 1: VDP_COLORDEC" {  } { { "../../src/video/vdp_colordec.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_colordec.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VDP-RTL " "Found design unit 1: VDP-RTL" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 308 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435982 ""} { "Info" "ISGN_ENTITY_NAME" "1 VDP " "Found entity 1: VDP" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/scc/megaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/scc/megaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 megaram-rtl " "Found design unit 1: megaram-rtl" {  } { { "../../src/sound/scc/megaram.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/megaram.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435983 ""} { "Info" "ISGN_ENTITY_NAME" "1 megaram " "Found entity 1: megaram" {  } { { "../../src/sound/scc/megaram.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/megaram.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scc_wave_mul-rtl " "Found design unit 1: scc_wave_mul-rtl" {  } { { "../../src/sound/scc/scc_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435986 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 scc_mix_mul-rtl " "Found design unit 2: scc_mix_mul-rtl" {  } { { "../../src/sound/scc/scc_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435986 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 scc_wave-rtl " "Found design unit 3: scc_wave-rtl" {  } { { "../../src/sound/scc/scc_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435986 ""} { "Info" "ISGN_ENTITY_NAME" "1 scc_wave_mul " "Found entity 1: scc_wave_mul" {  } { { "../../src/sound/scc/scc_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435986 ""} { "Info" "ISGN_ENTITY_NAME" "2 scc_mix_mul " "Found entity 2: scc_mix_mul" {  } { { "../../src/sound/scc/scc_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435986 ""} { "Info" "ISGN_ENTITY_NAME" "3 scc_wave " "Found entity 3: scc_wave" {  } { { "../../src/sound/scc/scc_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psg-rtl " "Found design unit 1: psg-rtl" {  } { { "../../src/sound/psg/psg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435987 ""} { "Info" "ISGN_ENTITY_NAME" "1 psg " "Found entity 1: psg" {  } { { "../../src/sound/psg/psg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg_wave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg_wave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psg_wave-rtl " "Found design unit 1: psg_wave-rtl" {  } { { "../../src/sound/psg/psg_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg_wave.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435989 ""} { "Info" "ISGN_ENTITY_NAME" "1 psg_wave " "Found entity 1: psg_wave" {  } { { "../../src/sound/psg/psg_wave.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg_wave.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/attacktable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/attacktable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 attack_table_mul-rtl " "Found design unit 1: attack_table_mul-rtl" {  } { { "../../src/sound/opll/vm2413/attacktable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/attacktable.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435991 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 attacktable-rtl " "Found design unit 2: attacktable-rtl" {  } { { "../../src/sound/opll/vm2413/attacktable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/attacktable.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435991 ""} { "Info" "ISGN_ENTITY_NAME" "1 attack_table_mul " "Found entity 1: attack_table_mul" {  } { { "../../src/sound/opll/vm2413/attacktable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/attacktable.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435991 ""} { "Info" "ISGN_ENTITY_NAME" "2 AttackTable " "Found entity 2: AttackTable" {  } { { "../../src/sound/opll/vm2413/attacktable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/attacktable.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "../../src/sound/opll/vm2413/controller.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435993 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../src/sound/opll/vm2413/controller.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 envelopegenerator-rtl " "Found design unit 1: envelopegenerator-rtl" {  } { { "../../src/sound/opll/vm2413/envelopegenerator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopegenerator.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435995 ""} { "Info" "ISGN_ENTITY_NAME" "1 envelopegenerator " "Found entity 1: envelopegenerator" {  } { { "../../src/sound/opll/vm2413/envelopegenerator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopegenerator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EnvelopeMemory-RTL " "Found design unit 1: EnvelopeMemory-RTL" {  } { { "../../src/sound/opll/vm2413/envelopememory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopememory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435997 ""} { "Info" "ISGN_ENTITY_NAME" "1 EnvelopeMemory " "Found entity 1: EnvelopeMemory" {  } { { "../../src/sound/opll/vm2413/envelopememory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/feedbackmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/feedbackmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FeedbackMemory-RTL " "Found design unit 1: FeedbackMemory-RTL" {  } { { "../../src/sound/opll/vm2413/feedbackmemory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/feedbackmemory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435998 ""} { "Info" "ISGN_ENTITY_NAME" "1 FeedbackMemory " "Found entity 1: FeedbackMemory" {  } { { "../../src/sound/opll/vm2413/feedbackmemory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/feedbackmemory.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272435998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272435998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/lineartable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/lineartable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linear_table_mul-rtl " "Found design unit 1: linear_table_mul-rtl" {  } { { "../../src/sound/opll/vm2413/lineartable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/lineartable.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lineartable-rtl " "Found design unit 2: lineartable-rtl" {  } { { "../../src/sound/opll/vm2413/lineartable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/lineartable.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436000 ""} { "Info" "ISGN_ENTITY_NAME" "1 linear_table_mul " "Found entity 1: linear_table_mul" {  } { { "../../src/sound/opll/vm2413/lineartable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/lineartable.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436000 ""} { "Info" "ISGN_ENTITY_NAME" "2 LinearTable " "Found entity 2: LinearTable" {  } { { "../../src/sound/opll/vm2413/lineartable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/lineartable.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operator-rtl " "Found design unit 1: Operator-rtl" {  } { { "../../src/sound/opll/vm2413/operator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/operator.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operator " "Found entity 1: Operator" {  } { { "../../src/sound/opll/vm2413/operator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/operator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opll-rtl " "Found design unit 1: opll-rtl" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436003 ""} { "Info" "ISGN_ENTITY_NAME" "1 opll " "Found entity 1: opll" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputGenerator-RTL " "Found design unit 1: OutputGenerator-RTL" {  } { { "../../src/sound/opll/vm2413/outputgenerator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputgenerator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436005 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputGenerator " "Found entity 1: OutputGenerator" {  } { { "../../src/sound/opll/vm2413/outputgenerator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputgenerator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputMemory-RTL " "Found design unit 1: OutputMemory-RTL" {  } { { "../../src/sound/opll/vm2413/outputmemory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputmemory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436007 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputMemory " "Found entity 1: OutputMemory" {  } { { "../../src/sound/opll/vm2413/outputmemory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputmemory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseGenerator-RTL " "Found design unit 1: PhaseGenerator-RTL" {  } { { "../../src/sound/opll/vm2413/phasegenerator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasegenerator.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436009 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseGenerator " "Found entity 1: PhaseGenerator" {  } { { "../../src/sound/opll/vm2413/phasegenerator.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasegenerator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseMemory-RTL " "Found design unit 1: PhaseMemory-RTL" {  } { { "../../src/sound/opll/vm2413/phasememory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasememory.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436010 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseMemory " "Found entity 1: PhaseMemory" {  } { { "../../src/sound/opll/vm2413/phasememory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/registermemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/registermemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registermemory-rtl " "Found design unit 1: registermemory-rtl" {  } { { "../../src/sound/opll/vm2413/registermemory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/registermemory.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436012 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterMemory " "Found entity 1: RegisterMemory" {  } { { "../../src/sound/opll/vm2413/registermemory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/registermemory.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/sinetable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/sinetable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interpolate_mul-rtl " "Found design unit 1: interpolate_mul-rtl" {  } { { "../../src/sound/opll/vm2413/sinetable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/sinetable.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436014 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sinetable-rtl " "Found design unit 2: sinetable-rtl" {  } { { "../../src/sound/opll/vm2413/sinetable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/sinetable.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436014 ""} { "Info" "ISGN_ENTITY_NAME" "1 interpolate_mul " "Found entity 1: interpolate_mul" {  } { { "../../src/sound/opll/vm2413/sinetable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/sinetable.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436014 ""} { "Info" "ISGN_ENTITY_NAME" "2 SineTable " "Found entity 2: SineTable" {  } { { "../../src/sound/opll/vm2413/sinetable.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/sinetable.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/slotcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/slotcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlotCounter-rtl " "Found design unit 1: SlotCounter-rtl" {  } { { "../../src/sound/opll/vm2413/slotcounter.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/slotcounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436016 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlotCounter " "Found entity 1: SlotCounter" {  } { { "../../src/sound/opll/vm2413/slotcounter.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/slotcounter.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/temporalmixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/temporalmixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TemporalMixer-RTL " "Found design unit 1: TemporalMixer-RTL" {  } { { "../../src/sound/opll/vm2413/temporalmixer.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/temporalmixer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436018 ""} { "Info" "ISGN_ENTITY_NAME" "1 TemporalMixer " "Found entity 1: TemporalMixer" {  } { { "../../src/sound/opll/vm2413/temporalmixer.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/temporalmixer.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/vm2413.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/vm2413.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VM2413 " "Found design unit 1: VM2413" {  } { { "../../src/sound/opll/vm2413/vm2413.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/vm2413.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VM2413-body " "Found design unit 2: VM2413-body" {  } { { "../../src/sound/opll/vm2413/vm2413.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/vm2413.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceMemory-RTL " "Found design unit 1: VoiceMemory-RTL" {  } { { "../../src/sound/opll/vm2413/voicememory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicememory.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436022 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceMemory " "Found entity 1: VoiceMemory" {  } { { "../../src/sound/opll/vm2413/voicememory.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceRom-RTL " "Found design unit 1: VoiceRom-RTL" {  } { { "../../src/sound/opll/vm2413/voicerom.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicerom.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436024 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceRom " "Found entity 1: VoiceRom" {  } { { "../../src/sound/opll/vm2413/voicerom.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicerom.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/eseopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/opll/eseopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eseopll-RTL " "Found design unit 1: eseopll-RTL" {  } { { "../../src/sound/opll/eseopll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/eseopll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436025 ""} { "Info" "ISGN_ENTITY_NAME" "1 eseopll " "Found entity 1: eseopll" {  } { { "../../src/sound/opll/eseopll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/eseopll.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8253_counter " "Found entity 1: i8253_counter" {  } { { "../../src/peripheral/i8253/i8253_counter.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_counter.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8253_control " "Found entity 1: i8253_control" {  } { { "../../src/peripheral/i8253/i8253_control.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_control.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8253_clk_en " "Found entity 1: i8253_clk_en" {  } { { "../../src/peripheral/i8253/i8253_clk_en.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253_clk_en.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8253 " "Found entity 1: i8253" {  } { { "../../src/peripheral/i8253/i8253.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8251_clk_en " "Found entity 1: i8251_clk_en" {  } { { "../../src/peripheral/i8251/i8251_clk_en.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_clk_en.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8251_transmitter " "Found entity 1: i8251_transmitter" {  } { { "../../src/peripheral/i8251/i8251_transmitter.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_transmitter.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8251_receiver " "Found entity 1: i8251_receiver" {  } { { "../../src/peripheral/i8251/i8251_receiver.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_receiver.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" { { "Info" "ISGN_ENTITY_NAME" "1 i8251 " "Found entity 1: i8251" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr_midi " "Found entity 1: tr_midi" {  } { { "../../src/peripheral/msx_midi/tr_midi.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tr_pcm.v(126) " "Verilog HDL information at tr_pcm.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/sound/tr_pcm/tr_pcm.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/tr_pcm/tr_pcm.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630272436047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tr_pcm.v(257) " "Verilog HDL information at tr_pcm.v(257): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/sound/tr_pcm/tr_pcm.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/tr_pcm/tr_pcm.v" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630272436047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/tr_pcm/tr_pcm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/tr_pcm/tr_pcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tr_pcm " "Found entity 1: tr_pcm" {  } { { "../../src/sound/tr_pcm/tr_pcm.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/tr_pcm/tr_pcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPF1-RTL " "Found design unit 1: LPF1-RTL" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 LPF2-RTL " "Found design unit 2: LPF2-RTL" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 INTERPO_MUL-RTL " "Found design unit 3: INTERPO_MUL-RTL" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 194 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INTERPO-RTL " "Found design unit 4: INTERPO-RTL" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPF1 " "Found entity 1: LPF1" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPF2 " "Found entity 2: LPF2" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""} { "Info" "ISGN_ENTITY_NAME" "3 INTERPO_MUL " "Found entity 3: INTERPO_MUL" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""} { "Info" "ISGN_ENTITY_NAME" "4 INTERPO " "Found entity 4: INTERPO" {  } { { "../../src/sound/lpf/lpf.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/filter/esefir5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/filter/esefir5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esefir5-rtl " "Found design unit 1: esefir5-rtl" {  } { { "../../src/sound/filter/esefir5.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/filter/esefir5.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436053 ""} { "Info" "ISGN_ENTITY_NAME" "1 esefir5 " "Found entity 1: esefir5" {  } { { "../../src/sound/filter/esefir5.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/filter/esefir5.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/filter/tapram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/filter/tapram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tapram-RTL " "Found design unit 1: tapram-RTL" {  } { { "../../src/sound/filter/tapram.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/filter/tapram.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436054 ""} { "Info" "ISGN_ENTITY_NAME" "1 tapram " "Found entity 1: tapram" {  } { { "../../src/sound/filter/tapram.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/filter/tapram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/dac/esepwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/sound/dac/esepwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esepwm-RTL " "Found design unit 1: esepwm-RTL" {  } { { "../../src/sound/dac/esepwm.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/dac/esepwm.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436056 ""} { "Info" "ISGN_ENTITY_NAME" "1 esepwm " "Found entity 1: esepwm" {  } { { "../../src/sound/dac/esepwm.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/dac/esepwm.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eseps2-RTL " "Found design unit 1: eseps2-RTL" {  } { { "../../src/peripheral/keyboard/eseps2.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436058 ""} { "Info" "ISGN_ENTITY_NAME" "1 eseps2 " "Found entity 1: eseps2" {  } { { "../../src/peripheral/keyboard/eseps2.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/kanji/kanji.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/kanji/kanji.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kanji-rtl " "Found design unit 1: kanji-rtl" {  } { { "../../src/peripheral/kanji/kanji.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/kanji/kanji.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436060 ""} { "Info" "ISGN_ENTITY_NAME" "1 kanji " "Found entity 1: kanji" {  } { { "../../src/peripheral/kanji/kanji.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/kanji/kanji.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/keymap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/keymap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymap-RTL " "Found design unit 1: keymap-RTL" {  } { { "../../src/peripheral/keyboard/keymap.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/keymap.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436062 ""} { "Info" "ISGN_ENTITY_NAME" "1 keymap " "Found entity 1: keymap" {  } { { "../../src/peripheral/keyboard/keymap.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/keymap.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/mapper/mapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/mapper/mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper " "Found entity 1: mapper" {  } { { "../../src/peripheral/mapper/mapper.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/mapper/mapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/megasd/megasd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/megasd/megasd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 megasd-rtl " "Found design unit 1: megasd-rtl" {  } { { "../../src/peripheral/megasd/megasd.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/megasd/megasd.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436065 ""} { "Info" "ISGN_ENTITY_NAME" "1 megasd " "Found entity 1: megasd" {  } { { "../../src/peripheral/megasd/megasd.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/megasd/megasd.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/sram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/sram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-RTL " "Found design unit 1: ram-RTL" {  } { { "../../src/peripheral/sram/ram.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/sram/ram.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436067 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../../src/peripheral/sram/ram.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/sram/ram.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/rtc/rtc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/rtc/rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "../../src/peripheral/rtc/rtc.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/rtc/rtc.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/switch_io/swioports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/switch_io/swioports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switched_io_ports-RTL " "Found design unit 1: switched_io_ports-RTL" {  } { { "../../src/peripheral/switch_io/swioports.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/switch_io/swioports.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436072 ""} { "Info" "ISGN_ENTITY_NAME" "1 switched_io_ports " "Found entity 1: switched_io_ports" {  } { { "../../src/peripheral/switch_io/swioports.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/switch_io/swioports.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/s1990/autofire.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/s1990/autofire.v" { { "Info" "ISGN_ENTITY_NAME" "1 autofire " "Found entity 1: autofire" {  } { { "../../src/peripheral/s1990/autofire.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/s1990/autofire.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/s1990/s1990.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/s1990/s1990.v" { { "Info" "ISGN_ENTITY_NAME" "1 s1990 " "Found entity 1: s1990" {  } { { "../../src/peripheral/s1990/s1990.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/s1990/s1990.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/system_flags/system_flags.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/peripheral/system_flags/system_flags.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_flags " "Found entity 1: system_flags" {  } { { "../../src/peripheral/system_flags/system_flags.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/system_flags/system_flags.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T800-rtl " "Found design unit 1: T800-rtl" {  } { { "../../src/r800/t800.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436081 ""} { "Info" "ISGN_ENTITY_NAME" "1 T800 " "Found entity 1: T800" {  } { { "../../src/r800/t800.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T800_ALU-rtl " "Found design unit 1: T800_ALU-rtl" {  } { { "../../src/r800/t800_alu.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800_alu.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436084 ""} { "Info" "ISGN_ENTITY_NAME" "1 T800_ALU " "Found entity 1: T800_ALU" {  } { { "../../src/r800/t800_alu.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800_alu.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T800_MCode-rtl " "Found design unit 1: T800_MCode-rtl" {  } { { "../../src/r800/t800_mcode.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800_mcode.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436087 ""} { "Info" "ISGN_ENTITY_NAME" "1 T800_MCode " "Found entity 1: T800_MCode" {  } { { "../../src/r800/t800_mcode.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800_mcode.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T800_Pack " "Found design unit 1: T800_Pack" {  } { { "../../src/r800/t800_pack.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800_pack.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T800_Reg-rtl " "Found design unit 1: T800_Reg-rtl" {  } { { "../../src/r800/t800_reg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800_reg.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436091 ""} { "Info" "ISGN_ENTITY_NAME" "1 T800_Reg " "Found entity 1: T800_Reg" {  } { { "../../src/r800/t800_reg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800_reg.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T800a-rtl " "Found design unit 1: T800a-rtl" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436092 ""} { "Info" "ISGN_ENTITY_NAME" "1 T800a " "Found entity 1: T800a" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "../../src/cpu/t80.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436095 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "../../src/cpu/t80.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "../../src/cpu/t80_alu.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_alu.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436097 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "../../src/cpu/t80_alu.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_alu.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "../../src/cpu/t80_mcode.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_mcode.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436101 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "../../src/cpu/t80_mcode.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_mcode.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "../../src/cpu/t80_pack.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_pack.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "../../src/cpu/t80_reg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_reg.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436104 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "../../src/cpu/t80_reg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80_reg.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80a-rtl " "Found design unit 1: T80a-rtl" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436106 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80a " "Found entity 1: T80a" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/ipl/ocm_iplrom4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/ipl/ocm_iplrom4.v" { { "Info" "ISGN_ENTITY_NAME" "1 iplrom " "Found entity 1: iplrom" {  } { { "../../src/board/de0cv/ipl/ocm_iplrom4.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/ipl/ocm_iplrom4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "emsx_top.v(798) " "Verilog HDL warning at emsx_top.v(798): extended using \"x\" or \"z\"" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 798 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1630272436114 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "emsx_top.v(804) " "Verilog HDL warning at emsx_top.v(804): extended using \"x\" or \"z\"" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 804 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1630272436114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 emsx_top " "Found entity 1: emsx_top" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emsx_top_de0cv-RTL " "Found design unit 1: emsx_top_de0cv-RTL" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436117 ""} { "Info" "ISGN_ENTITY_NAME" "1 emsx_top_de0cv " "Found entity 1: emsx_top_de0cv" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_de0cv-rtl " "Found design unit 1: pll_de0cv-rtl" {  } { { "../../src/board/de0cv/pll/pll_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436119 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_de0cv " "Found entity 1: pll_de0cv" {  } { { "../../src/board/de0cv/pll/pll_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_de0cv_0002 " "Found entity 1: pll_de0cv_0002" {  } { { "../../src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272436121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272436121 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_txrdy tr_midi.v(188) " "Verilog HDL Implicit Net warning at tr_midi.v(188): created implicit net for \"w_txrdy\"" {  } { { "../../src/peripheral/msx_midi/tr_midi.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "esp_wait_s emsx_top.v(1497) " "Verilog HDL Implicit Net warning at emsx_top.v(1497): created implicit net for \"esp_wait_s\"" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1497 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436186 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "esp_dout_s emsx_top.v(1506) " "Verilog HDL Implicit Net warning at emsx_top.v(1506): created implicit net for \"esp_dout_s\"" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1506 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436186 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "i8251.v(409) " "Verilog HDL Instantiation warning at i8251.v(409): instance has no name" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 409 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1630272436234 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tr_midi tr_midi.v(48) " "Verilog HDL Parameter Declaration warning at tr_midi.v(48): Parameter Declaration in module \"tr_midi\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../src/peripheral/msx_midi/tr_midi.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1630272436234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "emsx_top_de0cv " "Elaborating entity \"emsx_top_de0cv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630272436544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_de0cv pll_de0cv:U90 " "Elaborating entity \"pll_de0cv\" for hierarchy \"pll_de0cv:U90\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "U90" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_de0cv_0002 pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst " "Elaborating entity \"pll_de0cv_0002\" for hierarchy \"pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\"" {  } { { "../../src/board/de0cv/pll/pll_de0cv.vhd" "pll_de0cv_inst" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\"" {  } { { "../../src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" "altera_pll_i" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436622 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630272436638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\"" {  } { { "../../src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 21.477270 MHz " "Parameter \"output_clock_frequency0\" = \"21.477270 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 85.909080 MHz " "Parameter \"output_clock_frequency1\" = \"85.909080 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 85.909080 MHz " "Parameter \"output_clock_frequency2\" = \"85.909080 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272436639 ""}  } { { "../../src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/pll/pll_de0cv/pll_de0cv_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272436639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emsx_top emsx_top:U92 " "Elaborating entity \"emsx_top\" for hierarchy \"emsx_top:U92\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "U92" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436643 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ZemmixNeo 0 emsx_top.v(218) " "Net \"ZemmixNeo\" at emsx_top.v(218) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 218 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1630272436661 "|emsx_top_de0cv|emsx_top:U92"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_hdmi emsx_top.v(160) " "Output port \"clk_hdmi\" at emsx_top.v(160) has no driver" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630272436661 "|emsx_top_de0cv|emsx_top:U92"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mic_o emsx_top.v(166) " "Output port \"mic_o\" at emsx_top.v(166) has no driver" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630272436661 "|emsx_top_de0cv|emsx_top:U92"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "midi_o emsx_top.v(167) " "Output port \"midi_o\" at emsx_top.v(167) has no driver" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630272436661 "|emsx_top_de0cv|emsx_top:U92"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "midi_active_o emsx_top.v(168) " "Output port \"midi_active_o\" at emsx_top.v(168) has no driver" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630272436662 "|emsx_top_de0cv|emsx_top:U92"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "btn_scan emsx_top.v(172) " "Output port \"btn_scan\" at emsx_top.v(172) has no driver" {  } { { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630272436662 "|emsx_top_de0cv|emsx_top:U92"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator emsx_top:U92\|clock_generator:u_clock_generator " "Elaborating entity \"clock_generator\" for hierarchy \"emsx_top:U92\|clock_generator:u_clock_generator\"" {  } { { "../../src/emsx_top.v" "u_clock_generator" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_controller emsx_top:U92\|reset_controller:u_reset_controller " "Elaborating entity \"reset_controller\" for hierarchy \"emsx_top:U92\|reset_controller:u_reset_controller\"" {  } { { "../../src/emsx_top.v" "u_reset_controller" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freerun_counter emsx_top:U92\|freerun_counter:u_freerun_counter " "Elaborating entity \"freerun_counter\" for hierarchy \"emsx_top:U92\|freerun_counter:u_freerun_counter\"" {  } { { "../../src/emsx_top.v" "u_freerun_counter" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indicator emsx_top:U92\|indicator:u_indicator " "Elaborating entity \"indicator\" for hierarchy \"emsx_top:U92\|indicator:u_indicator\"" {  } { { "../../src/emsx_top.v" "u_indicator" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppi emsx_top:U92\|ppi:u_ppi " "Elaborating entity \"ppi\" for hierarchy \"emsx_top:U92\|ppi:u_ppi\"" {  } { { "../../src/emsx_top.v" "u_ppi" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eseps2 emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller " "Elaborating entity \"eseps2\" for hierarchy \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\"" {  } { { "../../src/peripheral/ppi/ppi.v" "u_keyboard_controller" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ppi/ppi.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ps2Scro eseps2.vhd(151) " "Verilog HDL or VHDL warning at eseps2.vhd(151): object \"Ps2Scro\" assigned a value but never read" {  } { { "../../src/peripheral/keyboard/eseps2.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272436733 "|emsx_top_de0cv|emsx_top:U92|ppi:u_ppi|eseps2:u_keyboard_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1 " "Elaborating entity \"ram\" for hierarchy \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\"" {  } { { "../../src/peripheral/keyboard/eseps2.vhd" "U1" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymap emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2 " "Elaborating entity \"keymap\" for hierarchy \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2\"" {  } { { "../../src/peripheral/keyboard/eseps2.vhd" "U2" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocm_bus_selector emsx_top:U92\|ocm_bus_selector:u_ocm_bus_selector " "Elaborating entity \"ocm_bus_selector\" for hierarchy \"emsx_top:U92\|ocm_bus_selector:u_ocm_bus_selector\"" {  } { { "../../src/emsx_top.v" "u_ocm_bus_selector" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ocm_bus_selector.v(482) " "Verilog HDL assignment warning at ocm_bus_selector.v(482): truncated value with size 32 to match size of target (4)" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436771 "|emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ocm_bus_selector.v(483) " "Verilog HDL assignment warning at ocm_bus_selector.v(483): truncated value with size 32 to match size of target (4)" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436771 "|emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ocm_bus_selector.v(484) " "Verilog HDL assignment warning at ocm_bus_selector.v(484): truncated value with size 32 to match size of target (4)" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436771 "|emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ocm_bus_selector.v(485) " "Verilog HDL assignment warning at ocm_bus_selector.v(485): truncated value with size 32 to match size of target (4)" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436771 "|emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ocm_bus_selector.v(486) " "Verilog HDL assignment warning at ocm_bus_selector.v(486): truncated value with size 32 to match size of target (4)" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436771 "|emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "opl3_req ocm_bus_selector.v(161) " "Output port \"opl3_req\" at ocm_bus_selector.v(161) has no driver" {  } { { "../../src/peripheral/ocm/ocm_bus_selector.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ocm/ocm_bus_selector.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630272436771 "|emsx_top_de0cv|emsx_top:U92|ocm_bus_selector:u_ocm_bus_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_mixer emsx_top:U92\|sound_mixer:u_sound_mixer " "Elaborating entity \"sound_mixer\" for hierarchy \"emsx_top:U92\|sound_mixer:u_sound_mixer\"" {  } { { "../../src/emsx_top.v" "u_sound_mixer" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sound_mixer.v(119) " "Verilog HDL assignment warning at sound_mixer.v(119): truncated value with size 32 to match size of target (12)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 16 sound_mixer.v(124) " "Verilog HDL assignment warning at sound_mixer.v(124): truncated value with size 35 to match size of target (16)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sound_mixer.v(151) " "Verilog HDL assignment warning at sound_mixer.v(151): truncated value with size 32 to match size of target (3)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sound_mixer.v(155) " "Verilog HDL assignment warning at sound_mixer.v(155): truncated value with size 32 to match size of target (3)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sound_mixer.v(159) " "Verilog HDL assignment warning at sound_mixer.v(159): truncated value with size 32 to match size of target (3)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 sound_mixer.v(181) " "Verilog HDL assignment warning at sound_mixer.v(181): truncated value with size 5 to match size of target (4)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 sound_mixer.v(186) " "Verilog HDL assignment warning at sound_mixer.v(186): truncated value with size 6 to match size of target (5)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 sound_mixer.v(191) " "Verilog HDL assignment warning at sound_mixer.v(191): truncated value with size 7 to match size of target (6)" {  } { { "../../src/sound/mixer/sound_mixer.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272436790 "|emsx_top_de0cv|emsx_top:U92|sound_mixer:u_sound_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scc_mix_mul emsx_top:U92\|sound_mixer:u_sound_mixer\|scc_mix_mul:u_mul " "Elaborating entity \"scc_mix_mul\" for hierarchy \"emsx_top:U92\|sound_mixer:u_sound_mixer\|scc_mix_mul:u_mul\"" {  } { { "../../src/sound/mixer/sound_mixer.v" "u_mul" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/mixer/sound_mixer.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emsx_sdram_controller emsx_top:U92\|emsx_sdram_controller:u_sdram_control " "Elaborating entity \"emsx_sdram_controller\" for hierarchy \"emsx_top:U92\|emsx_sdram_controller:u_sdram_control\"" {  } { { "../../src/emsx_top.v" "u_sdram_control" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80a emsx_top:U92\|T80a:u_z80 " "Elaborating entity \"T80a\" for hierarchy \"emsx_top:U92\|T80a:u_z80\"" {  } { { "../../src/emsx_top.v" "u_z80" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 emsx_top:U92\|T80a:u_z80\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"emsx_top:U92\|T80a:u_z80\|T80:u0\"" {  } { { "../../src/cpu/t80a.vhd" "u0" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode emsx_top:U92\|T80a:u_z80\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"emsx_top:U92\|T80a:u_z80\|T80:u0\|T80_MCode:mcode\"" {  } { { "../../src/cpu/t80.vhd" "mcode" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU emsx_top:U92\|T80a:u_z80\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"emsx_top:U92\|T80a:u_z80\|T80:u0\|T80_ALU:alu\"" {  } { { "../../src/cpu/t80.vhd" "alu" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg emsx_top:U92\|T80a:u_z80\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"emsx_top:U92\|T80a:u_z80\|T80:u0\|T80_Reg:Regs\"" {  } { { "../../src/cpu/t80.vhd" "Regs" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T800a emsx_top:U92\|T800a:u_r800 " "Elaborating entity \"T800a\" for hierarchy \"emsx_top:U92\|T800a:u_r800\"" {  } { { "../../src/emsx_top.v" "u_r800" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T800 emsx_top:U92\|T800a:u_r800\|T800:u0 " "Elaborating entity \"T800\" for hierarchy \"emsx_top:U92\|T800a:u_r800\|T800:u0\"" {  } { { "../../src/r800/t800a.vhd" "u0" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T800_MCode emsx_top:U92\|T800a:u_r800\|T800:u0\|T800_MCode:mcode " "Elaborating entity \"T800_MCode\" for hierarchy \"emsx_top:U92\|T800a:u_r800\|T800:u0\|T800_MCode:mcode\"" {  } { { "../../src/r800/t800.vhd" "mcode" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T800_ALU emsx_top:U92\|T800a:u_r800\|T800:u0\|T800_ALU:alu " "Elaborating entity \"T800_ALU\" for hierarchy \"emsx_top:U92\|T800a:u_r800\|T800:u0\|T800_ALU:alu\"" {  } { { "../../src/r800/t800.vhd" "alu" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T800_Reg emsx_top:U92\|T800a:u_r800\|T800:u0\|T800_Reg:Regs " "Elaborating entity \"T800_Reg\" for hierarchy \"emsx_top:U92\|T800a:u_r800\|T800:u0\|T800_Reg:Regs\"" {  } { { "../../src/r800/t800.vhd" "Regs" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iplrom emsx_top:U92\|iplrom:u_iplrom " "Elaborating entity \"iplrom\" for hierarchy \"emsx_top:U92\|iplrom:u_iplrom\"" {  } { { "../../src/emsx_top.v" "u_iplrom" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272436985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "megasd emsx_top:U92\|megasd:u_megasd " "Elaborating entity \"megasd\" for hierarchy \"emsx_top:U92\|megasd:u_megasd\"" {  } { { "../../src/emsx_top.v" "u_megasd" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272437864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "megarom_pana emsx_top:U92\|megarom_pana:u_megarom_pana " "Elaborating entity \"megarom_pana\" for hierarchy \"emsx_top:U92\|megarom_pana:u_megarom_pana\"" {  } { { "../../src/emsx_top.v" "u_megarom_pana" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272437876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper emsx_top:U92\|mapper:u_mapper_ram_for_slot3_0 " "Elaborating entity \"mapper\" for hierarchy \"emsx_top:U92\|mapper:u_mapper_ram_for_slot3_0\"" {  } { { "../../src/emsx_top.v" "u_mapper_ram_for_slot3_0" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272437898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc emsx_top:U92\|rtc:u_real_time_clock " "Elaborating entity \"rtc\" for hierarchy \"emsx_top:U92\|rtc:u_real_time_clock\"" {  } { { "../../src/emsx_top.v" "u_real_time_clock" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272437914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem " "Elaborating entity \"ram\" for hierarchy \"emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem\"" {  } { { "../../src/peripheral/rtc/rtc.v" "u_mem" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/rtc/rtc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272437943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kanji emsx_top:U92\|kanji:u_kanji_rom " "Elaborating entity \"kanji\" for hierarchy \"emsx_top:U92\|kanji:u_kanji_rom\"" {  } { { "../../src/emsx_top.v" "u_kanji_rom" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272437963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP emsx_top:U92\|VDP:u_v9958 " "Elaborating entity \"VDP\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\"" {  } { { "../../src/emsx_top.v" "u_v9958" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272437987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_NTSC_PAL emsx_top:U92\|VDP:u_v9958\|VDP_NTSC_PAL:U_VDP_NTSC_PAL " "Elaborating entity \"VDP_NTSC_PAL\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_NTSC_PAL:U_VDP_NTSC_PAL\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_NTSC_PAL" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_VGA emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA " "Elaborating entity \"VDP_VGA\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_VGA" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_DOUBLEBUF emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF " "Elaborating entity \"VDP_DOUBLEBUF\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\"" {  } { { "../../src/video/vdp_vga.vhd" "DBUF" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_vga.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_LINEBUF emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_RE " "Elaborating entity \"VDP_LINEBUF\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_RE\"" {  } { { "../../src/video/vdp_doublebuf.vhd" "U_BUF_RE" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_doublebuf.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_INTERRUPT emsx_top:U92\|VDP:u_v9958\|VDP_INTERRUPT:U_INTERRUPT " "Elaborating entity \"VDP_INTERRUPT\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_INTERRUPT:U_INTERRUPT\"" {  } { { "../../src/video/vdp.vhd" "U_INTERRUPT" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_SSG emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG " "Elaborating entity \"VDP_SSG\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\"" {  } { { "../../src/video/vdp.vhd" "U_SSG" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_predotcounter_yp_v vdp_ssg.vhd(175) " "Verilog HDL or VHDL warning at vdp_ssg.vhd(175): object \"w_predotcounter_yp_v\" assigned a value but never read" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438083 "|emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_horizontal_adjust vdp_ssg.vhd(275) " "VHDL Process Statement warning at vdp_ssg.vhd(275): signal \"w_horizontal_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1630272438083 "|emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_COLORDEC emsx_top:U92\|VDP:u_v9958\|VDP_COLORDEC:U_VDP_COLORDEC " "Elaborating entity \"VDP_COLORDEC\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_COLORDEC:U_VDP_COLORDEC\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_COLORDEC" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_TEXT12 emsx_top:U92\|VDP:u_v9958\|VDP_TEXT12:U_VDP_TEXT12 " "Elaborating entity \"VDP_TEXT12\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_TEXT12:U_VDP_TEXT12\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_TEXT12" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_GRAPHIC123M emsx_top:U92\|VDP:u_v9958\|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M " "Elaborating entity \"VDP_GRAPHIC123M\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_GRAPHIC123M" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_GRAPHIC4567 emsx_top:U92\|VDP:u_v9958\|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567 " "Elaborating entity \"VDP_GRAPHIC4567\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_GRAPHIC4567" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_SPRITE emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE " "Elaborating entity \"VDP_SPRITE\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\"" {  } { { "../../src/video/vdp.vhd" "U_SPRITE" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_SPINFORAM emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM " "Elaborating entity \"VDP_SPINFORAM\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM\"" {  } { { "../../src/video/vdp_sprite.vhd" "ISPINFORAM" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_sprite.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_REGISTER emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER " "Elaborating entity \"VDP_REGISTER\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_REGISTER" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_COMMAND emsx_top:U92\|VDP:u_v9958\|VDP_COMMAND:U_VDP_COMMAND " "Elaborating entity \"VDP_COMMAND\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_COMMAND:U_VDP_COMMAND\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_COMMAND" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VDP_WAIT_CONTROL emsx_top:U92\|VDP:u_v9958\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL " "Elaborating entity \"VDP_WAIT_CONTROL\" for hierarchy \"emsx_top:U92\|VDP:u_v9958\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\"" {  } { { "../../src/video/vdp.vhd" "U_VDP_WAIT_CONTROL" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VENCODE emsx_top:U92\|VENCODE:u_video_encoder " "Elaborating entity \"VENCODE\" for hierarchy \"emsx_top:U92\|VENCODE:u_video_encoder\"" {  } { { "../../src/emsx_top.v" "u_video_encoder" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psg emsx_top:U92\|psg:u_psg " "Elaborating entity \"psg\" for hierarchy \"emsx_top:U92\|psg:u_psg\"" {  } { { "../../src/emsx_top.v" "u_psg" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psg_wave emsx_top:U92\|psg:u_psg\|psg_wave:u_psgch " "Elaborating entity \"psg_wave\" for hierarchy \"emsx_top:U92\|psg:u_psg\|psg_wave:u_psgch\"" {  } { { "../../src/sound/psg/psg.vhd" "u_psgch" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/psg/psg.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "megaram emsx_top:U92\|megaram:u_megaram_for_slot1 " "Elaborating entity \"megaram\" for hierarchy \"emsx_top:U92\|megaram:u_megaram_for_slot1\"" {  } { { "../../src/emsx_top.v" "u_megaram_for_slot1" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scc_wave emsx_top:U92\|megaram:u_megaram_for_slot1\|scc_wave:SccCh " "Elaborating entity \"scc_wave\" for hierarchy \"emsx_top:U92\|megaram:u_megaram_for_slot1\|scc_wave:SccCh\"" {  } { { "../../src/sound/scc/megaram.vhd" "SccCh" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/megaram.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scc_wave_mul emsx_top:U92\|megaram:u_megaram_for_slot1\|scc_wave:SccCh\|scc_wave_mul:u_mul " "Elaborating entity \"scc_wave_mul\" for hierarchy \"emsx_top:U92\|megaram:u_megaram_for_slot1\|scc_wave:SccCh\|scc_wave_mul:u_mul\"" {  } { { "../../src/sound/scc/scc_wave.vhd" "u_mul" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/scc/scc_wave.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eseopll emsx_top:U92\|eseopll:u_eseopll " "Elaborating entity \"eseopll\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\"" {  } { { "../../src/emsx_top.v" "u_eseopll" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opll emsx_top:U92\|eseopll:u_eseopll\|opll:U1 " "Elaborating entity \"opll\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\"" {  } { { "../../src/sound/opll/eseopll.vhd" "U1" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/eseopll.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s0 " "Elaborating entity \"SlotCounter\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s0\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "s0" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s2 " "Elaborating entity \"SlotCounter\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s2\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "s2" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s5 " "Elaborating entity \"SlotCounter\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s5\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "s5" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s8 " "Elaborating entity \"SlotCounter\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|SlotCounter:s8\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "s8" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct " "Elaborating entity \"controller\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "ct" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterMemory emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory " "Elaborating entity \"RegisterMemory\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\"" {  } { { "../../src/sound/opll/vm2413/controller.vhd" "u_register_memory" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VoiceMemory emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem " "Elaborating entity \"VoiceMemory\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\"" {  } { { "../../src/sound/opll/vm2413/controller.vhd" "vmem" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VoiceRom emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|VoiceRom:ROM2413 " "Elaborating entity \"VoiceRom\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|VoiceRom:ROM2413\"" {  } { { "../../src/sound/opll/vm2413/voicememory.vhd" "ROM2413" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/voicememory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envelopegenerator emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg " "Elaborating entity \"envelopegenerator\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "eg" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AttackTable emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table " "Elaborating entity \"AttackTable\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\"" {  } { { "../../src/sound/opll/vm2413/envelopegenerator.vhd" "u_attack_table" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopegenerator.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_table_mul emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul " "Elaborating entity \"attack_table_mul\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\"" {  } { { "../../src/sound/opll/vm2413/attacktable.vhd" "u_attack_table_mul" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/attacktable.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnvelopeMemory emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory " "Elaborating entity \"EnvelopeMemory\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\"" {  } { { "../../src/sound/opll/vm2413/envelopegenerator.vhd" "u_envelope_memory" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/envelopegenerator.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseGenerator emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg " "Elaborating entity \"PhaseGenerator\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "pg" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseMemory emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM " "Elaborating entity \"PhaseMemory\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\"" {  } { { "../../src/sound/opll/vm2413/phasegenerator.vhd" "MEM" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/phasegenerator.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operator emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|Operator:op " "Elaborating entity \"Operator\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|Operator:op\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "op" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|Operator:op\|SineTable:u_sine_table " "Elaborating entity \"SineTable\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|Operator:op\|SineTable:u_sine_table\"" {  } { { "../../src/sound/opll/vm2413/operator.vhd" "u_sine_table" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/operator.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpolate_mul emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul " "Elaborating entity \"interpolate_mul\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\"" {  } { { "../../src/sound/opll/vm2413/sinetable.vhd" "u_interpolate_mul" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/sinetable.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputGenerator emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og " "Elaborating entity \"OutputGenerator\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "og" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FeedbackMemory emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem " "Elaborating entity \"FeedbackMemory\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\"" {  } { { "../../src/sound/opll/vm2413/outputgenerator.vhd" "Fmem" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputgenerator.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputMemory emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem " "Elaborating entity \"OutputMemory\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\"" {  } { { "../../src/sound/opll/vm2413/outputgenerator.vhd" "Mmem" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputgenerator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinearTable emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl " "Elaborating entity \"LinearTable\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\"" {  } { { "../../src/sound/opll/vm2413/outputgenerator.vhd" "Ltbl" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/outputgenerator.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linear_table_mul emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul " "Elaborating entity \"linear_table_mul\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\"" {  } { { "../../src/sound/opll/vm2413/lineartable.vhd" "u_linear_table_mul" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/lineartable.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TemporalMixer emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|TemporalMixer:tm " "Elaborating entity \"TemporalMixer\" for hierarchy \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|TemporalMixer:tm\"" {  } { { "../../src/sound/opll/vm2413/opll.vhd" "tm" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERPO emsx_top:U92\|INTERPO:u_interpo " "Elaborating entity \"INTERPO\" for hierarchy \"emsx_top:U92\|INTERPO:u_interpo\"" {  } { { "../../src/emsx_top.v" "u_interpo" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERPO_MUL emsx_top:U92\|INTERPO:u_interpo\|INTERPO_MUL:U_INTERPO_MUL " "Elaborating entity \"INTERPO_MUL\" for hierarchy \"emsx_top:U92\|INTERPO:u_interpo\|INTERPO_MUL:U_INTERPO_MUL\"" {  } { { "../../src/sound/lpf/lpf.vhd" "U_INTERPO_MUL" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/lpf/lpf.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPF2 emsx_top:U92\|LPF2:u_lpf2 " "Elaborating entity \"LPF2\" for hierarchy \"emsx_top:U92\|LPF2:u_lpf2\"" {  } { { "../../src/emsx_top.v" "u_lpf2" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esepwm emsx_top:U92\|esepwm:u_esepwm " "Elaborating entity \"esepwm\" for hierarchy \"emsx_top:U92\|esepwm:u_esepwm\"" {  } { { "../../src/emsx_top.v" "u_esepwm" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esefir5 emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1 " "Elaborating entity \"esefir5\" for hierarchy \"emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\"" {  } { { "../../src/sound/dac/esepwm.vhd" "U1" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/dac/esepwm.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tapram emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0 " "Elaborating entity \"tapram\" for hierarchy \"emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0\"" {  } { { "../../src/sound/filter/esefir5.vhd" "u0" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/filter/esefir5.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr_pcm emsx_top:U92\|tr_pcm:u_tr_pcm " "Elaborating entity \"tr_pcm\" for hierarchy \"emsx_top:U92\|tr_pcm:u_tr_pcm\"" {  } { { "../../src/emsx_top.v" "u_tr_pcm" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wifi emsx_top:U92\|wifi:u_wifi " "Elaborating entity \"wifi\" for hierarchy \"emsx_top:U92\|wifi:u_wifi\"" {  } { { "../../src/emsx_top.v" "u_wifi" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART emsx_top:U92\|wifi:u_wifi\|UART:U1 " "Elaborating entity \"UART\" for hierarchy \"emsx_top:U92\|wifi:u_wifi\|UART:U1\"" {  } { { "../../src/wifi/wifi.vhd" "U1" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/wifi/wifi.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO emsx_top:U92\|wifi:u_wifi\|FIFO:U2 " "Elaborating entity \"FIFO\" for hierarchy \"emsx_top:U92\|wifi:u_wifi\|FIFO:U2\"" {  } { { "../../src/wifi/wifi.vhd" "U2" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/wifi/wifi.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tr_midi emsx_top:U92\|tr_midi:u_tr_midi " "Elaborating entity \"tr_midi\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\"" {  } { { "../../src/emsx_top.v" "u_tr_midi" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "other_rd_n tr_midi.v(68) " "Verilog HDL or VHDL warning at tr_midi.v(68): object \"other_rd_n\" assigned a value but never read" {  } { { "../../src/peripheral/msx_midi/tr_midi.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438761 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 tr_midi.v(109) " "Verilog HDL assignment warning at tr_midi.v(109): truncated value with size 32 to match size of target (22)" {  } { { "../../src/peripheral/msx_midi/tr_midi.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630272438761 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8251 emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251 " "Elaborating entity \"i8251\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251\"" {  } { { "../../src/peripheral/msx_midi/tr_midi.v" "u_8251" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438762 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_txc_rd i8251.v(78) " "Verilog HDL or VHDL warning at i8251.v(78): object \"ff_txc_rd\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_rxc_rd i8251.v(83) " "Verilog HDL or VHDL warning at i8251.v(83): object \"ff_rxc_rd\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_rxc_wr i8251.v(84) " "Verilog HDL or VHDL warning at i8251.v(84): object \"ff_rxc_wr\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_rxc_a i8251.v(85) " "Verilog HDL or VHDL warning at i8251.v(85): object \"ff_rxc_a\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_rxc_d i8251.v(86) " "Verilog HDL or VHDL warning at i8251.v(86): object \"ff_rxc_d\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_enter_hunt i8251.v(94) " "Verilog HDL or VHDL warning at i8251.v(94): object \"ff_enter_hunt\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_req_send i8251.v(96) " "Verilog HDL or VHDL warning at i8251.v(96): object \"ff_req_send\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_ereset i8251.v(97) " "Verilog HDL or VHDL warning at i8251.v(97): object \"ff_ereset\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_send_break i8251.v(98) " "Verilog HDL or VHDL warning at i8251.v(98): object \"ff_send_break\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_rx_en i8251.v(101) " "Verilog HDL or VHDL warning at i8251.v(101): object \"ff_rx_en\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_sync_char1 i8251.v(105) " "Verilog HDL or VHDL warning at i8251.v(105): object \"ff_sync_char1\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_sync_char2 i8251.v(106) " "Verilog HDL or VHDL warning at i8251.v(106): object \"ff_sync_char2\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_esd i8251.v(116) " "Verilog HDL or VHDL warning at i8251.v(116): object \"w_esd\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438773 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8251_clk_en emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251\|i8251_clk_en:u_txc " "Elaborating entity \"i8251_clk_en\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251\|i8251_clk_en:u_txc\"" {  } { { "../../src/peripheral/i8251/i8251.v" "u_txc" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8251_transmitter emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251\|i8251_transmitter:u_transmitter " "Elaborating entity \"i8251_transmitter\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251\|i8251_transmitter:u_transmitter\"" {  } { { "../../src/peripheral/i8251/i8251.v" "u_transmitter" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8251_receiver emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251\|i8251_receiver:comb_427 " "Elaborating entity \"i8251_receiver\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8251:u_8251\|i8251_receiver:comb_427\"" {  } { { "../../src/peripheral/i8251/i8251.v" "comb_427" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_rxd i8251_receiver.v(72) " "Verilog HDL or VHDL warning at i8251_receiver.v(72): object \"ff_rxd\" assigned a value but never read" {  } { { "../../src/peripheral/i8251/i8251_receiver.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8251/i8251_receiver.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272438807 "|emsx_top_de0cv|emsx_top:U92|tr_midi:u_tr_midi|i8251:u_8251|i8251_receiver:comb_427"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8253 emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253 " "Elaborating entity \"i8253\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\"" {  } { { "../../src/peripheral/msx_midi/tr_midi.v" "u_8253" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/msx_midi/tr_midi.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8253_clk_en emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_clk_en:u_clk0_en " "Elaborating entity \"i8253_clk_en\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_clk_en:u_clk0_en\"" {  } { { "../../src/peripheral/i8253/i8253.v" "u_clk0_en" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8253_control emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_control:u_control0 " "Elaborating entity \"i8253_control\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_control:u_control0\"" {  } { { "../../src/peripheral/i8253/i8253.v" "u_control0" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8253_counter emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_counter:u_counter0 " "Elaborating entity \"i8253_counter\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_counter:u_counter0\"" {  } { { "../../src/peripheral/i8253/i8253.v" "u_counter0" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8253_control emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_control:u_control1 " "Elaborating entity \"i8253_control\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_control:u_control1\"" {  } { { "../../src/peripheral/i8253/i8253.v" "u_control1" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i8253_control emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_control:u_control2 " "Elaborating entity \"i8253_control\" for hierarchy \"emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|i8253_control:u_control2\"" {  } { { "../../src/peripheral/i8253/i8253.v" "u_control2" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opl3 emsx_top:U92\|opl3:u_opl3 " "Elaborating entity \"opl3\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\"" {  } { { "../../src/emsx_top.v" "u_opl3" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer emsx_top:U92\|opl3:u_opl3\|timer:timer1 " "Elaborating entity \"timer\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|timer:timer1\"" {  } { { "../../src/sound/opl3/opl3.sv" "timer1" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opl3sw emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3 " "Elaborating entity \"opl3sw\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\"" {  } { { "../../src/sound/opl3/opl3.sv" "opl3" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opl3_mem emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram " "Elaborating entity \"opl3_mem\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram\"" {  } { { "../../src/sound/opl3/opl3fm.sv" "ram" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272438912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opl3_fifo emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue " "Elaborating entity \"opl3_fifo\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\"" {  } { { "../../src/sound/opl3/opl3fm.sv" "in_queue" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272439254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\"" {  } { { "../../src/sound/opl3/opl3fm.sv" "dcfifo_component" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272439747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\"" {  } { { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 247 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272439760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component " "Instantiated megafunction \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272439760 ""}  } { { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 247 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272439760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pbp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pbp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pbp1 " "Found entity 1: dcfifo_pbp1" {  } { { "db/dcfifo_pbp1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272439825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272439825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pbp1 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated " "Elaborating entity \"dcfifo_pbp1\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272439825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272439883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272439883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_pbp1.tdf" "rdptr_g1p" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272439883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272439930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272439930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_pbp1.tdf" "wrptr_g1p" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272439931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_31b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_31b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_31b1 " "Found entity 1: altsyncram_31b1" {  } { { "db/altsyncram_31b1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_31b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272439990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272439990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_31b1 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|altsyncram_31b1:fifo_ram " "Elaborating entity \"altsyncram_31b1\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|altsyncram_31b1:fifo_ram\"" {  } { { "db/dcfifo_pbp1.tdf" "fifo_ram" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272439991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_pbp1.tdf" "rdaclr" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_pbp1.tdf" "rs_dgwp" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe14 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe14\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe14" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_pbp1.tdf" "ws_dgrp" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe17\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe17" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_pbp1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_pbp1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272440269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272440269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_fifo:in_queue\|dcfifo:dcfifo_component\|dcfifo_pbp1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_pbp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/dcfifo_pbp1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opl3seq emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq " "Elaborating entity \"opl3seq\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\"" {  } { { "../../src/sound/opl3/opl3fm.sv" "opl3seq" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sampler emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst " "Elaborating entity \"sampler\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\"" {  } { { "../../src/sound/opl3/opl3seq.sv" "sampler_inst" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compressor emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|compressor:compressor " "Elaborating entity \"compressor\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|compressor:compressor\"" {  } { { "../../src/sound/opl3/opl3fm.sv" "compressor" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextZ80 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80 " "Elaborating entity \"NextZ80\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\"" {  } { { "../../src/sound/opl3/opl3fm.sv" "Z80" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z80Reg emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS " "Elaborating entity \"Z80Reg\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\"" {  } { { "../../src/sound/opl3/nextz80cpu.v" "CPU_REGS" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80cpu.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272440975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16X8D_regs emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RAM16X8D_regs:regs_lo " "Elaborating entity \"RAM16X8D_regs\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RAM16X8D_regs:regs_lo\"" {  } { { "../../src/sound/opl3/nextz80reg.v" "regs_lo" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSelect emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RegSelect:WSelectW " "Elaborating entity \"RegSelect\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RegSelect:WSelectW\"" {  } { { "../../src/sound/opl3/nextz80reg.v" "WSelectW" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|ALU8:CPU_ALU8 " "Elaborating entity \"ALU8\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|ALU8:CPU_ALU8\"" {  } { { "../../src/sound/opl3/nextz80cpu.v" "CPU_ALU8" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80cpu.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "daa emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|ALU8:CPU_ALU8\|daa:daa_adjust " "Elaborating entity \"daa\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|ALU8:CPU_ALU8\|daa:daa_adjust\"" {  } { { "../../src/sound/opl3/nextz80alu.v" "daa_adjust" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|ALU16:CPU_ALU16 " "Elaborating entity \"ALU16\" for hierarchy \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|ALU16:CPU_ALU16\"" {  } { { "../../src/sound/opl3/nextz80cpu.v" "CPU_ALU16" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80cpu.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1990 emsx_top:U92\|s1990:u_s1990 " "Elaborating entity \"s1990\" for hierarchy \"emsx_top:U92\|s1990:u_s1990\"" {  } { { "../../src/emsx_top.v" "u_s1990" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_r800_en s1990.v(91) " "Verilog HDL or VHDL warning at s1990.v(91): object \"ff_r800_en\" assigned a value but never read" {  } { { "../../src/peripheral/s1990/s1990.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/s1990/s1990.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630272441082 "|emsx_top_de0cv|emsx_top:U92|s1990:u_s1990"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autofire emsx_top:U92\|autofire:u_autofire " "Elaborating entity \"autofire\" for hierarchy \"emsx_top:U92\|autofire:u_autofire\"" {  } { { "../../src/emsx_top.v" "u_autofire" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_flags emsx_top:U92\|system_flags:u_system_flags " "Elaborating entity \"system_flags\" for hierarchy \"emsx_top:U92\|system_flags:u_system_flags\"" {  } { { "../../src/emsx_top.v" "u_system_flags" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switched_io_ports emsx_top:U92\|switched_io_ports:u_switched_io_ports " "Elaborating entity \"switched_io_ports\" for hierarchy \"emsx_top:U92\|switched_io_ports:u_switched_io_ports\"" {  } { { "../../src/emsx_top.v" "u_switched_io_ports" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocmkai_control_decice emsx_top:U92\|ocmkai_control_decice:u_ocmkai_control_device " "Elaborating entity \"ocmkai_control_decice\" for hierarchy \"emsx_top:U92\|ocmkai_control_decice:u_ocmkai_control_device\"" {  } { { "../../src/emsx_top.v" "u_ocmkai_control_device" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ocmkai_debugger emsx_top:U92\|ocmkai_debugger:u_ocmkai_debugger " "Elaborating entity \"ocmkai_debugger\" for hierarchy \"emsx_top:U92\|ocmkai_debugger:u_ocmkai_debugger\"" {  } { { "../../src/emsx_top.v" "u_ocmkai_debugger" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272441133 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|w_rd " "Net \"emsx_top:U92\|tr_midi:u_tr_midi\|i8253:u_8253\|w_rd\" is missing source, defaulting to GND" {  } { { "../../src/peripheral/i8253/i8253.v" "w_rd" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/i8253/i8253.v" 116 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1630272441865 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1630272441865 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emsx_top:U92\|vga_scanlines\[1\] " "Node \"emsx_top:U92\|vga_scanlines\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../src/emsx_top.v" "vga_scanlines\[1\]" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 170 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1630272442315 ""}
{ "Warning" "WSGN_WIRE_LOOP" "emsx_top:U92\|vga_scanlines\[0\] " "Node \"emsx_top:U92\|vga_scanlines\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../../src/emsx_top.v" "vga_scanlines\[0\]" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 170 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1630272442315 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emsx_top:U92\|clock_generator:u_clock_generator\|trueClk~0 " "Found clock multiplexer emsx_top:U92\|clock_generator:u_clock_generator\|trueClk~0" {  } { { "../../src/peripheral/clock_generator/clock_generator.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/clock_generator/clock_generator.v" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1630272442749 "|emsx_top_de0cv|emsx_top:U92|clock_generator:u_clock_generator|trueClk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "emsx_top:U92\|clock_generator:u_clock_generator\|trueClk~1 " "Found clock multiplexer emsx_top:U92\|clock_generator:u_clock_generator\|trueClk~1" {  } { { "../../src/peripheral/clock_generator/clock_generator.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/clock_generator/clock_generator.v" 43 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1630272442749 "|emsx_top_de0cv|emsx_top:U92|clock_generator:u_clock_generator|trueClk~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1630272442749 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RAM16X8D_regs:regs_hi\|data " "RAM logic \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RAM16X8D_regs:regs_hi\|data\" is uninferred due to asynchronous read logic" {  } { { "../../src/sound/opl3/nextz80reg.v" "data" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" 195 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1630272444284 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RAM16X8D_regs:regs_lo\|data " "RAM logic \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|NextZ80:Z80\|Z80Reg:CPU_REGS\|RAM16X8D_regs:regs_lo\|data\" is uninferred due to asynchronous read logic" {  } { { "../../src/sound/opl3/nextz80reg.v" "data" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/nextz80reg.v" 195 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1630272444284 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1630272444284 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1630272451006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1630272451006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1630272451006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|megasd:u_megasd\|epc_di " "Converted tri-state buffer \"emsx_top:U92\|megasd:u_megasd\|epc_di\" feeding internal logic into a wire" {  } { { "../../src/peripheral/megasd/megasd.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/megasd/megasd.vhd" 67 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1630272451006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|RFSH_n " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|RFSH_n\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1630272451006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|RFSH_n " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|RFSH_n\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1630272451006 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1630272451006 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[0\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[0\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[1\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[1\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[2\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[2\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[3\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[3\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[4\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[4\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[5\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[5\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[6\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[6\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[7\] " "Converted tri-state buffer \"emsx_top:U92\|VDP:u_v9958\|PRAMDBO\[7\]\" feeding internal logic into a wire" {  } { { "../../src/video/vdp.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp.vhd" 1333 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[0\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[0\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[1\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[1\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[2\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[2\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[3\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[3\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[4\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[4\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[5\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[5\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[6\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[6\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[7\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[7\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[8\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[8\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[9\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[9\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[10\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[10\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[11\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[11\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[12\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[12\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[13\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[13\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[14\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[14\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|A\[15\] " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|A\[15\]\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|WR_n " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|WR_n\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 98 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|RD_n " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|RD_n\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 97 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|IORQ_n " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|IORQ_n\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 96 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T800a:u_r800\|MREQ_n " "Converted tri-state buffer \"emsx_top:U92\|T800a:u_r800\|MREQ_n\" feeding internal logic into a wire" {  } { { "../../src/r800/t800a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/r800/t800a.vhd" 95 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[0\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[0\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[1\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[1\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[2\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[2\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[3\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[3\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[4\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[4\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[5\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[5\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[6\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[6\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[7\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[7\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[8\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[8\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[9\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[9\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[10\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[10\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[11\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[11\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[12\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[12\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[13\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[13\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[14\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[14\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|A\[15\] " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|A\[15\]\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|WR_n " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|WR_n\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 98 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|RD_n " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|RD_n\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 97 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|IORQ_n " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|IORQ_n\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 96 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emsx_top:U92\|T80a:u_z80\|MREQ_n " "Converted tri-state buffer \"emsx_top:U92\|T80a:u_z80\|MREQ_n\" feeding internal logic into a wire" {  } { { "../../src/cpu/t80a.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/cpu/t80a.vhd" 95 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 1 1630272454317 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 1 1630272454317 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|sin_tab_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|sin_tab_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif " "Parameter INIT_FILE set to db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|exp_tab_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|exp_tab_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6656 " "Parameter NUMWORDS_A set to 6656" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif " "Parameter INIT_FILE set to db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif " "Parameter INIT_FILE set to db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE_LAYOUT port_b " "Parameter INIT_FILE_LAYOUT set to port_b" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0\|TapMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0\|TapMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5 " "Parameter NUMWORDS_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 14 " "Parameter WIDTH_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 5 " "Parameter NUMWORDS_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19 " "Parameter NUMWORDS_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19 " "Parameter NUMWORDS_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19 " "Parameter NUMWORDS_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19 " "Parameter NUMWORDS_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18 " "Parameter NUMWORDS_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 18 " "Parameter NUMWORDS_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18 " "Parameter NUMWORDS_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 18 " "Parameter NUMWORDS_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38 " "Parameter NUMWORDS_B set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38 " "Parameter NUMWORDS_B set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|megaram:u_megaram_for_slot2\|scc_wave:SccCh\|ram:wavemem\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|megaram:u_megaram_for_slot2\|scc_wave:SccCh\|ram:wavemem\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|megaram:u_megaram_for_slot1\|scc_wave:SccCh\|ram:wavemem\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|megaram:u_megaram_for_slot1\|scc_wave:SccCh\|ram:wavemem\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMG\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMG\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMRB\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMRB\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_ODD_LINE_BUF\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_ODD_LINE_BUF\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_EVEN_LINE_BUF\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_EVEN_LINE_BUF\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM\|IMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM\|IMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567\|ram:U_FIFOMEM\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567\|ram:U_FIFOMEM\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BO\|IMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BO\|IMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_GO\|IMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_GO\|IMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_RO\|IMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_RO\|IMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BE\|IMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BE\|IMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_GE\|IMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_GE\|IMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_RE\|IMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_RE\|IMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|blkram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|blkram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE emsx_top_de0cv.emsx_top_de0cv0.rtl.mif " "Parameter INIT_FILE set to emsx_top_de0cv.emsx_top_de0cv0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|Mux4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|Mux4_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE emsx_top_de0cv.emsx_top_de0cv1.rtl.mif " "Parameter INIT_FILE set to emsx_top_de0cv.emsx_top_de0cv1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272456245 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1630272456245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_ODD_LINE_BUF\|altsyncram:blkram_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_ODD_LINE_BUF\|altsyncram:blkram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272456474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_ODD_LINE_BUF\|altsyncram:blkram_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|ram:U_ODD_LINE_BUF\|altsyncram:blkram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456474 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272456474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fka1 " "Found entity 1: altsyncram_fka1" {  } { { "db/altsyncram_fka1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_fka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272456570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272456570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_1 " "Elaborated megafunction instantiation \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272456648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_1 " "Instantiated megafunction \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19 " "Parameter \"NUMWORDS_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19 " "Parameter \"NUMWORDS_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456649 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272456649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svp1 " "Found entity 1: altsyncram_svp1" {  } { { "db/altsyncram_svp1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_svp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272456723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272456723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0\|altsyncram:TapMem_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0\|altsyncram:TapMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272456767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0\|altsyncram:TapMem_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|esepwm:u_esepwm\|esefir5:U1\|tapram:u0\|altsyncram:TapMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5 " "Parameter \"NUMWORDS_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 14 " "Parameter \"WIDTH_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 5 " "Parameter \"NUMWORDS_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456768 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272456768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvm1 " "Found entity 1: altsyncram_qvm1" {  } { { "db/altsyncram_qvm1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_qvm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272456854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272456854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272456935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272456935 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272456935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osp1 " "Found entity 1: altsyncram_osp1" {  } { { "db/altsyncram_osp1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_osp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457056 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2tp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2tp1 " "Found entity 1: altsyncram_2tp1" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_2tp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM\|altsyncram:IMEM_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM\|altsyncram:IMEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM\|altsyncram:IMEM_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|VDP:u_v9958\|VDP_SPRITE:U_SPRITE\|VDP_SPINFORAM:ISPINFORAM\|altsyncram:IMEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457221 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hia1 " "Found entity 1: altsyncram_hia1" {  } { { "db/altsyncram_hia1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_hia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|altsyncram:Mux4_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|altsyncram:Mux4_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|altsyncram:Mux4_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|altsyncram:Mux4_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE emsx_top_de0cv.emsx_top_de0cv1.rtl.mif " "Parameter \"INIT_FILE\" = \"emsx_top_de0cv.emsx_top_de0cv1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457361 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5571.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5571.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5571 " "Found entity 1: altsyncram_5571" {  } { { "db/altsyncram_5571.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_5571.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif " "Parameter \"INIT_FILE\" = \"db/emsx_top_de0cv.ram0_sampler_705dd160.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457486 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ntd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ntd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ntd1 " "Found entity 1: altsyncram_ntd1" {  } { { "db/altsyncram_ntd1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_ntd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6656 " "Parameter \"NUMWORDS_A\" = \"6656\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif " "Parameter \"INIT_FILE\" = \"db/emsx_top_de0cv.ram1_sampler_705dd160.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457572 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtd1 " "Found entity 1: altsyncram_rtd1" {  } { { "db/altsyncram_rtd1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_rtd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3_mem:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif " "Parameter \"INIT_FILE\" = \"db/emsx_top_de0cv.ram0_opl3_mem_d3e66a88.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT port_b " "Parameter \"INIT_FILE_LAYOUT\" = \"port_b\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457678 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8s42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8s42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8s42 " "Found entity 1: altsyncram_8s42" {  } { { "db/altsyncram_8s42.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_8s42.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18 " "Parameter \"NUMWORDS_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 18 " "Parameter \"NUMWORDS_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457757 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0q1 " "Found entity 1: altsyncram_a0q1" {  } { { "db/altsyncram_a0q1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_a0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18 " "Parameter \"NUMWORDS_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 18 " "Parameter \"NUMWORDS_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457838 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60q1 " "Found entity 1: altsyncram_60q1" {  } { { "db/altsyncram_60q1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_60q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BO\|altsyncram:IMEM_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BO\|altsyncram:IMEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272457920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BO\|altsyncram:IMEM_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|VDP:u_v9958\|VDP_VGA:U_VDP_VGA\|VDP_DOUBLEBUF:DBUF\|VDP_LINEBUF:U_BUF_BO\|altsyncram:IMEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272457921 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272457921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ila1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ila1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ila1 " "Found entity 1: altsyncram_ila1" {  } { { "db/altsyncram_ila1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_ila1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272457972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272457972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem\|altsyncram:blkram_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem\|altsyncram:blkram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272458068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem\|altsyncram:blkram_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|rtc:u_real_time_clock\|ram:u_mem\|altsyncram:blkram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458068 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272458068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mia1 " "Found entity 1: altsyncram_mia1" {  } { { "db/altsyncram_mia1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_mia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272458113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272458113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272458184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38 " "Parameter \"NUMWORDS_B\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458184 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272458184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0q1 " "Found entity 1: altsyncram_g0q1" {  } { { "db/altsyncram_g0q1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_g0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272458295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272458295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1 " "Elaborated megafunction instantiation \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272458335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1 " "Instantiated megafunction \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38 " "Parameter \"NUMWORDS_B\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458335 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272458335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMG\|altsyncram:blkram_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMG\|altsyncram:blkram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272458360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMG\|altsyncram:blkram_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMG\|altsyncram:blkram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458360 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272458360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gia1 " "Found entity 1: altsyncram_gia1" {  } { { "db/altsyncram_gia1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_gia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272458408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272458408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMRB\|altsyncram:blkram_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMRB\|altsyncram:blkram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272458468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMRB\|altsyncram:blkram_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|ram:U_PALETTEMEMRB\|altsyncram:blkram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272458468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jia1 " "Found entity 1: altsyncram_jia1" {  } { { "db/altsyncram_jia1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_jia1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272458516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272458516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|altsyncram:blkram_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|altsyncram:blkram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272458542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|altsyncram:blkram_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|altsyncram:blkram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458542 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272458542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272458568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|keymap:U2\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE emsx_top_de0cv.emsx_top_de0cv0.rtl.mif " "Parameter \"INIT_FILE\" = \"emsx_top_de0cv.emsx_top_de0cv0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630272458568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630272458568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9971 " "Found entity 1: altsyncram_9971" {  } { { "db/altsyncram_9971.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_9971.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630272458617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272458617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1630272458890 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\|altsyncram_rtd1:auto_generated\|ram_block1a13 " "Synthesized away node \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\|altsyncram_rtd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_rtd1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_rtd1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/sound/opl3/opl3seq.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 169 0 0 } } { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 143 0 0 } } { "../../src/sound/opl3/opl3.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 157 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1538 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272459055 "|emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\|altsyncram_rtd1:auto_generated\|ram_block1a14 " "Synthesized away node \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\|altsyncram_rtd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_rtd1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_rtd1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/sound/opl3/opl3seq.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 169 0 0 } } { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 143 0 0 } } { "../../src/sound/opl3/opl3.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 157 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1538 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272459055 "|emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\|altsyncram_rtd1:auto_generated\|ram_block1a15 " "Synthesized away node \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:exp_tab_rtl_0\|altsyncram_rtd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_rtd1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_rtd1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/sound/opl3/opl3seq.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 169 0 0 } } { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 143 0 0 } } { "../../src/sound/opl3/opl3.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 157 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1538 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272459055 "|emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:exp_tab_rtl_0|altsyncram_rtd1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0\|altsyncram_ntd1:auto_generated\|ram_block1a14 " "Synthesized away node \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0\|altsyncram_ntd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ntd1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_ntd1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/sound/opl3/opl3seq.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 169 0 0 } } { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 143 0 0 } } { "../../src/sound/opl3/opl3.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 157 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1538 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272459055 "|emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0\|altsyncram_ntd1:auto_generated\|ram_block1a15 " "Synthesized away node \"emsx_top:U92\|opl3:u_opl3\|opl3sw:opl3\|opl3seq:opl3seq\|sampler:sampler_inst\|altsyncram:sin_tab_rtl_0\|altsyncram_ntd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ntd1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_ntd1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/sound/opl3/opl3seq.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3seq.sv" 169 0 0 } } { "../../src/sound/opl3/opl3fm.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3fm.sv" 143 0 0 } } { "../../src/sound/opl3/opl3.sv" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opl3/opl3.sv" 157 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1538 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272459055 "|emsx_top_de0cv|emsx_top:U92|opl3:u_opl3|opl3sw:opl3|opl3seq:opl3seq|sampler:sampler_inst|altsyncram:sin_tab_rtl_0|altsyncram_ntd1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1630272459055 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1630272459055 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltSltsl_n " "Inserted always-enabled tri-state buffer between \"pSltSltsl_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272467095 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltSlts2_n " "Inserted always-enabled tri-state buffer between \"pSltSlts2_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 55 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272467095 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[0\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[0\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272467095 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[1\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[1\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272467095 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[2\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[2\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272467095 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[3\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[3\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272467095 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1630272467095 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[0\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272467107 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[1\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272467107 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[2\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272467107 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[3\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272467107 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 1 1630272467107 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|REG_R9_PAL_MODE emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|REG_R9_PAL_MODE~synth emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|REG_R9_PAL_MODE~synth " "Register \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|REG_R9_PAL_MODE\" is converted into an equivalent circuit using register \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|REG_R9_PAL_MODE~synth\" and latch \"emsx_top:U92\|VDP:u_v9958\|VDP_REGISTER:U_VDP_REGISTER\|REG_R9_PAL_MODE~synth\"" {  } { { "../../src/video/vdp_register.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_register.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 2 1630272474031 "|emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_REGISTER:U_VDP_REGISTER|REG_R9_PAL_MODE"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 2 1630272474031 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VR\[0\] " "Inserted always-enabled tri-state buffer between \"pDac_VR\[0\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VR\[1\] " "Inserted always-enabled tri-state buffer between \"pDac_VR\[1\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VR\[2\] " "Inserted always-enabled tri-state buffer between \"pDac_VR\[2\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VR\[3\] " "Inserted always-enabled tri-state buffer between \"pDac_VR\[3\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VG\[0\] " "Inserted always-enabled tri-state buffer between \"pDac_VG\[0\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VG\[1\] " "Inserted always-enabled tri-state buffer between \"pDac_VG\[1\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VG\[2\] " "Inserted always-enabled tri-state buffer between \"pDac_VG\[2\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VG\[3\] " "Inserted always-enabled tri-state buffer between \"pDac_VG\[3\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VB\[0\] " "Inserted always-enabled tri-state buffer between \"pDac_VB\[0\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VB\[1\] " "Inserted always-enabled tri-state buffer between \"pDac_VB\[1\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VB\[2\] " "Inserted always-enabled tri-state buffer between \"pDac_VB\[2\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pDac_VB\[3\] " "Inserted always-enabled tri-state buffer between \"pDac_VB\[3\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272474667 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 2 1630272474667 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[2\] emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[2\]~synth emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[2\]~synth " "Register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[2\]\" is converted into an equivalent circuit using register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[2\]~synth\" and latch \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[2\]~synth\"" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 274 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1630272475639 "|emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|ff_left_border[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[3\] emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[3\]~synth emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[3\]~synth " "Register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[3\]\" is converted into an equivalent circuit using register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[3\]~synth\" and latch \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[3\]~synth\"" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 274 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1630272475639 "|emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|ff_left_border[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[4\] emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[4\]~synth emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[4\]~synth " "Register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[4\]\" is converted into an equivalent circuit using register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[4\]~synth\" and latch \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[4\]~synth\"" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 274 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1630272475639 "|emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|ff_left_border[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[5\] emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[5\]~synth emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[5\]~synth " "Register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[5\]\" is converted into an equivalent circuit using register \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[5\]~synth\" and latch \"emsx_top:U92\|VDP:u_v9958\|VDP_SSG:U_SSG\|ff_left_border\[5\]~synth\"" {  } { { "../../src/video/vdp_ssg.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/video/vdp_ssg.vhd" 274 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1630272475639 "|emsx_top_de0cv|emsx_top:U92|VDP:u_v9958|VDP_SSG:U_SSG|ff_left_border[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1630272475639 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltRfsh_n " "Inserted always-enabled tri-state buffer between \"pSltRfsh_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 66 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1630272476576 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 2 1630272476576 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltRfsh_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltRfsh_n\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 66 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 2 1630272476578 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 2 1630272476578 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[4\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[4\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltCs1_n " "Inserted always-enabled tri-state buffer between \"pSltCs1_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltCs2_n " "Inserted always-enabled tri-state buffer between \"pSltCs2_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 64 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltCs12_n " "Inserted always-enabled tri-state buffer between \"pSltCs12_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 65 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltM1_n " "Inserted always-enabled tri-state buffer between \"pSltM1_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltMerq_n " "Inserted always-enabled tri-state buffer between \"pSltMerq_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSd_Dt\[3\] " "Inserted always-enabled tri-state buffer between \"pSd_Dt\[3\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 108 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477768 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1630272477768 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pSltWait_n " "bidirectional pin \"pSltWait_n\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyA\[0\] " "bidirectional pin \"pJoyA\[0\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyA\[1\] " "bidirectional pin \"pJoyA\[1\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyA\[2\] " "bidirectional pin \"pJoyA\[2\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyA\[3\] " "bidirectional pin \"pJoyA\[3\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyB\[0\] " "bidirectional pin \"pJoyB\[0\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyB\[1\] " "bidirectional pin \"pJoyB\[1\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyB\[2\] " "bidirectional pin \"pJoyB\[2\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pJoyB\[3\] " "bidirectional pin \"pJoyB\[3\]\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272477768 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1630272477768 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[4\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272477830 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltMerq_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltMerq_n\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 70 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272477830 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 1 1630272477830 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltWr_n " "Inserted always-enabled tri-state buffer between \"pSltWr_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 58 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltIorq_n " "Inserted always-enabled tri-state buffer between \"pSltIorq_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltRd_n " "Inserted always-enabled tri-state buffer between \"pSltRd_n\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[5\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[5\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[6\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[6\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[7\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[7\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[8\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[8\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[9\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[9\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[10\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[10\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[11\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[11\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[12\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[12\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[13\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[13\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[14\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[14\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "pSltAdr\[15\] " "Inserted always-enabled tri-state buffer between \"pSltAdr\[15\]\" and its non-tri-state driver." {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1630272477969 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1630272477969 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltWr_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltWr_n\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 58 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltIorq_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltIorq_n\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 56 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltRd_n " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltRd_n\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 57 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[5\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[6\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[7\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[8\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[9\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[10\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[11\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[12\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[13\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[14\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "pSltAdr\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"pSltAdr\[15\]\" is moved to its source" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 1 1630272478019 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 1 1630272478019 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pPs2mClk " "bidirectional pin \"pPs2mClk\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272479346 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pPs2mDat " "bidirectional pin \"pPs2mDat\" has no driver" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1630272479346 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1630272479346 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "pSltSltsl_n~synth " "Node \"pSltSltsl_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltSlts2_n~synth " "Node \"pSltSlts2_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[0\]~synth " "Node \"pSltAdr\[0\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[1\]~synth " "Node \"pSltAdr\[1\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[2\]~synth " "Node \"pSltAdr\[2\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[3\]~synth " "Node \"pSltAdr\[3\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VR\[0\]~synth " "Node \"pDac_VR\[0\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VR\[1\]~synth " "Node \"pDac_VR\[1\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VR\[2\]~synth " "Node \"pDac_VR\[2\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VR\[3\]~synth " "Node \"pDac_VR\[3\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VG\[0\]~synth " "Node \"pDac_VG\[0\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VG\[1\]~synth " "Node \"pDac_VG\[1\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VG\[2\]~synth " "Node \"pDac_VG\[2\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VG\[3\]~synth " "Node \"pDac_VG\[3\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VB\[0\]~synth " "Node \"pDac_VB\[0\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VB\[1\]~synth " "Node \"pDac_VB\[1\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VB\[2\]~synth " "Node \"pDac_VB\[2\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pDac_VB\[3\]~synth " "Node \"pDac_VB\[3\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 129 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltRfsh_n~synth " "Node \"pSltRfsh_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[4\]~synth " "Node \"pSltAdr\[4\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltCs1_n~synth " "Node \"pSltCs1_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltCs2_n~synth " "Node \"pSltCs2_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltCs12_n~synth " "Node \"pSltCs12_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltM1_n~synth " "Node \"pSltM1_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltMerq_n~synth " "Node \"pSltMerq_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSd_Dt\[3\]~synth " "Node \"pSd_Dt\[3\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltIorq_n~synth " "Node \"pSltIorq_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltRd_n~synth " "Node \"pSltRd_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltWr_n~synth " "Node \"pSltWr_n~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[5\]~synth " "Node \"pSltAdr\[5\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[6\]~synth " "Node \"pSltAdr\[6\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[7\]~synth " "Node \"pSltAdr\[7\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[8\]~synth " "Node \"pSltAdr\[8\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[9\]~synth " "Node \"pSltAdr\[9\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[10\]~synth " "Node \"pSltAdr\[10\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[11\]~synth " "Node \"pSltAdr\[11\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[12\]~synth " "Node \"pSltAdr\[12\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[13\]~synth " "Node \"pSltAdr\[13\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[14\]~synth " "Node \"pSltAdr\[14\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pSltAdr\[15\]~synth " "Node \"pSltAdr\[15\]~synth\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272502407 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630272502407 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed1\[6\] VCC " "Pin \"p7SegLed1\[6\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed3\[6\] VCC " "Pin \"p7SegLed3\[6\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pMemCke VCC " "Pin \"pMemCke\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|pMemCke"} { "Warning" "WMLS_MLS_STUCK_PIN" "pMemCs_n GND " "Pin \"pMemCs_n\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|pMemCs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed1\[1\] GND " "Pin \"p7SegLed1\[1\]\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed1\[2\] GND " "Pin \"p7SegLed1\[2\]\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed2\[1\] GND " "Pin \"p7SegLed2\[1\]\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed3\[1\] GND " "Pin \"p7SegLed3\[1\]\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed3\[2\] GND " "Pin \"p7SegLed3\[2\]\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed4\[2\] VCC " "Pin \"p7SegLed4\[2\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed4\[4\] GND " "Pin \"p7SegLed4\[4\]\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed4\[5\] VCC " "Pin \"p7SegLed4\[5\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed4\[6\] GND " "Pin \"p7SegLed4\[6\]\" is stuck at GND" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed5\[2\] VCC " "Pin \"p7SegLed5\[2\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed5\[3\] VCC " "Pin \"p7SegLed5\[3\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed5\[4\] VCC " "Pin \"p7SegLed5\[4\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p7SegLed5\[5\] VCC " "Pin \"p7SegLed5\[5\]\" is stuck at VCC" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|p7SegLed5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.VDP_PACKAGE.OFFSET_Y_6__gl_output GND " "Pin \"global.bp.work.VDP_PACKAGE.OFFSET_Y_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|global.bp.work.VDP_PACKAGE.OFFSET_Y_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.VDP_PACKAGE.OFFSET_Y_5__gl_output GND " "Pin \"global.bp.work.VDP_PACKAGE.OFFSET_Y_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|global.bp.work.VDP_PACKAGE.OFFSET_Y_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.VDP_PACKAGE.OFFSET_Y_4__gl_output VCC " "Pin \"global.bp.work.VDP_PACKAGE.OFFSET_Y_4__gl_output\" is stuck at VCC" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630272502409 "|emsx_top_de0cv|global.bp.work.VDP_PACKAGE.OFFSET_Y_4__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630272502409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1630272503154 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14 " "Synthesized away node \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_2tp1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/sound/opll/vm2413/controller.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd" 165 0 0 } } { "../../src/sound/opll/vm2413/opll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 330 0 0 } } { "../../src/sound/opll/eseopll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/eseopll.vhd" 121 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1441 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272503404 "|emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15 " "Synthesized away node \"emsx_top:U92\|eseopll:u_eseopll\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_2tp1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2tp1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_2tp1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/sound/opll/vm2413/controller.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/controller.vhd" 165 0 0 } } { "../../src/sound/opll/vm2413/opll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/vm2413/opll.vhd" 330 0 0 } } { "../../src/sound/opll/eseopll.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/sound/opll/eseopll.vhd" 121 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 1441 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272503404 "|emsx_top_de0cv|emsx_top:U92|eseopll:u_eseopll|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_2tp1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1630272503404 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1630272503404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "411 " "411 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630272522524 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|altsyncram:blkram_rtl_0\|altsyncram_fka1:auto_generated\|ALTSYNCRAM 4 " "Removed 4 MSB VCC or GND address nodes from RAM block \"emsx_top:U92\|ppi:u_ppi\|eseps2:u_keyboard_controller\|ram:U1\|altsyncram:blkram_rtl_0\|altsyncram_fka1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fka1.tdf" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/db/altsyncram_fka1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/peripheral/keyboard/eseps2.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/keyboard/eseps2.vhd" 489 0 0 } } { "../../src/peripheral/ppi/ppi.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/peripheral/ppi/ppi.v" 200 0 0 } } { "../../src/emsx_top.v" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/emsx_top.v" 842 0 0 } } { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 356 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272522620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/output_files/emsx_top_de0cv.map.smsg " "Generated suppressed messages file C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/projects/de0cv/output_files/emsx_top_de0cv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272523139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 3 0 0 " "Adding 8 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630272524500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630272524500 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1630272525219 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1630272525219 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1630272525238 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1630272525238 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance pll_de0cv:U90\|pll_de0cv_0002:pll_de0cv_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1630272525247 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1630272525247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pMidiRxD " "No output dependent on input pin \"pMidiRxD\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272526076 "|emsx_top_de0cv|pMidiRxD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272526076 "|emsx_top_de0cv|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272526076 "|emsx_top_de0cv|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272526076 "|emsx_top_de0cv|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pDip\[8\] " "No output dependent on input pin \"pDip\[8\]\"" {  } { { "../../src/board/de0cv/emsx_top_de0cv.vhd" "" { Text "C:/Users/hra/Documents/github/one-chip-msx-kai/source/pld/src/board/de0cv/emsx_top_de0cv.vhd" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630272526076 "|emsx_top_de0cv|pDip[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630272526076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17505 " "Implemented 17505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630272526133 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630272526133 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "86 " "Implemented 86 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630272526133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16915 " "Implemented 16915 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630272526133 ""} { "Info" "ICUT_CUT_TM_RAMS" "369 " "Implemented 369 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1630272526133 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1630272526133 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Implemented 22 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1630272526133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630272526133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630272526246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 30 06:28:46 2021 " "Processing ended: Mon Aug 30 06:28:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630272526246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630272526246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630272526246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630272526246 ""}
