==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'bytestrm_dwordproc.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 324.863 ; gain = 12.586 ; free physical = 381 ; free virtual = 2879
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 324.863 ; gain = 12.586 ; free physical = 378 ; free virtual = 2879
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 325.125 ; gain = 12.848 ; free physical = 365 ; free virtual = 2874
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:26 . Memory (MB): peak = 325.125 ; gain = 12.848 ; free physical = 361 ; free virtual = 2870
@I [XFORM-712] Applying dataflow to function 'bytestrm_dwordproc' (bytestrm_dwordproc.cpp:103), detected/extracted 5 process function(s):
	 'bytestrm_dwordproc.entry23'
	 'Block__proc'
	 'strm_bytes2words<int, (unsigned char)4, false>'
	 'decimate_strm'
	 'strm_words2bytes<int, (unsigned char)4, false>'.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 452.859 ; gain = 140.582 ; free physical = 334 ; free virtual = 2847
@I [XFORM-541] Flattening a loop nest 'STREAM_LOOP' (bytestrm_dwordproc.cpp:143:40) in function 'decimate_strm'.
@W [XFORM-631] Renaming function 'strm_words2bytes<int, (unsigned char)4, false>' (./bytestrm_util.h:143:43) into strm_words2bytes.
@W [XFORM-631] Renaming function 'strm_bytes2words<int, (unsigned char)4, false>' (./bytestrm_util.h:116:43) into strm_bytes2words.
@W [XFORM-631] Renaming function 'bytestrm_dwordproc.entry23' into bytestrm_dwordproc.e.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 452.859 ; gain = 140.582 ; free physical = 292 ; free virtual = 2805
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'bytestrm_dwordproc' ...
@W [SYN-103] Legalizing function name 'bytestrm_dwordproc.e' to 'bytestrm_dwordproc_e'.
@W [SYN-103] Legalizing function name 'Block__proc' to 'Block_proc'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'bytestrm_dwordproc_e' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 28.27 seconds; current allocated memory: 119.252 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 119.326 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 119.417 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.01 seconds; current allocated memory: 119.487 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'strm_bytes2words' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 119.608 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 119.744 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'decimate_strm' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'STREAM_LOOP_DECIMATE_LOOP'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.12 seconds; current allocated memory: 119.993 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 120.152 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'strm_words2bytes' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 120.317 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.01 seconds; current allocated memory: 120.458 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'bytestrm_dwordproc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 0.02 seconds; current allocated memory: 120.550 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.06 seconds; current allocated memory: 120.742 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'bytestrm_dwordproc_e' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'bytestrm_dwordproc_e'.
@I [HLS-111]  Elapsed time: 0.11 seconds; current allocated memory: 120.894 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Block_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Block_proc'.
@I [HLS-111]  Elapsed time: 0.08 seconds; current allocated memory: 121.149 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'strm_bytes2words' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'strm_bytes2words'.
@I [HLS-111]  Elapsed time: 0.04 seconds; current allocated memory: 121.580 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'decimate_strm' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'decimate_strm'.
@I [HLS-111]  Elapsed time: 0.14 seconds; current allocated memory: 122.198 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'strm_words2bytes' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'strm_words2bytes'.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 122.953 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'bytestrm_dwordproc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'bytestrm_dwordproc/strm_out_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'bytestrm_dwordproc/strm_in_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'bytestrm_dwordproc/strm_len' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'bytestrm_dwordproc' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'bytestrm_dwordproc_strm_len_channel' to 'bytestrm_dwordprobkb' due to the length limit 20
@I [SYN-210] Renamed object name 'bytestrm_dwordproc_strm_len_channel2' to 'bytestrm_dwordprocud' due to the length limit 20
@I [SYN-210] Renamed object name 'bytestrm_dwordproc_bytes_out_len_loc_ch' to 'bytestrm_dwordprodEe' due to the length limit 20
@I [SYN-210] Renamed object name 'bytestrm_dwordproc_dwords_in_len_cast_l' to 'bytestrm_dwordproeOg' due to the length limit 20
@I [SYN-210] Renamed object name 'bytestrm_dwordproc_dwordstrm_in_V' to 'bytestrm_dwordprofYi' due to the length limit 20
@I [SYN-210] Renamed object name 'bytestrm_dwordproc_dwordstrm_out_V' to 'bytestrm_dwordprog8j' due to the length limit 20
@I [SYN-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_phbi' due to the length limit 20
@I [SYN-210] Renamed object name 'start_for_strm_words2bytes_U0' to 'start_for_strm_woibs' due to the length limit 20
@I [RTGEN-100] Finished creating RTL model for 'bytestrm_dwordproc'.
@I [HLS-111]  Elapsed time: 0.13 seconds; current allocated memory: 123.853 MB.
@I [RTMG-285] Implementing FIFO 'bytestrm_dwordprodEe' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'bytestrm_dwordproeOg' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'bytestrm_dwordprofYi' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'start_for_strm_woibs' using Shift Registers.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 516.859 ; gain = 204.582 ; free physical = 269 ; free virtual = 2797
@I [SYSC-301] Generating SystemC RTL for bytestrm_dwordproc.
@I [VHDL-304] Generating VHDL RTL for bytestrm_dwordproc.
@I [VLOG-307] Generating Verilog RTL for bytestrm_dwordproc.
@I [HLS-112] Total elapsed time: 30.14 seconds; peak allocated memory: 123.853 MB.
