Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Fri May 16 18:46:25 2025
| Host              : jubu running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file kr260_bd_wrapper_timing_summary_routed.rpt -pb kr260_bd_wrapper_timing_summary_routed.pb -rpx kr260_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : kr260_bd_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.858        0.000                      0                 1490        0.016        0.000                      0                 1490        3.500        0.000                       0                   666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            6.858        0.000                      0                 1490        0.016        0.000                      0                 1490        3.500        0.000                       0                   666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.858ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RLAST
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.651ns (33.701%)  route 1.281ns (66.299%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.332 - 10.000 ) 
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.307ns (routing 0.261ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.239ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.307     1.574    <hidden>
    SLICE_X4Y188         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y188         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.689 f  <hidden>
                         net (fo=6, routed)           0.270     1.959    <hidden>
    SLICE_X4Y188         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     2.145 f  <hidden>
                         net (fo=3, routed)           0.202     2.347    <hidden>
    SLICE_X4Y189         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.199     2.546 r  <hidden>
                         net (fo=11, routed)          0.532     3.078    <hidden>
    SLICE_X0Y195         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     3.229 r  <hidden>
                         net (fo=1, routed)           0.277     3.506    kr260_bd_i/zynq_ultra_ps_e_0/inst/maxigp2_rlast
    PS8_X0Y0             PS8                                          r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2RLAST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.116    11.332    kr260_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.103    11.435    
                         clock uncertainty           -0.160    11.275    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2RLAST)
                                                     -0.911    10.364    kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -3.506    
  -------------------------------------------------------------------
                         slack                                  6.858    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.368ns (48.523%)  route 1.451ns (51.477%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 11.367 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.261ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.239ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.240     1.507    kr260_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2ARADDR[31])
                                                      0.724     2.231 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ARADDR[31]
                         net (fo=1, routed)           0.496     2.727    <hidden>
    SLICE_X0Y205         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.877 f  <hidden>
                         net (fo=1, routed)           0.118     2.995    <hidden>
    SLICE_X0Y205         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     3.216 f  <hidden>
                         net (fo=7, routed)           0.521     3.737    <hidden>
    SLICE_X0Y194         LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.136     3.873 f  <hidden>
                         net (fo=1, routed)           0.246     4.119    <hidden>
    SLICE_X0Y194         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.137     4.256 r  <hidden>
                         net (fo=1, routed)           0.070     4.326    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.151    11.367    <hidden>
    SLICE_X0Y194         FDRE                                         r  <hidden>
                         clock pessimism              0.156    11.524    
                         clock uncertainty           -0.160    11.363    
    SLICE_X0Y194         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    11.407    <hidden>
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.384ns (52.144%)  route 1.270ns (47.856%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 11.380 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.261ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.239ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.240     1.507    kr260_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2AWADDR[30])
                                                      0.685     2.192 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2AWADDR[30]
                         net (fo=1, routed)           0.334     2.526    <hidden>
    SLICE_X0Y201         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.152     2.678 r  <hidden>
                         net (fo=1, routed)           0.250     2.928    <hidden>
    SLICE_X0Y198         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     3.149 r  <hidden>
                         net (fo=7, routed)           0.199     3.348    <hidden>
    SLICE_X1Y200         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     3.485 r  <hidden>
                         net (fo=4, routed)           0.075     3.559    <hidden>
    SLICE_X1Y200         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.189     3.748 r  <hidden>
                         net (fo=2, routed)           0.413     4.161    <hidden>
    SLICE_X2Y200         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.164    11.380    <hidden>
    SLICE_X2Y200         FDRE                                         r  <hidden>
                         clock pessimism              0.103    11.483    
                         clock uncertainty           -0.160    11.323    
    SLICE_X2Y200         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.080    11.243    <hidden>
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.083ns  (required time - arrival time)
  Source:                 kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 1.384ns (52.183%)  route 1.268ns (47.817%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns = ( 11.380 - 10.000 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.240ns (routing 0.261ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.239ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.240     1.507    kr260_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2AWADDR[30])
                                                      0.685     2.192 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2AWADDR[30]
                         net (fo=1, routed)           0.334     2.526    <hidden>
    SLICE_X0Y201         LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.152     2.678 r  <hidden>
                         net (fo=1, routed)           0.250     2.928    <hidden>
    SLICE_X0Y198         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     3.149 r  <hidden>
                         net (fo=7, routed)           0.199     3.348    <hidden>
    SLICE_X1Y200         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     3.485 r  <hidden>
                         net (fo=4, routed)           0.075     3.559    <hidden>
    SLICE_X1Y200         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.189     3.748 r  <hidden>
                         net (fo=2, routed)           0.411     4.159    <hidden>
    SLICE_X2Y200         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.164    11.380    <hidden>
    SLICE_X2Y200         FDRE                                         r  <hidden>
                         clock pessimism              0.103    11.483    
                         clock uncertainty           -0.160    11.323    
    SLICE_X2Y200         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    11.242    <hidden>
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                  7.083    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.896ns (36.711%)  route 1.545ns (63.289%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 11.358 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.261ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.239ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.296     1.563    <hidden>
    SLICE_X4Y201         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.676 r  <hidden>
                         net (fo=6, routed)           0.205     1.882    <hidden>
    SLICE_X2Y202         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     2.106 r  <hidden>
                         net (fo=7, routed)           0.154     2.260    <hidden>
    SLICE_X4Y202         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     2.489 f  <hidden>
                         net (fo=1, routed)           0.302     2.791    <hidden>
    SLICE_X4Y202         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     2.926 f  <hidden>
                         net (fo=1, routed)           0.096     3.022    <hidden>
    SLICE_X4Y201         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     3.079 r  <hidden>
                         net (fo=3, routed)           0.277     3.356    <hidden>
    SLICE_X2Y200         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     3.494 r  <hidden>
                         net (fo=9, routed)           0.510     4.004    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.142    11.358    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
                         clock pessimism              0.157    11.515    
                         clock uncertainty           -0.160    11.355    
    SLICE_X4Y202         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.119    11.236    <hidden>
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.896ns (36.711%)  route 1.545ns (63.289%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 11.358 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.261ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.239ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.296     1.563    <hidden>
    SLICE_X4Y201         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.676 r  <hidden>
                         net (fo=6, routed)           0.205     1.882    <hidden>
    SLICE_X2Y202         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     2.106 r  <hidden>
                         net (fo=7, routed)           0.154     2.260    <hidden>
    SLICE_X4Y202         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     2.489 f  <hidden>
                         net (fo=1, routed)           0.302     2.791    <hidden>
    SLICE_X4Y202         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     2.926 f  <hidden>
                         net (fo=1, routed)           0.096     3.022    <hidden>
    SLICE_X4Y201         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     3.079 r  <hidden>
                         net (fo=3, routed)           0.277     3.356    <hidden>
    SLICE_X2Y200         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     3.494 r  <hidden>
                         net (fo=9, routed)           0.510     4.004    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.142    11.358    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
                         clock pessimism              0.157    11.515    
                         clock uncertainty           -0.160    11.355    
    SLICE_X4Y202         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.119    11.236    <hidden>
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.896ns (36.711%)  route 1.545ns (63.289%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 11.358 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.261ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.239ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.296     1.563    <hidden>
    SLICE_X4Y201         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.676 r  <hidden>
                         net (fo=6, routed)           0.205     1.882    <hidden>
    SLICE_X2Y202         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     2.106 r  <hidden>
                         net (fo=7, routed)           0.154     2.260    <hidden>
    SLICE_X4Y202         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     2.489 f  <hidden>
                         net (fo=1, routed)           0.302     2.791    <hidden>
    SLICE_X4Y202         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     2.926 f  <hidden>
                         net (fo=1, routed)           0.096     3.022    <hidden>
    SLICE_X4Y201         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     3.079 r  <hidden>
                         net (fo=3, routed)           0.277     3.356    <hidden>
    SLICE_X2Y200         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     3.494 r  <hidden>
                         net (fo=9, routed)           0.510     4.004    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.142    11.358    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
                         clock pessimism              0.157    11.515    
                         clock uncertainty           -0.160    11.355    
    SLICE_X4Y202         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.119    11.236    <hidden>
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.896ns (36.711%)  route 1.545ns (63.289%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 11.358 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.261ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.239ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.296     1.563    <hidden>
    SLICE_X4Y201         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.676 r  <hidden>
                         net (fo=6, routed)           0.205     1.882    <hidden>
    SLICE_X2Y202         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     2.106 r  <hidden>
                         net (fo=7, routed)           0.154     2.260    <hidden>
    SLICE_X4Y202         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     2.489 f  <hidden>
                         net (fo=1, routed)           0.302     2.791    <hidden>
    SLICE_X4Y202         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     2.926 f  <hidden>
                         net (fo=1, routed)           0.096     3.022    <hidden>
    SLICE_X4Y201         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     3.079 r  <hidden>
                         net (fo=3, routed)           0.277     3.356    <hidden>
    SLICE_X2Y200         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     3.494 r  <hidden>
                         net (fo=9, routed)           0.510     4.004    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.142    11.358    <hidden>
    SLICE_X4Y202         FDRE                                         r  <hidden>
                         clock pessimism              0.157    11.515    
                         clock uncertainty           -0.160    11.355    
    SLICE_X4Y202         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.119    11.236    <hidden>
  -------------------------------------------------------------------
                         required time                         11.236    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.896ns (37.287%)  route 1.507ns (62.713%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 11.378 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.261ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.239ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.296     1.563    <hidden>
    SLICE_X4Y201         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.676 r  <hidden>
                         net (fo=6, routed)           0.205     1.882    <hidden>
    SLICE_X2Y202         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     2.106 r  <hidden>
                         net (fo=7, routed)           0.154     2.260    <hidden>
    SLICE_X4Y202         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     2.489 f  <hidden>
                         net (fo=1, routed)           0.302     2.791    <hidden>
    SLICE_X4Y202         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     2.926 f  <hidden>
                         net (fo=1, routed)           0.096     3.022    <hidden>
    SLICE_X4Y201         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     3.079 r  <hidden>
                         net (fo=3, routed)           0.277     3.356    <hidden>
    SLICE_X2Y200         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     3.494 r  <hidden>
                         net (fo=9, routed)           0.472     3.966    <hidden>
    SLICE_X2Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.162    11.378    <hidden>
    SLICE_X2Y202         FDRE                                         r  <hidden>
                         clock pessimism              0.103    11.481    
                         clock uncertainty           -0.160    11.321    
    SLICE_X2Y202         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.119    11.202    <hidden>
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.896ns (37.521%)  route 1.492ns (62.479%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 11.369 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.261ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.239ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.296     1.563    <hidden>
    SLICE_X4Y201         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     1.676 r  <hidden>
                         net (fo=6, routed)           0.205     1.882    <hidden>
    SLICE_X2Y202         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.224     2.106 r  <hidden>
                         net (fo=7, routed)           0.154     2.260    <hidden>
    SLICE_X4Y202         LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     2.489 f  <hidden>
                         net (fo=1, routed)           0.302     2.791    <hidden>
    SLICE_X4Y202         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     2.926 f  <hidden>
                         net (fo=1, routed)           0.096     3.022    <hidden>
    SLICE_X4Y201         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.057     3.079 r  <hidden>
                         net (fo=3, routed)           0.277     3.356    <hidden>
    SLICE_X2Y200         LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.138     3.494 r  <hidden>
                         net (fo=9, routed)           0.457     3.951    <hidden>
    SLICE_X3Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.153    11.369    <hidden>
    SLICE_X3Y202         FDRE                                         r  <hidden>
                         clock pessimism              0.103    11.472    
                         clock uncertainty           -0.160    11.312    
    SLICE_X3Y202         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.118    11.194    <hidden>
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  7.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.112ns (46.281%)  route 0.130ns (53.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.153ns (routing 0.239ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.261ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.153     1.369    kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y197         FDRE                                         r  kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     1.481 r  kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/Q
                         net (fo=1, routed)           0.130     1.611    <hidden>
    SLICE_X2Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.331     1.598    <hidden>
    SLICE_X2Y197         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.495    
    SLICE_X2Y197         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     1.596    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.115ns (54.347%)  route 0.097ns (45.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.157ns (routing 0.239ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.261ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.157     1.373    <hidden>
    SLICE_X1Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.488 r  <hidden>
                         net (fo=2, routed)           0.097     1.585    <hidden>
    SLICE_X0Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.299     1.566    <hidden>
    SLICE_X0Y192         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.463    
    SLICE_X0Y192         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     1.566    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.114ns (50.087%)  route 0.114ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.141ns (routing 0.239ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.261ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.141     1.357    <hidden>
    SLICE_X0Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     1.471 r  <hidden>
                         net (fo=2, routed)           0.114     1.585    <hidden>
    SLICE_X1Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.296     1.563    <hidden>
    SLICE_X1Y202         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.460    
    SLICE_X1Y202         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     1.562    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.112ns (44.042%)  route 0.142ns (55.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.154ns (routing 0.239ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.261ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.154     1.370    <hidden>
    SLICE_X1Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y197         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     1.482 r  <hidden>
                         net (fo=2, routed)           0.142     1.625    <hidden>
    SLICE_X2Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.332     1.599    <hidden>
    SLICE_X2Y197         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.496    
    SLICE_X2Y197         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     1.597    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.163ns (62.934%)  route 0.096ns (37.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.154ns (routing 0.239ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.261ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.154     1.370    <hidden>
    SLICE_X4Y195         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     1.481 r  <hidden>
                         net (fo=1, routed)           0.082     1.563    <hidden>
    SLICE_X2Y195         LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.052     1.615 r  <hidden>
                         net (fo=1, routed)           0.014     1.629    <hidden>
    SLICE_X2Y195         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.333     1.600    <hidden>
    SLICE_X2Y195         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.497    
    SLICE_X2Y195         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     1.599    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.112ns (41.481%)  route 0.158ns (58.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.153ns (routing 0.239ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.261ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.153     1.369    kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y197         FDRE                                         r  kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y197         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     1.481 r  kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/Q
                         net (fo=1, routed)           0.158     1.639    <hidden>
    SLICE_X2Y197         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.331     1.598    <hidden>
    SLICE_X2Y197         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.495    
    SLICE_X2Y197         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     1.597    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.165ns (63.218%)  route 0.096ns (36.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.156ns (routing 0.239ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.261ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.156     1.372    <hidden>
    SLICE_X4Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y192         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     1.486 r  <hidden>
                         net (fo=1, routed)           0.082     1.568    <hidden>
    SLICE_X2Y192         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.051     1.619 r  <hidden>
                         net (fo=1, routed)           0.014     1.633    <hidden>
    SLICE_X2Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.320     1.587    <hidden>
    SLICE_X2Y192         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.484    
    SLICE_X2Y192         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     1.586    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.111ns (42.045%)  route 0.153ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.157ns (routing 0.239ns, distribution 0.918ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.261ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.157     1.373    <hidden>
    SLICE_X1Y192         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y192         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     1.484 r  <hidden>
                         net (fo=1, routed)           0.153     1.637    <hidden>
    SLICE_X2Y191         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.321     1.588    <hidden>
    SLICE_X2Y191         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.485    
    SLICE_X2Y191         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     1.587    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.113ns (45.328%)  route 0.136ns (54.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.155ns (routing 0.239ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.261ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.155     1.371    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y191         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     1.484 r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.136     1.621    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/p_3_in6_in
    SLICE_X6Y191         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.298     1.565    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y191         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.103     1.462    
    SLICE_X6Y191         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     1.565    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.114ns (43.412%)  route 0.149ns (56.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.141ns (routing 0.239ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.261ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.141     1.357    <hidden>
    SLICE_X0Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y202         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     1.471 r  <hidden>
                         net (fo=2, routed)           0.149     1.620    <hidden>
    SLICE_X1Y202         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.297     1.564    <hidden>
    SLICE_X1Y202         FDRE                                         r  <hidden>
                         clock pessimism             -0.103     1.461    
    SLICE_X1Y202         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     1.563    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X5Y204  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y191  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y195  kr260_bd_i/axi_intc_0/U0/ip2bus_wrack_int_d1_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y195  kr260_bd_i/axi_intc_0/U0/ip2bus_wrack_reg/C
Min Period        n/a     FDSE/C           n/a            0.550         10.000      9.450      SLICE_X6Y198  kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X5Y198  kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X6Y198  kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y204  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y204  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y191  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y191  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_reg/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_reg/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y204  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X5Y204  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y191  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y191  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_int_d1_reg/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_reg/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y194  kr260_bd_i/axi_intc_0/U0/ip2bus_rdack_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.293ns  (logic 0.137ns (10.596%)  route 1.156ns (89.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.155ns (routing 0.239ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.914     0.914    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y191         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.137     1.051 r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.242     1.293    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y191         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.155     1.371    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y191         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.067ns (13.481%)  route 0.430ns (86.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.773ns (routing 0.151ns, distribution 0.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.363     0.363    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y191         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.067     0.430 r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.067     0.497    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y191         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.773     0.960    kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y191         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kr260_bd_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.099ns  (logic 0.337ns (30.675%)  route 0.762ns (69.325%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.292ns (routing 0.261ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.239ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.292     1.559    kr260_bd_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y193         FDRE                                         r  kr260_bd_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     1.675 f  kr260_bd_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.416     2.091    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X6Y196         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.221     2.312 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.346     2.658    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.155     1.371    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.798%)  route 0.852ns (88.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.239ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.852     2.546    <hidden>
    SLICE_X6Y197         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.157     1.373    <hidden>
    SLICE_X6Y197         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.798%)  route 0.852ns (88.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.239ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.852     2.546    <hidden>
    SLICE_X6Y197         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.157     1.373    <hidden>
    SLICE_X6Y197         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.798%)  route 0.852ns (88.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.157ns (routing 0.239ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.852     2.546    <hidden>
    SLICE_X6Y197         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.157     1.373    <hidden>
    SLICE_X6Y197         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.798%)  route 0.852ns (88.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.239ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.852     2.546    <hidden>
    SLICE_X6Y197         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.160     1.376    <hidden>
    SLICE_X6Y197         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.798%)  route 0.852ns (88.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.239ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.852     2.546    <hidden>
    SLICE_X6Y197         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.160     1.376    <hidden>
    SLICE_X6Y197         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.114ns (11.798%)  route 0.852ns (88.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.160ns (routing 0.239ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.852     2.546    <hidden>
    SLICE_X6Y197         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.160     1.376    <hidden>
    SLICE_X6Y197         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.114ns (13.545%)  route 0.728ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.239ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.728     2.421    <hidden>
    SLICE_X0Y198         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.145     1.361    <hidden>
    SLICE_X0Y198         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.114ns (13.545%)  route 0.728ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.239ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.728     2.421    <hidden>
    SLICE_X0Y198         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.145     1.361    <hidden>
    SLICE_X0Y198         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.114ns (13.545%)  route 0.728ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.313ns (routing 0.261ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.239ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.313     1.580    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.694 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.728     2.421    <hidden>
    SLICE_X0Y198         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         1.145     1.361    <hidden>
    SLICE_X0Y198         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.084ns (40.617%)  route 0.123ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.151ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.123     1.062    <hidden>
    SLICE_X5Y202         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.777     0.964    <hidden>
    SLICE_X5Y202         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.084ns (40.617%)  route 0.123ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.151ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.123     1.062    <hidden>
    SLICE_X5Y202         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.777     0.964    <hidden>
    SLICE_X5Y202         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.084ns (40.617%)  route 0.123ns (59.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.151ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.123     1.062    <hidden>
    SLICE_X5Y202         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.777     0.964    <hidden>
    SLICE_X5Y202         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.518%)  route 0.153ns (64.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.151ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.153     1.092    <hidden>
    SLICE_X5Y203         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.777     0.964    <hidden>
    SLICE_X5Y203         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.518%)  route 0.153ns (64.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.151ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.153     1.092    <hidden>
    SLICE_X5Y203         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.777     0.964    <hidden>
    SLICE_X5Y203         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.084ns (35.518%)  route 0.153ns (64.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.151ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.153     1.092    <hidden>
    SLICE_X5Y203         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.777     0.964    <hidden>
    SLICE_X5Y203         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.084ns (35.165%)  route 0.155ns (64.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.151ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.155     1.094    <hidden>
    SLICE_X4Y203         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.767     0.954    <hidden>
    SLICE_X4Y203         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.084ns (35.165%)  route 0.155ns (64.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.151ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.155     1.094    <hidden>
    SLICE_X4Y203         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.767     0.954    <hidden>
    SLICE_X4Y203         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.084ns (35.165%)  route 0.155ns (64.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.767ns (routing 0.151ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.155     1.094    <hidden>
    SLICE_X4Y203         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.767     0.954    <hidden>
    SLICE_X4Y203         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.084ns (31.949%)  route 0.179ns (68.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.705ns (routing 0.142ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.151ns, distribution 0.612ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.705     0.856    kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y202         FDRE                                         r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y202         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.940 r  kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.179     1.118    <hidden>
    SLICE_X3Y203         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kr260_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=666, routed)         0.763     0.950    <hidden>
    SLICE_X3Y203         FDCE                                         r  <hidden>





