// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
// Date        : Thu May 28 07:47:18 2020
// Host        : xcosswbld06 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
// Command     : write_verilog -force -mode funcsim
//               /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dac_source_i_0/project_1_dac_source_i_0_sim_netlist.v
// Design      : project_1_dac_source_i_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "project_1_dac_source_i_0,exdes_rfdac_src,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "exdes_rfdac_src,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module project_1_dac_source_i_0
   (s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m00_tdata,
    m00_tvalid,
    m00_tready,
    m0_axis_clock,
    s_axi_aclk,
    s_axi_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [17:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [17:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 18, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN project_1_PS_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m00 TDATA" *) output [255:0]m00_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m00 TVALID" *) output m00_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m00 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m00, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN project_1_clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input m00_tready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m0_axis_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m0_axis_clock, ASSOCIATED_BUSIF m00, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN project_1_clk_wiz_0_clk_out1, INSERT_VIP 0" *) input m0_axis_clock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN project_1_PS_0_0_pl_clk0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;

  wire \<const0> ;
  wire [255:0]m00_tdata;
  wire m00_tready;
  wire m00_tvalid;
  wire m0_axis_clock;
  wire n_0_5029;
  wire n_0_5030;
  wire n_0_5031;
  wire n_0_5032;
  wire n_0_5033;
  wire n_0_5034;
  wire n_0_5035;
  wire n_0_5037;
  wire n_0_5038;
  wire n_0_5039;
  wire n_0_5040;
  wire n_0_5041;
  wire n_0_5043;
  wire n_0_5044;
  wire n_0_5045;
  wire n_0_5046;
  wire n_0_5047;
  wire n_0_5048;
  wire n_0_5049;
  wire n_0_5050;
  wire n_0_5051;
  wire n_0_5052;
  wire n_0_5053;
  wire n_0_5054;
  wire n_0_5055;
  wire n_0_5057;
  wire n_0_5058;
  wire n_0_5059;
  wire n_0_5060;
  wire n_0_5061;
  wire n_0_5063;
  wire n_0_5064;
  wire n_0_5065;
  wire n_0_5066;
  wire n_0_5067;
  wire n_0_5068;
  wire n_0_5069;
  wire n_0_5070;
  wire n_0_5071;
  wire n_0_5072;
  wire n_0_5073;
  wire n_0_5074;
  wire n_0_5075;
  wire n_0_5077;
  wire n_0_5078;
  wire n_0_5079;
  wire n_0_5080;
  wire n_0_5081;
  wire n_0_5083;
  wire n_0_5084;
  wire n_0_5085;
  wire n_0_5086;
  wire n_0_5087;
  wire n_0_5088;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [15:0]\^s_axi_rdata ;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;

  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15:0] = \^s_axi_rdata [15:0];
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5029
       (.I0(s_axi_aresetn),
        .O(n_0_5029));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5030
       (.I0(s_axi_aresetn),
        .O(n_0_5030));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5031
       (.I0(s_axi_aresetn),
        .O(n_0_5031));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5032
       (.I0(s_axi_aresetn),
        .O(n_0_5032));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5033
       (.I0(s_axi_aresetn),
        .O(n_0_5033));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5034
       (.I0(s_axi_aresetn),
        .O(n_0_5034));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5035
       (.I0(s_axi_aresetn),
        .O(n_0_5035));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5037
       (.I0(s_axi_aresetn),
        .O(n_0_5037));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5038
       (.I0(s_axi_aresetn),
        .O(n_0_5038));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5039
       (.I0(s_axi_aresetn),
        .O(n_0_5039));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5040
       (.I0(s_axi_aresetn),
        .O(n_0_5040));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5041
       (.I0(s_axi_aresetn),
        .O(n_0_5041));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5043
       (.I0(s_axi_aresetn),
        .O(n_0_5043));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5044
       (.I0(s_axi_aresetn),
        .O(n_0_5044));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5045
       (.I0(s_axi_aresetn),
        .O(n_0_5045));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5046
       (.I0(s_axi_aresetn),
        .O(n_0_5046));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5047
       (.I0(s_axi_aresetn),
        .O(n_0_5047));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5048
       (.I0(s_axi_aresetn),
        .O(n_0_5048));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5049
       (.I0(s_axi_aresetn),
        .O(n_0_5049));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5050
       (.I0(s_axi_aresetn),
        .O(n_0_5050));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5051
       (.I0(s_axi_aresetn),
        .O(n_0_5051));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5052
       (.I0(s_axi_aresetn),
        .O(n_0_5052));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5053
       (.I0(s_axi_aresetn),
        .O(n_0_5053));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5054
       (.I0(s_axi_aresetn),
        .O(n_0_5054));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5055
       (.I0(s_axi_aresetn),
        .O(n_0_5055));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5057
       (.I0(s_axi_aresetn),
        .O(n_0_5057));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5058
       (.I0(s_axi_aresetn),
        .O(n_0_5058));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5059
       (.I0(s_axi_aresetn),
        .O(n_0_5059));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5060
       (.I0(s_axi_aresetn),
        .O(n_0_5060));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5061
       (.I0(s_axi_aresetn),
        .O(n_0_5061));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5063
       (.I0(s_axi_aresetn),
        .O(n_0_5063));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5064
       (.I0(s_axi_aresetn),
        .O(n_0_5064));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5065
       (.I0(s_axi_aresetn),
        .O(n_0_5065));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5066
       (.I0(s_axi_aresetn),
        .O(n_0_5066));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5067
       (.I0(s_axi_aresetn),
        .O(n_0_5067));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5068
       (.I0(s_axi_aresetn),
        .O(n_0_5068));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5069
       (.I0(s_axi_aresetn),
        .O(n_0_5069));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5070
       (.I0(s_axi_aresetn),
        .O(n_0_5070));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5071
       (.I0(s_axi_aresetn),
        .O(n_0_5071));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5072
       (.I0(s_axi_aresetn),
        .O(n_0_5072));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5073
       (.I0(s_axi_aresetn),
        .O(n_0_5073));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5074
       (.I0(s_axi_aresetn),
        .O(n_0_5074));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5075
       (.I0(s_axi_aresetn),
        .O(n_0_5075));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5077
       (.I0(s_axi_aresetn),
        .O(n_0_5077));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5078
       (.I0(s_axi_aresetn),
        .O(n_0_5078));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5079
       (.I0(s_axi_aresetn),
        .O(n_0_5079));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5080
       (.I0(s_axi_aresetn),
        .O(n_0_5080));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5081
       (.I0(s_axi_aresetn),
        .O(n_0_5081));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5083
       (.I0(s_axi_aresetn),
        .O(n_0_5083));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5084
       (.I0(s_axi_aresetn),
        .O(n_0_5084));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5085
       (.I0(s_axi_aresetn),
        .O(n_0_5085));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5086
       (.I0(s_axi_aresetn),
        .O(n_0_5086));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5087
       (.I0(s_axi_aresetn),
        .O(n_0_5087));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5088
       (.I0(s_axi_aresetn),
        .O(n_0_5088));
  project_1_dac_source_i_0_exdes_rfdac_src inst
       (.axi_awready_reg(s_axi_awready),
        .axi_bvalid_reg(s_axi_bvalid),
        .axi_rvalid_reg(s_axi_rvalid),
        .m00_tdata(m00_tdata),
        .m00_tready(m00_tready),
        .m00_tvalid(m00_tvalid),
        .m0_axis_clock(m0_axis_clock),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[17:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[17:2]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_rdata(\^s_axi_rdata ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_wdata(s_axi_wdata[15:0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "dac0_rfdac_exdes_ctrl_axi" *) 
module project_1_dac_source_i_0_dac0_rfdac_exdes_ctrl_axi
   (slv_wren_done_pulse,
    slv_wren_clk2,
    slv_rden_r,
    dac00_dg_enable_01,
    m00_dg_inc,
    \dac00_dg_type_0_reg[3]_0 ,
    m00_dg_control,
    dac00_dg_init_0,
    \slv_addr_reg[3]_rep__2 ,
    \slv_addr_reg[5] ,
    \slv_addr_reg[3]_rep__0 ,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[3]_rep__0_0 ,
    \slv_addr_reg[5]_1 ,
    \slv_addr_reg[3]_rep__0_1 ,
    \slv_addr_reg[5]_2 ,
    \slv_addr_reg[3]_rep__2_0 ,
    \slv_addr_reg[5]_3 ,
    \slv_addr_reg[2]_rep__1 ,
    \slv_addr_reg[5]_4 ,
    \slv_addr_reg[2]_rep__1_0 ,
    \slv_addr_reg[5]_5 ,
    \slv_addr_reg[2]_rep__1_1 ,
    \slv_addr_reg[5]_6 ,
    \slv_addr_reg[2]_rep__1_2 ,
    \slv_addr_reg[5]_7 ,
    \slv_addr_reg[2]_rep__1_3 ,
    \slv_addr_reg[5]_8 ,
    \slv_addr_reg[2]_rep__1_4 ,
    \slv_addr_reg[5]_9 ,
    \slv_addr_reg[2]_rep__2 ,
    \slv_addr_reg[5]_10 ,
    \slv_addr_reg[2]_rep__2_0 ,
    \slv_addr_reg[5]_11 ,
    dac0slv_rdata,
    m0_axis_clock,
    s_axi_aclk,
    p_0_in,
    dac0slv_rden,
    \dac03_dg_mult_control_0_reg[2]_0 ,
    dest_out,
    \dac03_dg_q_value_0_reg[15]_0 ,
    \dac03_dg_i_value_0_reg[15]_0 ,
    \dac03_dg_type_0_reg[3]_0 ,
    \dac03_dg_inc_0_reg[6]_0 ,
    \dac02_dg_mult_control_0_reg[2]_0 ,
    \dac02_dg_q_value_0_reg[15]_0 ,
    \dac02_dg_i_value_0_reg[15]_0 ,
    \dac02_dg_control_0_reg[7]_0 ,
    \dac02_dg_type_0_reg[3]_0 ,
    \dac02_dg_inc_0_reg[6]_0 ,
    \dac01_dg_mult_control_0_reg[2]_0 ,
    \dac01_dg_q_value_0_reg[15]_0 ,
    \dac01_dg_i_value_0_reg[15]_0 ,
    \dac01_dg_control_0_reg[7]_0 ,
    \dac01_dg_type_0_reg[3]_0 ,
    \dac01_dg_inc_0_reg[6]_0 ,
    \slv_rdata_reg[2]_0 ,
    \slv_rdata_reg[2]_1 ,
    Q,
    \dac03_dg_init_12_0_reg[0]_0 ,
    \dac03_dg_init_14_0_reg[0]_0 ,
    \dac03_dg_init_13_0_reg[0]_0 ,
    \dac03_dg_init_11_0_reg[0]_0 ,
    \dac03_dg_init_10_0_reg[0]_0 ,
    \dac03_dg_init_9_0_reg[0]_0 ,
    \dac03_dg_init_8_0_reg[0]_0 ,
    \dac03_dg_init_7_0_reg[0]_0 ,
    \dac03_dg_init_6_0_reg[0]_0 ,
    \dac03_dg_init_5_0_reg[0]_0 ,
    \dac03_dg_init_4_0_reg[0]_0 ,
    \dac03_dg_init_3_0_reg[0]_0 ,
    \dac03_dg_init_2_0_reg[0]_0 ,
    \dac03_dg_init_1_0_reg[0]_0 ,
    \dac03_dg_init_0_0_reg[0]_0 ,
    \dac02_dg_init_15_0_reg[0]_0 ,
    \dac02_dg_init_14_0_reg[0]_0 ,
    \dac02_dg_init_13_0_reg[0]_0 ,
    \dac02_dg_init_12_0_reg[0]_0 ,
    \dac02_dg_init_11_0_reg[0]_0 ,
    \dac02_dg_init_10_0_reg[0]_0 ,
    \dac02_dg_init_9_0_reg[0]_0 ,
    \dac02_dg_init_8_0_reg[0]_0 ,
    \dac02_dg_init_7_0_reg[0]_0 ,
    \dac02_dg_init_6_0_reg[0]_0 ,
    \dac02_dg_init_5_0_reg[0]_0 ,
    \dac02_dg_init_4_0_reg[0]_0 ,
    \dac02_dg_init_3_0_reg[0]_0 ,
    \dac02_dg_init_2_0_reg[0]_0 ,
    \dac02_dg_init_1_0_reg[0]_0 ,
    \dac02_dg_init_0_0_reg[0]_0 ,
    \dac02_dg_enable_0_reg[0]_0 ,
    \dac01_dg_init_14_0_reg[0]_0 ,
    \dac01_dg_init_13_0_reg[0]_0 ,
    \dac01_dg_init_12_0_reg[0]_0 ,
    \dac01_dg_init_11_0_reg[0]_0 ,
    \dac01_dg_init_10_0_reg[0]_0 ,
    \dac01_dg_init_9_0_reg[0]_0 ,
    \dac01_dg_init_8_0_reg[0]_0 ,
    \dac01_dg_init_6_0_reg[0]_0 ,
    \dac01_dg_init_5_0_reg[0]_0 ,
    \dac01_dg_init_4_0_reg[0]_0 ,
    \dac01_dg_init_3_0_reg[0]_0 ,
    \dac01_dg_init_2_0_reg[0]_0 ,
    \dac01_dg_init_1_0_reg[0]_0 ,
    \dac01_dg_init_0_0_reg[0]_0 ,
    \dac01_dg_enable_0_reg[0]_0 ,
    \slv_rdata_reg[0]_0 ,
    \slv_rdata_reg[0]_1 ,
    \slv_rdata[0]_i_3_0 ,
    \slv_rdata[14]_i_2_0 ,
    \slv_rdata[0]_i_3_1 ,
    \slv_rdata_reg[1]_i_24_0 ,
    \slv_rdata_reg[2]_i_23_0 ,
    \slv_rdata_reg[8]_i_13_0 ,
    \slv_rdata_reg[10]_i_15_0 ,
    \slv_rdata_reg[3]_0 ,
    \slv_rdata_reg[6]_0 ,
    \slv_rdata_reg[15]_i_14_0 ,
    \slv_rdata_reg[10]_i_15_1 ,
    \slv_rdata_reg[14]_0 ,
    \slv_rdata[15]_i_3_0 ,
    s_axi_wvalid,
    dac0axi_map_wready,
    E,
    s_axi_wdata,
    \dac00_dg_enable_0_reg[15]_0 ,
    \dac00_dg_inc_0_reg[0]_0 ,
    \dac00_dg_inc_0_reg[0]_1 ,
    \dac00_dg_type_0_reg[0]_0 ,
    \dac00_dg_control_0_reg[0]_0 ,
    \dac00_dg_control_0_reg[0]_1 ,
    \dac00_dg_i_value_0_reg[0]_0 ,
    \dac00_dg_q_value_0_reg[0]_0 ,
    \dac00_dg_mult_control_0_reg[0]_0 ,
    \dac00_dg_init_0_0_reg[15]_0 ,
    \dac00_dg_init_1_0_reg[15]_0 ,
    \dac00_dg_init_2_0_reg[15]_0 ,
    \dac00_dg_init_3_0_reg[15]_0 ,
    \dac00_dg_init_4_0_reg[15]_0 ,
    \dac00_dg_init_5_0_reg[15]_0 ,
    \dac00_dg_init_6_0_reg[15]_0 ,
    \dac00_dg_init_7_0_reg[15]_0 ,
    \dac00_dg_init_8_0_reg[15]_0 ,
    \dac00_dg_init_9_0_reg[15]_0 ,
    \dac00_dg_init_10_0_reg[15]_0 ,
    \dac00_dg_init_11_0_reg[15]_0 ,
    \dac00_dg_init_12_0_reg[15]_0 ,
    \dac00_dg_init_13_0_reg[15]_0 ,
    \dac00_dg_init_14_0_reg[15]_0 ,
    \dac00_dg_init_15_0_reg[15]_0 ,
    \dac01_dg_init_7_0_reg[15]_0 ,
    \dac01_dg_init_15_0_reg[15]_0 ,
    \dac03_dg_enable_0_reg[15]_0 ,
    \dac03_dg_control_0_reg[0]_0 ,
    \dac03_dg_control_0_reg[0]_1 ,
    \dac03_dg_init_15_0_reg[15]_0 ,
    \slv_rdata_reg[15]_0 ,
    s_axi_aresetn,
    \slv_rdata_reg[15]_1 ,
    \slv_rdata_reg[14]_1 ,
    \slv_rdata_reg[13]_0 ,
    \slv_rdata_reg[12]_0 ,
    \slv_rdata_reg[11]_0 ,
    \slv_rdata_reg[10]_0 ,
    \slv_rdata_reg[9]_0 ,
    \slv_rdata_reg[8]_0 ,
    \slv_rdata_reg[7]_0 ,
    \slv_rdata_reg[6]_1 ,
    \slv_rdata_reg[5]_0 ,
    \slv_rdata_reg[4]_0 ,
    \slv_rdata_reg[3]_1 );
  output slv_wren_done_pulse;
  output slv_wren_clk2;
  output slv_rden_r;
  output dac00_dg_enable_01;
  output [6:0]m00_dg_inc;
  output [3:0]\dac00_dg_type_0_reg[3]_0 ;
  output [3:0]m00_dg_control;
  output [255:0]dac00_dg_init_0;
  output \slv_addr_reg[3]_rep__2 ;
  output \slv_addr_reg[5] ;
  output \slv_addr_reg[3]_rep__0 ;
  output \slv_addr_reg[5]_0 ;
  output \slv_addr_reg[3]_rep__0_0 ;
  output \slv_addr_reg[5]_1 ;
  output \slv_addr_reg[3]_rep__0_1 ;
  output \slv_addr_reg[5]_2 ;
  output \slv_addr_reg[3]_rep__2_0 ;
  output \slv_addr_reg[5]_3 ;
  output \slv_addr_reg[2]_rep__1 ;
  output \slv_addr_reg[5]_4 ;
  output \slv_addr_reg[2]_rep__1_0 ;
  output \slv_addr_reg[5]_5 ;
  output \slv_addr_reg[2]_rep__1_1 ;
  output \slv_addr_reg[5]_6 ;
  output \slv_addr_reg[2]_rep__1_2 ;
  output \slv_addr_reg[5]_7 ;
  output \slv_addr_reg[2]_rep__1_3 ;
  output \slv_addr_reg[5]_8 ;
  output \slv_addr_reg[2]_rep__1_4 ;
  output \slv_addr_reg[5]_9 ;
  output \slv_addr_reg[2]_rep__2 ;
  output \slv_addr_reg[5]_10 ;
  output \slv_addr_reg[2]_rep__2_0 ;
  output \slv_addr_reg[5]_11 ;
  output [15:0]dac0slv_rdata;
  input m0_axis_clock;
  input s_axi_aclk;
  input p_0_in;
  input dac0slv_rden;
  input \dac03_dg_mult_control_0_reg[2]_0 ;
  input dest_out;
  input \dac03_dg_q_value_0_reg[15]_0 ;
  input \dac03_dg_i_value_0_reg[15]_0 ;
  input \dac03_dg_type_0_reg[3]_0 ;
  input \dac03_dg_inc_0_reg[6]_0 ;
  input \dac02_dg_mult_control_0_reg[2]_0 ;
  input \dac02_dg_q_value_0_reg[15]_0 ;
  input \dac02_dg_i_value_0_reg[15]_0 ;
  input \dac02_dg_control_0_reg[7]_0 ;
  input \dac02_dg_type_0_reg[3]_0 ;
  input \dac02_dg_inc_0_reg[6]_0 ;
  input \dac01_dg_mult_control_0_reg[2]_0 ;
  input \dac01_dg_q_value_0_reg[15]_0 ;
  input \dac01_dg_i_value_0_reg[15]_0 ;
  input \dac01_dg_control_0_reg[7]_0 ;
  input \dac01_dg_type_0_reg[3]_0 ;
  input \dac01_dg_inc_0_reg[6]_0 ;
  input \slv_rdata_reg[2]_0 ;
  input \slv_rdata_reg[2]_1 ;
  input [2:0]Q;
  input \dac03_dg_init_12_0_reg[0]_0 ;
  input \dac03_dg_init_14_0_reg[0]_0 ;
  input \dac03_dg_init_13_0_reg[0]_0 ;
  input \dac03_dg_init_11_0_reg[0]_0 ;
  input \dac03_dg_init_10_0_reg[0]_0 ;
  input \dac03_dg_init_9_0_reg[0]_0 ;
  input \dac03_dg_init_8_0_reg[0]_0 ;
  input \dac03_dg_init_7_0_reg[0]_0 ;
  input \dac03_dg_init_6_0_reg[0]_0 ;
  input \dac03_dg_init_5_0_reg[0]_0 ;
  input \dac03_dg_init_4_0_reg[0]_0 ;
  input \dac03_dg_init_3_0_reg[0]_0 ;
  input \dac03_dg_init_2_0_reg[0]_0 ;
  input \dac03_dg_init_1_0_reg[0]_0 ;
  input \dac03_dg_init_0_0_reg[0]_0 ;
  input \dac02_dg_init_15_0_reg[0]_0 ;
  input \dac02_dg_init_14_0_reg[0]_0 ;
  input \dac02_dg_init_13_0_reg[0]_0 ;
  input \dac02_dg_init_12_0_reg[0]_0 ;
  input \dac02_dg_init_11_0_reg[0]_0 ;
  input \dac02_dg_init_10_0_reg[0]_0 ;
  input \dac02_dg_init_9_0_reg[0]_0 ;
  input \dac02_dg_init_8_0_reg[0]_0 ;
  input \dac02_dg_init_7_0_reg[0]_0 ;
  input \dac02_dg_init_6_0_reg[0]_0 ;
  input \dac02_dg_init_5_0_reg[0]_0 ;
  input \dac02_dg_init_4_0_reg[0]_0 ;
  input \dac02_dg_init_3_0_reg[0]_0 ;
  input \dac02_dg_init_2_0_reg[0]_0 ;
  input \dac02_dg_init_1_0_reg[0]_0 ;
  input \dac02_dg_init_0_0_reg[0]_0 ;
  input \dac02_dg_enable_0_reg[0]_0 ;
  input \dac01_dg_init_14_0_reg[0]_0 ;
  input \dac01_dg_init_13_0_reg[0]_0 ;
  input \dac01_dg_init_12_0_reg[0]_0 ;
  input \dac01_dg_init_11_0_reg[0]_0 ;
  input \dac01_dg_init_10_0_reg[0]_0 ;
  input \dac01_dg_init_9_0_reg[0]_0 ;
  input \dac01_dg_init_8_0_reg[0]_0 ;
  input \dac01_dg_init_6_0_reg[0]_0 ;
  input \dac01_dg_init_5_0_reg[0]_0 ;
  input \dac01_dg_init_4_0_reg[0]_0 ;
  input \dac01_dg_init_3_0_reg[0]_0 ;
  input \dac01_dg_init_2_0_reg[0]_0 ;
  input \dac01_dg_init_1_0_reg[0]_0 ;
  input \dac01_dg_init_0_0_reg[0]_0 ;
  input \dac01_dg_enable_0_reg[0]_0 ;
  input \slv_rdata_reg[0]_0 ;
  input \slv_rdata_reg[0]_1 ;
  input \slv_rdata[0]_i_3_0 ;
  input \slv_rdata[14]_i_2_0 ;
  input \slv_rdata[0]_i_3_1 ;
  input \slv_rdata_reg[1]_i_24_0 ;
  input \slv_rdata_reg[2]_i_23_0 ;
  input \slv_rdata_reg[8]_i_13_0 ;
  input \slv_rdata_reg[10]_i_15_0 ;
  input \slv_rdata_reg[3]_0 ;
  input \slv_rdata_reg[6]_0 ;
  input \slv_rdata_reg[15]_i_14_0 ;
  input \slv_rdata_reg[10]_i_15_1 ;
  input \slv_rdata_reg[14]_0 ;
  input \slv_rdata[15]_i_3_0 ;
  input s_axi_wvalid;
  input dac0axi_map_wready;
  input [0:0]E;
  input [15:0]s_axi_wdata;
  input [0:0]\dac00_dg_enable_0_reg[15]_0 ;
  input \dac00_dg_inc_0_reg[0]_0 ;
  input \dac00_dg_inc_0_reg[0]_1 ;
  input [0:0]\dac00_dg_type_0_reg[0]_0 ;
  input \dac00_dg_control_0_reg[0]_0 ;
  input \dac00_dg_control_0_reg[0]_1 ;
  input [0:0]\dac00_dg_i_value_0_reg[0]_0 ;
  input [0:0]\dac00_dg_q_value_0_reg[0]_0 ;
  input [0:0]\dac00_dg_mult_control_0_reg[0]_0 ;
  input [0:0]\dac00_dg_init_0_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_1_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_2_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_3_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_4_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_5_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_6_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_8_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_9_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_10_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_11_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_12_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_13_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_14_0_reg[15]_0 ;
  input [0:0]\dac00_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac01_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac01_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac03_dg_enable_0_reg[15]_0 ;
  input \dac03_dg_control_0_reg[0]_0 ;
  input \dac03_dg_control_0_reg[0]_1 ;
  input [0:0]\dac03_dg_init_15_0_reg[15]_0 ;
  input \slv_rdata_reg[15]_0 ;
  input s_axi_aresetn;
  input \slv_rdata_reg[15]_1 ;
  input \slv_rdata_reg[14]_1 ;
  input \slv_rdata_reg[13]_0 ;
  input \slv_rdata_reg[12]_0 ;
  input \slv_rdata_reg[11]_0 ;
  input \slv_rdata_reg[10]_0 ;
  input \slv_rdata_reg[9]_0 ;
  input \slv_rdata_reg[8]_0 ;
  input \slv_rdata_reg[7]_0 ;
  input \slv_rdata_reg[6]_1 ;
  input \slv_rdata_reg[5]_0 ;
  input \slv_rdata_reg[4]_0 ;
  input \slv_rdata_reg[3]_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire clk2clk_handshake_pulse_gen_i_n_1;
  wire clk2clk_handshake_pulse_gen_i_n_10;
  wire clk2clk_handshake_pulse_gen_i_n_11;
  wire clk2clk_handshake_pulse_gen_i_n_12;
  wire clk2clk_handshake_pulse_gen_i_n_13;
  wire clk2clk_handshake_pulse_gen_i_n_14;
  wire clk2clk_handshake_pulse_gen_i_n_15;
  wire clk2clk_handshake_pulse_gen_i_n_16;
  wire clk2clk_handshake_pulse_gen_i_n_17;
  wire clk2clk_handshake_pulse_gen_i_n_18;
  wire clk2clk_handshake_pulse_gen_i_n_19;
  wire clk2clk_handshake_pulse_gen_i_n_20;
  wire clk2clk_handshake_pulse_gen_i_n_21;
  wire clk2clk_handshake_pulse_gen_i_n_22;
  wire clk2clk_handshake_pulse_gen_i_n_23;
  wire clk2clk_handshake_pulse_gen_i_n_24;
  wire clk2clk_handshake_pulse_gen_i_n_25;
  wire clk2clk_handshake_pulse_gen_i_n_26;
  wire clk2clk_handshake_pulse_gen_i_n_27;
  wire clk2clk_handshake_pulse_gen_i_n_28;
  wire clk2clk_handshake_pulse_gen_i_n_29;
  wire clk2clk_handshake_pulse_gen_i_n_3;
  wire clk2clk_handshake_pulse_gen_i_n_30;
  wire clk2clk_handshake_pulse_gen_i_n_31;
  wire clk2clk_handshake_pulse_gen_i_n_32;
  wire clk2clk_handshake_pulse_gen_i_n_33;
  wire clk2clk_handshake_pulse_gen_i_n_34;
  wire clk2clk_handshake_pulse_gen_i_n_35;
  wire clk2clk_handshake_pulse_gen_i_n_36;
  wire clk2clk_handshake_pulse_gen_i_n_37;
  wire clk2clk_handshake_pulse_gen_i_n_38;
  wire clk2clk_handshake_pulse_gen_i_n_39;
  wire clk2clk_handshake_pulse_gen_i_n_4;
  wire clk2clk_handshake_pulse_gen_i_n_40;
  wire clk2clk_handshake_pulse_gen_i_n_41;
  wire clk2clk_handshake_pulse_gen_i_n_42;
  wire clk2clk_handshake_pulse_gen_i_n_43;
  wire clk2clk_handshake_pulse_gen_i_n_44;
  wire clk2clk_handshake_pulse_gen_i_n_45;
  wire clk2clk_handshake_pulse_gen_i_n_46;
  wire clk2clk_handshake_pulse_gen_i_n_47;
  wire clk2clk_handshake_pulse_gen_i_n_48;
  wire clk2clk_handshake_pulse_gen_i_n_49;
  wire clk2clk_handshake_pulse_gen_i_n_5;
  wire clk2clk_handshake_pulse_gen_i_n_50;
  wire clk2clk_handshake_pulse_gen_i_n_51;
  wire clk2clk_handshake_pulse_gen_i_n_52;
  wire clk2clk_handshake_pulse_gen_i_n_53;
  wire clk2clk_handshake_pulse_gen_i_n_54;
  wire clk2clk_handshake_pulse_gen_i_n_55;
  wire clk2clk_handshake_pulse_gen_i_n_56;
  wire clk2clk_handshake_pulse_gen_i_n_57;
  wire clk2clk_handshake_pulse_gen_i_n_58;
  wire clk2clk_handshake_pulse_gen_i_n_59;
  wire clk2clk_handshake_pulse_gen_i_n_6;
  wire clk2clk_handshake_pulse_gen_i_n_60;
  wire clk2clk_handshake_pulse_gen_i_n_61;
  wire clk2clk_handshake_pulse_gen_i_n_62;
  wire clk2clk_handshake_pulse_gen_i_n_63;
  wire clk2clk_handshake_pulse_gen_i_n_64;
  wire clk2clk_handshake_pulse_gen_i_n_65;
  wire clk2clk_handshake_pulse_gen_i_n_66;
  wire clk2clk_handshake_pulse_gen_i_n_67;
  wire clk2clk_handshake_pulse_gen_i_n_68;
  wire clk2clk_handshake_pulse_gen_i_n_7;
  wire clk2clk_handshake_pulse_gen_i_n_70;
  wire clk2clk_handshake_pulse_gen_i_n_8;
  wire clk2clk_handshake_pulse_gen_i_n_9;
  wire \dac00_dg_control_0[7]_i_1_n_0 ;
  wire \dac00_dg_control_0_reg[0]_0 ;
  wire \dac00_dg_control_0_reg[0]_1 ;
  wire \dac00_dg_control_0_reg_n_0_[4] ;
  wire \dac00_dg_control_0_reg_n_0_[5] ;
  wire \dac00_dg_control_0_reg_n_0_[6] ;
  wire \dac00_dg_control_0_reg_n_0_[7] ;
  wire dac00_dg_enable_01;
  wire [0:0]\dac00_dg_enable_0_reg[15]_0 ;
  wire \dac00_dg_enable_0_reg_n_0_[0] ;
  wire \dac00_dg_enable_0_reg_n_0_[10] ;
  wire \dac00_dg_enable_0_reg_n_0_[11] ;
  wire \dac00_dg_enable_0_reg_n_0_[12] ;
  wire \dac00_dg_enable_0_reg_n_0_[13] ;
  wire \dac00_dg_enable_0_reg_n_0_[14] ;
  wire \dac00_dg_enable_0_reg_n_0_[15] ;
  wire \dac00_dg_enable_0_reg_n_0_[1] ;
  wire \dac00_dg_enable_0_reg_n_0_[2] ;
  wire \dac00_dg_enable_0_reg_n_0_[3] ;
  wire \dac00_dg_enable_0_reg_n_0_[4] ;
  wire \dac00_dg_enable_0_reg_n_0_[5] ;
  wire \dac00_dg_enable_0_reg_n_0_[6] ;
  wire \dac00_dg_enable_0_reg_n_0_[7] ;
  wire \dac00_dg_enable_0_reg_n_0_[8] ;
  wire \dac00_dg_enable_0_reg_n_0_[9] ;
  wire \dac00_dg_i_value_0[10]_i_1_n_0 ;
  wire \dac00_dg_i_value_0[11]_i_1_n_0 ;
  wire \dac00_dg_i_value_0[12]_i_1_n_0 ;
  wire \dac00_dg_i_value_0[13]_i_1_n_0 ;
  wire \dac00_dg_i_value_0[14]_i_1_n_0 ;
  wire \dac00_dg_i_value_0[15]_i_2_n_0 ;
  wire \dac00_dg_i_value_0[7]_i_1_n_0 ;
  wire \dac00_dg_i_value_0[8]_i_1_n_0 ;
  wire \dac00_dg_i_value_0[9]_i_1_n_0 ;
  wire [0:0]\dac00_dg_i_value_0_reg[0]_0 ;
  wire \dac00_dg_i_value_0_reg_n_0_[0] ;
  wire \dac00_dg_i_value_0_reg_n_0_[10] ;
  wire \dac00_dg_i_value_0_reg_n_0_[11] ;
  wire \dac00_dg_i_value_0_reg_n_0_[12] ;
  wire \dac00_dg_i_value_0_reg_n_0_[13] ;
  wire \dac00_dg_i_value_0_reg_n_0_[14] ;
  wire \dac00_dg_i_value_0_reg_n_0_[15] ;
  wire \dac00_dg_i_value_0_reg_n_0_[1] ;
  wire \dac00_dg_i_value_0_reg_n_0_[2] ;
  wire \dac00_dg_i_value_0_reg_n_0_[3] ;
  wire \dac00_dg_i_value_0_reg_n_0_[4] ;
  wire \dac00_dg_i_value_0_reg_n_0_[5] ;
  wire \dac00_dg_i_value_0_reg_n_0_[6] ;
  wire \dac00_dg_i_value_0_reg_n_0_[7] ;
  wire \dac00_dg_i_value_0_reg_n_0_[8] ;
  wire \dac00_dg_i_value_0_reg_n_0_[9] ;
  wire \dac00_dg_inc_0[4]_i_1_n_0 ;
  wire \dac00_dg_inc_0_reg[0]_0 ;
  wire \dac00_dg_inc_0_reg[0]_1 ;
  wire [255:0]dac00_dg_init_0;
  wire [0:0]\dac00_dg_init_0_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_10_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_11_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_12_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_13_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_14_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_15_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_1_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_2_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_3_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_4_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_5_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_6_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_7_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_8_0_reg[15]_0 ;
  wire [0:0]\dac00_dg_init_9_0_reg[15]_0 ;
  wire \dac00_dg_mult_control_0[2]_i_2_n_0 ;
  wire [0:0]\dac00_dg_mult_control_0_reg[0]_0 ;
  wire \dac00_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac00_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac00_dg_mult_control_0_reg_n_0_[2] ;
  wire [0:0]\dac00_dg_q_value_0_reg[0]_0 ;
  wire \dac00_dg_q_value_0_reg_n_0_[0] ;
  wire \dac00_dg_q_value_0_reg_n_0_[10] ;
  wire \dac00_dg_q_value_0_reg_n_0_[11] ;
  wire \dac00_dg_q_value_0_reg_n_0_[12] ;
  wire \dac00_dg_q_value_0_reg_n_0_[13] ;
  wire \dac00_dg_q_value_0_reg_n_0_[14] ;
  wire \dac00_dg_q_value_0_reg_n_0_[15] ;
  wire \dac00_dg_q_value_0_reg_n_0_[1] ;
  wire \dac00_dg_q_value_0_reg_n_0_[2] ;
  wire \dac00_dg_q_value_0_reg_n_0_[3] ;
  wire \dac00_dg_q_value_0_reg_n_0_[4] ;
  wire \dac00_dg_q_value_0_reg_n_0_[5] ;
  wire \dac00_dg_q_value_0_reg_n_0_[6] ;
  wire \dac00_dg_q_value_0_reg_n_0_[7] ;
  wire \dac00_dg_q_value_0_reg_n_0_[8] ;
  wire \dac00_dg_q_value_0_reg_n_0_[9] ;
  wire \dac00_dg_type_0[0]_i_1_n_0 ;
  wire \dac00_dg_type_0[1]_i_1_n_0 ;
  wire \dac00_dg_type_0[2]_i_1_n_0 ;
  wire \dac00_dg_type_0[3]_i_2_n_0 ;
  wire [0:0]\dac00_dg_type_0_reg[0]_0 ;
  wire [3:0]\dac00_dg_type_0_reg[3]_0 ;
  wire \dac01_dg_control_0_reg[7]_0 ;
  wire \dac01_dg_control_0_reg_n_0_[0] ;
  wire \dac01_dg_control_0_reg_n_0_[1] ;
  wire \dac01_dg_control_0_reg_n_0_[2] ;
  wire \dac01_dg_control_0_reg_n_0_[3] ;
  wire \dac01_dg_control_0_reg_n_0_[4] ;
  wire \dac01_dg_control_0_reg_n_0_[5] ;
  wire \dac01_dg_control_0_reg_n_0_[6] ;
  wire \dac01_dg_control_0_reg_n_0_[7] ;
  wire \dac01_dg_enable_0_reg[0]_0 ;
  wire \dac01_dg_enable_0_reg_n_0_[0] ;
  wire \dac01_dg_enable_0_reg_n_0_[10] ;
  wire \dac01_dg_enable_0_reg_n_0_[11] ;
  wire \dac01_dg_enable_0_reg_n_0_[12] ;
  wire \dac01_dg_enable_0_reg_n_0_[13] ;
  wire \dac01_dg_enable_0_reg_n_0_[14] ;
  wire \dac01_dg_enable_0_reg_n_0_[15] ;
  wire \dac01_dg_enable_0_reg_n_0_[1] ;
  wire \dac01_dg_enable_0_reg_n_0_[2] ;
  wire \dac01_dg_enable_0_reg_n_0_[3] ;
  wire \dac01_dg_enable_0_reg_n_0_[4] ;
  wire \dac01_dg_enable_0_reg_n_0_[5] ;
  wire \dac01_dg_enable_0_reg_n_0_[6] ;
  wire \dac01_dg_enable_0_reg_n_0_[7] ;
  wire \dac01_dg_enable_0_reg_n_0_[8] ;
  wire \dac01_dg_enable_0_reg_n_0_[9] ;
  wire \dac01_dg_i_value_0_reg[15]_0 ;
  wire \dac01_dg_i_value_0_reg_n_0_[0] ;
  wire \dac01_dg_i_value_0_reg_n_0_[10] ;
  wire \dac01_dg_i_value_0_reg_n_0_[11] ;
  wire \dac01_dg_i_value_0_reg_n_0_[12] ;
  wire \dac01_dg_i_value_0_reg_n_0_[13] ;
  wire \dac01_dg_i_value_0_reg_n_0_[14] ;
  wire \dac01_dg_i_value_0_reg_n_0_[15] ;
  wire \dac01_dg_i_value_0_reg_n_0_[1] ;
  wire \dac01_dg_i_value_0_reg_n_0_[2] ;
  wire \dac01_dg_i_value_0_reg_n_0_[3] ;
  wire \dac01_dg_i_value_0_reg_n_0_[4] ;
  wire \dac01_dg_i_value_0_reg_n_0_[5] ;
  wire \dac01_dg_i_value_0_reg_n_0_[6] ;
  wire \dac01_dg_i_value_0_reg_n_0_[7] ;
  wire \dac01_dg_i_value_0_reg_n_0_[8] ;
  wire \dac01_dg_i_value_0_reg_n_0_[9] ;
  wire \dac01_dg_inc_0_reg[6]_0 ;
  wire \dac01_dg_inc_0_reg_n_0_[0] ;
  wire \dac01_dg_inc_0_reg_n_0_[1] ;
  wire \dac01_dg_inc_0_reg_n_0_[2] ;
  wire \dac01_dg_inc_0_reg_n_0_[3] ;
  wire \dac01_dg_inc_0_reg_n_0_[4] ;
  wire \dac01_dg_inc_0_reg_n_0_[5] ;
  wire \dac01_dg_inc_0_reg_n_0_[6] ;
  wire \dac01_dg_init_0_0_reg[0]_0 ;
  wire \dac01_dg_init_0_0_reg_n_0_[0] ;
  wire \dac01_dg_init_0_0_reg_n_0_[10] ;
  wire \dac01_dg_init_0_0_reg_n_0_[11] ;
  wire \dac01_dg_init_0_0_reg_n_0_[12] ;
  wire \dac01_dg_init_0_0_reg_n_0_[13] ;
  wire \dac01_dg_init_0_0_reg_n_0_[14] ;
  wire \dac01_dg_init_0_0_reg_n_0_[15] ;
  wire \dac01_dg_init_0_0_reg_n_0_[1] ;
  wire \dac01_dg_init_0_0_reg_n_0_[2] ;
  wire \dac01_dg_init_0_0_reg_n_0_[3] ;
  wire \dac01_dg_init_0_0_reg_n_0_[4] ;
  wire \dac01_dg_init_0_0_reg_n_0_[5] ;
  wire \dac01_dg_init_0_0_reg_n_0_[6] ;
  wire \dac01_dg_init_0_0_reg_n_0_[7] ;
  wire \dac01_dg_init_0_0_reg_n_0_[8] ;
  wire \dac01_dg_init_0_0_reg_n_0_[9] ;
  wire \dac01_dg_init_10_0_reg[0]_0 ;
  wire \dac01_dg_init_10_0_reg_n_0_[0] ;
  wire \dac01_dg_init_10_0_reg_n_0_[10] ;
  wire \dac01_dg_init_10_0_reg_n_0_[11] ;
  wire \dac01_dg_init_10_0_reg_n_0_[12] ;
  wire \dac01_dg_init_10_0_reg_n_0_[13] ;
  wire \dac01_dg_init_10_0_reg_n_0_[14] ;
  wire \dac01_dg_init_10_0_reg_n_0_[15] ;
  wire \dac01_dg_init_10_0_reg_n_0_[1] ;
  wire \dac01_dg_init_10_0_reg_n_0_[2] ;
  wire \dac01_dg_init_10_0_reg_n_0_[3] ;
  wire \dac01_dg_init_10_0_reg_n_0_[4] ;
  wire \dac01_dg_init_10_0_reg_n_0_[5] ;
  wire \dac01_dg_init_10_0_reg_n_0_[6] ;
  wire \dac01_dg_init_10_0_reg_n_0_[7] ;
  wire \dac01_dg_init_10_0_reg_n_0_[8] ;
  wire \dac01_dg_init_10_0_reg_n_0_[9] ;
  wire \dac01_dg_init_11_0_reg[0]_0 ;
  wire \dac01_dg_init_11_0_reg_n_0_[0] ;
  wire \dac01_dg_init_11_0_reg_n_0_[10] ;
  wire \dac01_dg_init_11_0_reg_n_0_[11] ;
  wire \dac01_dg_init_11_0_reg_n_0_[12] ;
  wire \dac01_dg_init_11_0_reg_n_0_[13] ;
  wire \dac01_dg_init_11_0_reg_n_0_[14] ;
  wire \dac01_dg_init_11_0_reg_n_0_[15] ;
  wire \dac01_dg_init_11_0_reg_n_0_[1] ;
  wire \dac01_dg_init_11_0_reg_n_0_[2] ;
  wire \dac01_dg_init_11_0_reg_n_0_[3] ;
  wire \dac01_dg_init_11_0_reg_n_0_[4] ;
  wire \dac01_dg_init_11_0_reg_n_0_[5] ;
  wire \dac01_dg_init_11_0_reg_n_0_[6] ;
  wire \dac01_dg_init_11_0_reg_n_0_[7] ;
  wire \dac01_dg_init_11_0_reg_n_0_[8] ;
  wire \dac01_dg_init_11_0_reg_n_0_[9] ;
  wire \dac01_dg_init_12_0_reg[0]_0 ;
  wire \dac01_dg_init_12_0_reg_n_0_[0] ;
  wire \dac01_dg_init_12_0_reg_n_0_[10] ;
  wire \dac01_dg_init_12_0_reg_n_0_[11] ;
  wire \dac01_dg_init_12_0_reg_n_0_[12] ;
  wire \dac01_dg_init_12_0_reg_n_0_[13] ;
  wire \dac01_dg_init_12_0_reg_n_0_[14] ;
  wire \dac01_dg_init_12_0_reg_n_0_[15] ;
  wire \dac01_dg_init_12_0_reg_n_0_[1] ;
  wire \dac01_dg_init_12_0_reg_n_0_[2] ;
  wire \dac01_dg_init_12_0_reg_n_0_[3] ;
  wire \dac01_dg_init_12_0_reg_n_0_[4] ;
  wire \dac01_dg_init_12_0_reg_n_0_[5] ;
  wire \dac01_dg_init_12_0_reg_n_0_[6] ;
  wire \dac01_dg_init_12_0_reg_n_0_[7] ;
  wire \dac01_dg_init_12_0_reg_n_0_[8] ;
  wire \dac01_dg_init_12_0_reg_n_0_[9] ;
  wire \dac01_dg_init_13_0_reg[0]_0 ;
  wire \dac01_dg_init_13_0_reg_n_0_[0] ;
  wire \dac01_dg_init_13_0_reg_n_0_[10] ;
  wire \dac01_dg_init_13_0_reg_n_0_[11] ;
  wire \dac01_dg_init_13_0_reg_n_0_[12] ;
  wire \dac01_dg_init_13_0_reg_n_0_[13] ;
  wire \dac01_dg_init_13_0_reg_n_0_[14] ;
  wire \dac01_dg_init_13_0_reg_n_0_[15] ;
  wire \dac01_dg_init_13_0_reg_n_0_[1] ;
  wire \dac01_dg_init_13_0_reg_n_0_[2] ;
  wire \dac01_dg_init_13_0_reg_n_0_[3] ;
  wire \dac01_dg_init_13_0_reg_n_0_[4] ;
  wire \dac01_dg_init_13_0_reg_n_0_[5] ;
  wire \dac01_dg_init_13_0_reg_n_0_[6] ;
  wire \dac01_dg_init_13_0_reg_n_0_[7] ;
  wire \dac01_dg_init_13_0_reg_n_0_[8] ;
  wire \dac01_dg_init_13_0_reg_n_0_[9] ;
  wire \dac01_dg_init_14_0_reg[0]_0 ;
  wire \dac01_dg_init_14_0_reg_n_0_[0] ;
  wire \dac01_dg_init_14_0_reg_n_0_[10] ;
  wire \dac01_dg_init_14_0_reg_n_0_[11] ;
  wire \dac01_dg_init_14_0_reg_n_0_[12] ;
  wire \dac01_dg_init_14_0_reg_n_0_[13] ;
  wire \dac01_dg_init_14_0_reg_n_0_[14] ;
  wire \dac01_dg_init_14_0_reg_n_0_[15] ;
  wire \dac01_dg_init_14_0_reg_n_0_[1] ;
  wire \dac01_dg_init_14_0_reg_n_0_[2] ;
  wire \dac01_dg_init_14_0_reg_n_0_[3] ;
  wire \dac01_dg_init_14_0_reg_n_0_[4] ;
  wire \dac01_dg_init_14_0_reg_n_0_[5] ;
  wire \dac01_dg_init_14_0_reg_n_0_[6] ;
  wire \dac01_dg_init_14_0_reg_n_0_[7] ;
  wire \dac01_dg_init_14_0_reg_n_0_[8] ;
  wire \dac01_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac01_dg_init_15_0_reg[15]_0 ;
  wire \dac01_dg_init_15_0_reg_n_0_[0] ;
  wire \dac01_dg_init_15_0_reg_n_0_[10] ;
  wire \dac01_dg_init_15_0_reg_n_0_[11] ;
  wire \dac01_dg_init_15_0_reg_n_0_[12] ;
  wire \dac01_dg_init_15_0_reg_n_0_[13] ;
  wire \dac01_dg_init_15_0_reg_n_0_[14] ;
  wire \dac01_dg_init_15_0_reg_n_0_[15] ;
  wire \dac01_dg_init_15_0_reg_n_0_[1] ;
  wire \dac01_dg_init_15_0_reg_n_0_[2] ;
  wire \dac01_dg_init_15_0_reg_n_0_[3] ;
  wire \dac01_dg_init_15_0_reg_n_0_[4] ;
  wire \dac01_dg_init_15_0_reg_n_0_[5] ;
  wire \dac01_dg_init_15_0_reg_n_0_[6] ;
  wire \dac01_dg_init_15_0_reg_n_0_[7] ;
  wire \dac01_dg_init_15_0_reg_n_0_[8] ;
  wire \dac01_dg_init_15_0_reg_n_0_[9] ;
  wire \dac01_dg_init_1_0_reg[0]_0 ;
  wire \dac01_dg_init_1_0_reg_n_0_[0] ;
  wire \dac01_dg_init_1_0_reg_n_0_[10] ;
  wire \dac01_dg_init_1_0_reg_n_0_[11] ;
  wire \dac01_dg_init_1_0_reg_n_0_[12] ;
  wire \dac01_dg_init_1_0_reg_n_0_[13] ;
  wire \dac01_dg_init_1_0_reg_n_0_[14] ;
  wire \dac01_dg_init_1_0_reg_n_0_[15] ;
  wire \dac01_dg_init_1_0_reg_n_0_[1] ;
  wire \dac01_dg_init_1_0_reg_n_0_[2] ;
  wire \dac01_dg_init_1_0_reg_n_0_[3] ;
  wire \dac01_dg_init_1_0_reg_n_0_[4] ;
  wire \dac01_dg_init_1_0_reg_n_0_[5] ;
  wire \dac01_dg_init_1_0_reg_n_0_[6] ;
  wire \dac01_dg_init_1_0_reg_n_0_[7] ;
  wire \dac01_dg_init_1_0_reg_n_0_[8] ;
  wire \dac01_dg_init_1_0_reg_n_0_[9] ;
  wire \dac01_dg_init_2_0_reg[0]_0 ;
  wire \dac01_dg_init_2_0_reg_n_0_[0] ;
  wire \dac01_dg_init_2_0_reg_n_0_[10] ;
  wire \dac01_dg_init_2_0_reg_n_0_[11] ;
  wire \dac01_dg_init_2_0_reg_n_0_[12] ;
  wire \dac01_dg_init_2_0_reg_n_0_[13] ;
  wire \dac01_dg_init_2_0_reg_n_0_[14] ;
  wire \dac01_dg_init_2_0_reg_n_0_[15] ;
  wire \dac01_dg_init_2_0_reg_n_0_[1] ;
  wire \dac01_dg_init_2_0_reg_n_0_[2] ;
  wire \dac01_dg_init_2_0_reg_n_0_[3] ;
  wire \dac01_dg_init_2_0_reg_n_0_[4] ;
  wire \dac01_dg_init_2_0_reg_n_0_[5] ;
  wire \dac01_dg_init_2_0_reg_n_0_[6] ;
  wire \dac01_dg_init_2_0_reg_n_0_[7] ;
  wire \dac01_dg_init_2_0_reg_n_0_[8] ;
  wire \dac01_dg_init_2_0_reg_n_0_[9] ;
  wire \dac01_dg_init_3_0_reg[0]_0 ;
  wire \dac01_dg_init_3_0_reg_n_0_[0] ;
  wire \dac01_dg_init_3_0_reg_n_0_[10] ;
  wire \dac01_dg_init_3_0_reg_n_0_[11] ;
  wire \dac01_dg_init_3_0_reg_n_0_[12] ;
  wire \dac01_dg_init_3_0_reg_n_0_[13] ;
  wire \dac01_dg_init_3_0_reg_n_0_[14] ;
  wire \dac01_dg_init_3_0_reg_n_0_[15] ;
  wire \dac01_dg_init_3_0_reg_n_0_[1] ;
  wire \dac01_dg_init_3_0_reg_n_0_[2] ;
  wire \dac01_dg_init_3_0_reg_n_0_[3] ;
  wire \dac01_dg_init_3_0_reg_n_0_[4] ;
  wire \dac01_dg_init_3_0_reg_n_0_[5] ;
  wire \dac01_dg_init_3_0_reg_n_0_[6] ;
  wire \dac01_dg_init_3_0_reg_n_0_[7] ;
  wire \dac01_dg_init_3_0_reg_n_0_[8] ;
  wire \dac01_dg_init_3_0_reg_n_0_[9] ;
  wire \dac01_dg_init_4_0_reg[0]_0 ;
  wire \dac01_dg_init_4_0_reg_n_0_[0] ;
  wire \dac01_dg_init_4_0_reg_n_0_[10] ;
  wire \dac01_dg_init_4_0_reg_n_0_[11] ;
  wire \dac01_dg_init_4_0_reg_n_0_[12] ;
  wire \dac01_dg_init_4_0_reg_n_0_[13] ;
  wire \dac01_dg_init_4_0_reg_n_0_[14] ;
  wire \dac01_dg_init_4_0_reg_n_0_[15] ;
  wire \dac01_dg_init_4_0_reg_n_0_[1] ;
  wire \dac01_dg_init_4_0_reg_n_0_[2] ;
  wire \dac01_dg_init_4_0_reg_n_0_[3] ;
  wire \dac01_dg_init_4_0_reg_n_0_[4] ;
  wire \dac01_dg_init_4_0_reg_n_0_[5] ;
  wire \dac01_dg_init_4_0_reg_n_0_[6] ;
  wire \dac01_dg_init_4_0_reg_n_0_[7] ;
  wire \dac01_dg_init_4_0_reg_n_0_[8] ;
  wire \dac01_dg_init_4_0_reg_n_0_[9] ;
  wire \dac01_dg_init_5_0_reg[0]_0 ;
  wire \dac01_dg_init_5_0_reg_n_0_[0] ;
  wire \dac01_dg_init_5_0_reg_n_0_[10] ;
  wire \dac01_dg_init_5_0_reg_n_0_[11] ;
  wire \dac01_dg_init_5_0_reg_n_0_[12] ;
  wire \dac01_dg_init_5_0_reg_n_0_[13] ;
  wire \dac01_dg_init_5_0_reg_n_0_[14] ;
  wire \dac01_dg_init_5_0_reg_n_0_[15] ;
  wire \dac01_dg_init_5_0_reg_n_0_[1] ;
  wire \dac01_dg_init_5_0_reg_n_0_[2] ;
  wire \dac01_dg_init_5_0_reg_n_0_[3] ;
  wire \dac01_dg_init_5_0_reg_n_0_[4] ;
  wire \dac01_dg_init_5_0_reg_n_0_[5] ;
  wire \dac01_dg_init_5_0_reg_n_0_[6] ;
  wire \dac01_dg_init_5_0_reg_n_0_[7] ;
  wire \dac01_dg_init_5_0_reg_n_0_[8] ;
  wire \dac01_dg_init_5_0_reg_n_0_[9] ;
  wire \dac01_dg_init_6_0_reg[0]_0 ;
  wire \dac01_dg_init_6_0_reg_n_0_[0] ;
  wire \dac01_dg_init_6_0_reg_n_0_[10] ;
  wire \dac01_dg_init_6_0_reg_n_0_[11] ;
  wire \dac01_dg_init_6_0_reg_n_0_[12] ;
  wire \dac01_dg_init_6_0_reg_n_0_[13] ;
  wire \dac01_dg_init_6_0_reg_n_0_[14] ;
  wire \dac01_dg_init_6_0_reg_n_0_[15] ;
  wire \dac01_dg_init_6_0_reg_n_0_[1] ;
  wire \dac01_dg_init_6_0_reg_n_0_[2] ;
  wire \dac01_dg_init_6_0_reg_n_0_[3] ;
  wire \dac01_dg_init_6_0_reg_n_0_[4] ;
  wire \dac01_dg_init_6_0_reg_n_0_[5] ;
  wire \dac01_dg_init_6_0_reg_n_0_[6] ;
  wire \dac01_dg_init_6_0_reg_n_0_[7] ;
  wire \dac01_dg_init_6_0_reg_n_0_[8] ;
  wire \dac01_dg_init_6_0_reg_n_0_[9] ;
  wire [0:0]\dac01_dg_init_7_0_reg[15]_0 ;
  wire \dac01_dg_init_7_0_reg_n_0_[0] ;
  wire \dac01_dg_init_7_0_reg_n_0_[10] ;
  wire \dac01_dg_init_7_0_reg_n_0_[11] ;
  wire \dac01_dg_init_7_0_reg_n_0_[12] ;
  wire \dac01_dg_init_7_0_reg_n_0_[13] ;
  wire \dac01_dg_init_7_0_reg_n_0_[14] ;
  wire \dac01_dg_init_7_0_reg_n_0_[15] ;
  wire \dac01_dg_init_7_0_reg_n_0_[1] ;
  wire \dac01_dg_init_7_0_reg_n_0_[2] ;
  wire \dac01_dg_init_7_0_reg_n_0_[3] ;
  wire \dac01_dg_init_7_0_reg_n_0_[4] ;
  wire \dac01_dg_init_7_0_reg_n_0_[5] ;
  wire \dac01_dg_init_7_0_reg_n_0_[6] ;
  wire \dac01_dg_init_7_0_reg_n_0_[7] ;
  wire \dac01_dg_init_7_0_reg_n_0_[8] ;
  wire \dac01_dg_init_7_0_reg_n_0_[9] ;
  wire \dac01_dg_init_8_0_reg[0]_0 ;
  wire \dac01_dg_init_8_0_reg_n_0_[0] ;
  wire \dac01_dg_init_8_0_reg_n_0_[10] ;
  wire \dac01_dg_init_8_0_reg_n_0_[11] ;
  wire \dac01_dg_init_8_0_reg_n_0_[12] ;
  wire \dac01_dg_init_8_0_reg_n_0_[13] ;
  wire \dac01_dg_init_8_0_reg_n_0_[14] ;
  wire \dac01_dg_init_8_0_reg_n_0_[15] ;
  wire \dac01_dg_init_8_0_reg_n_0_[1] ;
  wire \dac01_dg_init_8_0_reg_n_0_[2] ;
  wire \dac01_dg_init_8_0_reg_n_0_[3] ;
  wire \dac01_dg_init_8_0_reg_n_0_[4] ;
  wire \dac01_dg_init_8_0_reg_n_0_[5] ;
  wire \dac01_dg_init_8_0_reg_n_0_[6] ;
  wire \dac01_dg_init_8_0_reg_n_0_[7] ;
  wire \dac01_dg_init_8_0_reg_n_0_[8] ;
  wire \dac01_dg_init_8_0_reg_n_0_[9] ;
  wire \dac01_dg_init_9_0_reg[0]_0 ;
  wire \dac01_dg_init_9_0_reg_n_0_[0] ;
  wire \dac01_dg_init_9_0_reg_n_0_[10] ;
  wire \dac01_dg_init_9_0_reg_n_0_[11] ;
  wire \dac01_dg_init_9_0_reg_n_0_[12] ;
  wire \dac01_dg_init_9_0_reg_n_0_[13] ;
  wire \dac01_dg_init_9_0_reg_n_0_[14] ;
  wire \dac01_dg_init_9_0_reg_n_0_[15] ;
  wire \dac01_dg_init_9_0_reg_n_0_[1] ;
  wire \dac01_dg_init_9_0_reg_n_0_[2] ;
  wire \dac01_dg_init_9_0_reg_n_0_[3] ;
  wire \dac01_dg_init_9_0_reg_n_0_[4] ;
  wire \dac01_dg_init_9_0_reg_n_0_[5] ;
  wire \dac01_dg_init_9_0_reg_n_0_[6] ;
  wire \dac01_dg_init_9_0_reg_n_0_[7] ;
  wire \dac01_dg_init_9_0_reg_n_0_[8] ;
  wire \dac01_dg_init_9_0_reg_n_0_[9] ;
  wire \dac01_dg_mult_control_0_reg[2]_0 ;
  wire \dac01_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac01_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac01_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac01_dg_q_value_0_reg[15]_0 ;
  wire \dac01_dg_q_value_0_reg_n_0_[0] ;
  wire \dac01_dg_q_value_0_reg_n_0_[10] ;
  wire \dac01_dg_q_value_0_reg_n_0_[11] ;
  wire \dac01_dg_q_value_0_reg_n_0_[12] ;
  wire \dac01_dg_q_value_0_reg_n_0_[13] ;
  wire \dac01_dg_q_value_0_reg_n_0_[14] ;
  wire \dac01_dg_q_value_0_reg_n_0_[15] ;
  wire \dac01_dg_q_value_0_reg_n_0_[1] ;
  wire \dac01_dg_q_value_0_reg_n_0_[2] ;
  wire \dac01_dg_q_value_0_reg_n_0_[3] ;
  wire \dac01_dg_q_value_0_reg_n_0_[4] ;
  wire \dac01_dg_q_value_0_reg_n_0_[5] ;
  wire \dac01_dg_q_value_0_reg_n_0_[6] ;
  wire \dac01_dg_q_value_0_reg_n_0_[7] ;
  wire \dac01_dg_q_value_0_reg_n_0_[8] ;
  wire \dac01_dg_q_value_0_reg_n_0_[9] ;
  wire \dac01_dg_type_0_reg[3]_0 ;
  wire \dac01_dg_type_0_reg_n_0_[0] ;
  wire \dac01_dg_type_0_reg_n_0_[1] ;
  wire \dac01_dg_type_0_reg_n_0_[2] ;
  wire \dac01_dg_type_0_reg_n_0_[3] ;
  wire \dac02_dg_control_0_reg[7]_0 ;
  wire \dac02_dg_control_0_reg_n_0_[0] ;
  wire \dac02_dg_control_0_reg_n_0_[1] ;
  wire \dac02_dg_control_0_reg_n_0_[2] ;
  wire \dac02_dg_control_0_reg_n_0_[3] ;
  wire \dac02_dg_control_0_reg_n_0_[4] ;
  wire \dac02_dg_control_0_reg_n_0_[5] ;
  wire \dac02_dg_control_0_reg_n_0_[6] ;
  wire \dac02_dg_control_0_reg_n_0_[7] ;
  wire \dac02_dg_enable_0_reg[0]_0 ;
  wire \dac02_dg_enable_0_reg_n_0_[0] ;
  wire \dac02_dg_enable_0_reg_n_0_[10] ;
  wire \dac02_dg_enable_0_reg_n_0_[11] ;
  wire \dac02_dg_enable_0_reg_n_0_[12] ;
  wire \dac02_dg_enable_0_reg_n_0_[13] ;
  wire \dac02_dg_enable_0_reg_n_0_[14] ;
  wire \dac02_dg_enable_0_reg_n_0_[15] ;
  wire \dac02_dg_enable_0_reg_n_0_[1] ;
  wire \dac02_dg_enable_0_reg_n_0_[2] ;
  wire \dac02_dg_enable_0_reg_n_0_[3] ;
  wire \dac02_dg_enable_0_reg_n_0_[4] ;
  wire \dac02_dg_enable_0_reg_n_0_[5] ;
  wire \dac02_dg_enable_0_reg_n_0_[6] ;
  wire \dac02_dg_enable_0_reg_n_0_[7] ;
  wire \dac02_dg_enable_0_reg_n_0_[8] ;
  wire \dac02_dg_enable_0_reg_n_0_[9] ;
  wire \dac02_dg_i_value_0_reg[15]_0 ;
  wire \dac02_dg_i_value_0_reg_n_0_[0] ;
  wire \dac02_dg_i_value_0_reg_n_0_[10] ;
  wire \dac02_dg_i_value_0_reg_n_0_[11] ;
  wire \dac02_dg_i_value_0_reg_n_0_[12] ;
  wire \dac02_dg_i_value_0_reg_n_0_[13] ;
  wire \dac02_dg_i_value_0_reg_n_0_[14] ;
  wire \dac02_dg_i_value_0_reg_n_0_[15] ;
  wire \dac02_dg_i_value_0_reg_n_0_[1] ;
  wire \dac02_dg_i_value_0_reg_n_0_[2] ;
  wire \dac02_dg_i_value_0_reg_n_0_[3] ;
  wire \dac02_dg_i_value_0_reg_n_0_[4] ;
  wire \dac02_dg_i_value_0_reg_n_0_[5] ;
  wire \dac02_dg_i_value_0_reg_n_0_[6] ;
  wire \dac02_dg_i_value_0_reg_n_0_[7] ;
  wire \dac02_dg_i_value_0_reg_n_0_[8] ;
  wire \dac02_dg_i_value_0_reg_n_0_[9] ;
  wire \dac02_dg_inc_0_reg[6]_0 ;
  wire \dac02_dg_inc_0_reg_n_0_[0] ;
  wire \dac02_dg_inc_0_reg_n_0_[1] ;
  wire \dac02_dg_inc_0_reg_n_0_[2] ;
  wire \dac02_dg_inc_0_reg_n_0_[3] ;
  wire \dac02_dg_inc_0_reg_n_0_[4] ;
  wire \dac02_dg_inc_0_reg_n_0_[5] ;
  wire \dac02_dg_inc_0_reg_n_0_[6] ;
  wire \dac02_dg_init_0_0_reg[0]_0 ;
  wire \dac02_dg_init_0_0_reg_n_0_[0] ;
  wire \dac02_dg_init_0_0_reg_n_0_[10] ;
  wire \dac02_dg_init_0_0_reg_n_0_[11] ;
  wire \dac02_dg_init_0_0_reg_n_0_[12] ;
  wire \dac02_dg_init_0_0_reg_n_0_[13] ;
  wire \dac02_dg_init_0_0_reg_n_0_[14] ;
  wire \dac02_dg_init_0_0_reg_n_0_[15] ;
  wire \dac02_dg_init_0_0_reg_n_0_[1] ;
  wire \dac02_dg_init_0_0_reg_n_0_[2] ;
  wire \dac02_dg_init_0_0_reg_n_0_[3] ;
  wire \dac02_dg_init_0_0_reg_n_0_[4] ;
  wire \dac02_dg_init_0_0_reg_n_0_[5] ;
  wire \dac02_dg_init_0_0_reg_n_0_[6] ;
  wire \dac02_dg_init_0_0_reg_n_0_[7] ;
  wire \dac02_dg_init_0_0_reg_n_0_[8] ;
  wire \dac02_dg_init_0_0_reg_n_0_[9] ;
  wire \dac02_dg_init_10_0_reg[0]_0 ;
  wire \dac02_dg_init_10_0_reg_n_0_[0] ;
  wire \dac02_dg_init_10_0_reg_n_0_[10] ;
  wire \dac02_dg_init_10_0_reg_n_0_[11] ;
  wire \dac02_dg_init_10_0_reg_n_0_[12] ;
  wire \dac02_dg_init_10_0_reg_n_0_[13] ;
  wire \dac02_dg_init_10_0_reg_n_0_[14] ;
  wire \dac02_dg_init_10_0_reg_n_0_[15] ;
  wire \dac02_dg_init_10_0_reg_n_0_[1] ;
  wire \dac02_dg_init_10_0_reg_n_0_[2] ;
  wire \dac02_dg_init_10_0_reg_n_0_[3] ;
  wire \dac02_dg_init_10_0_reg_n_0_[4] ;
  wire \dac02_dg_init_10_0_reg_n_0_[5] ;
  wire \dac02_dg_init_10_0_reg_n_0_[6] ;
  wire \dac02_dg_init_10_0_reg_n_0_[7] ;
  wire \dac02_dg_init_10_0_reg_n_0_[8] ;
  wire \dac02_dg_init_10_0_reg_n_0_[9] ;
  wire \dac02_dg_init_11_0_reg[0]_0 ;
  wire \dac02_dg_init_11_0_reg_n_0_[0] ;
  wire \dac02_dg_init_11_0_reg_n_0_[10] ;
  wire \dac02_dg_init_11_0_reg_n_0_[11] ;
  wire \dac02_dg_init_11_0_reg_n_0_[12] ;
  wire \dac02_dg_init_11_0_reg_n_0_[13] ;
  wire \dac02_dg_init_11_0_reg_n_0_[14] ;
  wire \dac02_dg_init_11_0_reg_n_0_[15] ;
  wire \dac02_dg_init_11_0_reg_n_0_[1] ;
  wire \dac02_dg_init_11_0_reg_n_0_[2] ;
  wire \dac02_dg_init_11_0_reg_n_0_[3] ;
  wire \dac02_dg_init_11_0_reg_n_0_[4] ;
  wire \dac02_dg_init_11_0_reg_n_0_[5] ;
  wire \dac02_dg_init_11_0_reg_n_0_[6] ;
  wire \dac02_dg_init_11_0_reg_n_0_[7] ;
  wire \dac02_dg_init_11_0_reg_n_0_[8] ;
  wire \dac02_dg_init_11_0_reg_n_0_[9] ;
  wire \dac02_dg_init_12_0_reg[0]_0 ;
  wire \dac02_dg_init_12_0_reg_n_0_[0] ;
  wire \dac02_dg_init_12_0_reg_n_0_[10] ;
  wire \dac02_dg_init_12_0_reg_n_0_[11] ;
  wire \dac02_dg_init_12_0_reg_n_0_[12] ;
  wire \dac02_dg_init_12_0_reg_n_0_[13] ;
  wire \dac02_dg_init_12_0_reg_n_0_[14] ;
  wire \dac02_dg_init_12_0_reg_n_0_[15] ;
  wire \dac02_dg_init_12_0_reg_n_0_[1] ;
  wire \dac02_dg_init_12_0_reg_n_0_[2] ;
  wire \dac02_dg_init_12_0_reg_n_0_[3] ;
  wire \dac02_dg_init_12_0_reg_n_0_[4] ;
  wire \dac02_dg_init_12_0_reg_n_0_[5] ;
  wire \dac02_dg_init_12_0_reg_n_0_[6] ;
  wire \dac02_dg_init_12_0_reg_n_0_[7] ;
  wire \dac02_dg_init_12_0_reg_n_0_[8] ;
  wire \dac02_dg_init_12_0_reg_n_0_[9] ;
  wire \dac02_dg_init_13_0_reg[0]_0 ;
  wire \dac02_dg_init_13_0_reg_n_0_[0] ;
  wire \dac02_dg_init_13_0_reg_n_0_[10] ;
  wire \dac02_dg_init_13_0_reg_n_0_[11] ;
  wire \dac02_dg_init_13_0_reg_n_0_[12] ;
  wire \dac02_dg_init_13_0_reg_n_0_[13] ;
  wire \dac02_dg_init_13_0_reg_n_0_[14] ;
  wire \dac02_dg_init_13_0_reg_n_0_[15] ;
  wire \dac02_dg_init_13_0_reg_n_0_[1] ;
  wire \dac02_dg_init_13_0_reg_n_0_[2] ;
  wire \dac02_dg_init_13_0_reg_n_0_[3] ;
  wire \dac02_dg_init_13_0_reg_n_0_[4] ;
  wire \dac02_dg_init_13_0_reg_n_0_[5] ;
  wire \dac02_dg_init_13_0_reg_n_0_[6] ;
  wire \dac02_dg_init_13_0_reg_n_0_[7] ;
  wire \dac02_dg_init_13_0_reg_n_0_[8] ;
  wire \dac02_dg_init_13_0_reg_n_0_[9] ;
  wire \dac02_dg_init_14_0_reg[0]_0 ;
  wire \dac02_dg_init_14_0_reg_n_0_[0] ;
  wire \dac02_dg_init_14_0_reg_n_0_[10] ;
  wire \dac02_dg_init_14_0_reg_n_0_[11] ;
  wire \dac02_dg_init_14_0_reg_n_0_[12] ;
  wire \dac02_dg_init_14_0_reg_n_0_[13] ;
  wire \dac02_dg_init_14_0_reg_n_0_[14] ;
  wire \dac02_dg_init_14_0_reg_n_0_[15] ;
  wire \dac02_dg_init_14_0_reg_n_0_[1] ;
  wire \dac02_dg_init_14_0_reg_n_0_[2] ;
  wire \dac02_dg_init_14_0_reg_n_0_[3] ;
  wire \dac02_dg_init_14_0_reg_n_0_[4] ;
  wire \dac02_dg_init_14_0_reg_n_0_[5] ;
  wire \dac02_dg_init_14_0_reg_n_0_[6] ;
  wire \dac02_dg_init_14_0_reg_n_0_[7] ;
  wire \dac02_dg_init_14_0_reg_n_0_[8] ;
  wire \dac02_dg_init_14_0_reg_n_0_[9] ;
  wire \dac02_dg_init_15_0_reg[0]_0 ;
  wire \dac02_dg_init_15_0_reg_n_0_[0] ;
  wire \dac02_dg_init_15_0_reg_n_0_[10] ;
  wire \dac02_dg_init_15_0_reg_n_0_[11] ;
  wire \dac02_dg_init_15_0_reg_n_0_[12] ;
  wire \dac02_dg_init_15_0_reg_n_0_[13] ;
  wire \dac02_dg_init_15_0_reg_n_0_[14] ;
  wire \dac02_dg_init_15_0_reg_n_0_[15] ;
  wire \dac02_dg_init_15_0_reg_n_0_[1] ;
  wire \dac02_dg_init_15_0_reg_n_0_[2] ;
  wire \dac02_dg_init_15_0_reg_n_0_[3] ;
  wire \dac02_dg_init_15_0_reg_n_0_[4] ;
  wire \dac02_dg_init_15_0_reg_n_0_[5] ;
  wire \dac02_dg_init_15_0_reg_n_0_[6] ;
  wire \dac02_dg_init_15_0_reg_n_0_[7] ;
  wire \dac02_dg_init_15_0_reg_n_0_[8] ;
  wire \dac02_dg_init_15_0_reg_n_0_[9] ;
  wire \dac02_dg_init_1_0_reg[0]_0 ;
  wire \dac02_dg_init_1_0_reg_n_0_[0] ;
  wire \dac02_dg_init_1_0_reg_n_0_[10] ;
  wire \dac02_dg_init_1_0_reg_n_0_[11] ;
  wire \dac02_dg_init_1_0_reg_n_0_[12] ;
  wire \dac02_dg_init_1_0_reg_n_0_[13] ;
  wire \dac02_dg_init_1_0_reg_n_0_[14] ;
  wire \dac02_dg_init_1_0_reg_n_0_[15] ;
  wire \dac02_dg_init_1_0_reg_n_0_[1] ;
  wire \dac02_dg_init_1_0_reg_n_0_[2] ;
  wire \dac02_dg_init_1_0_reg_n_0_[3] ;
  wire \dac02_dg_init_1_0_reg_n_0_[4] ;
  wire \dac02_dg_init_1_0_reg_n_0_[5] ;
  wire \dac02_dg_init_1_0_reg_n_0_[6] ;
  wire \dac02_dg_init_1_0_reg_n_0_[7] ;
  wire \dac02_dg_init_1_0_reg_n_0_[8] ;
  wire \dac02_dg_init_1_0_reg_n_0_[9] ;
  wire \dac02_dg_init_2_0_reg[0]_0 ;
  wire \dac02_dg_init_2_0_reg_n_0_[0] ;
  wire \dac02_dg_init_2_0_reg_n_0_[10] ;
  wire \dac02_dg_init_2_0_reg_n_0_[11] ;
  wire \dac02_dg_init_2_0_reg_n_0_[12] ;
  wire \dac02_dg_init_2_0_reg_n_0_[13] ;
  wire \dac02_dg_init_2_0_reg_n_0_[14] ;
  wire \dac02_dg_init_2_0_reg_n_0_[15] ;
  wire \dac02_dg_init_2_0_reg_n_0_[1] ;
  wire \dac02_dg_init_2_0_reg_n_0_[2] ;
  wire \dac02_dg_init_2_0_reg_n_0_[3] ;
  wire \dac02_dg_init_2_0_reg_n_0_[4] ;
  wire \dac02_dg_init_2_0_reg_n_0_[5] ;
  wire \dac02_dg_init_2_0_reg_n_0_[6] ;
  wire \dac02_dg_init_2_0_reg_n_0_[7] ;
  wire \dac02_dg_init_2_0_reg_n_0_[8] ;
  wire \dac02_dg_init_2_0_reg_n_0_[9] ;
  wire \dac02_dg_init_3_0_reg[0]_0 ;
  wire \dac02_dg_init_3_0_reg_n_0_[0] ;
  wire \dac02_dg_init_3_0_reg_n_0_[10] ;
  wire \dac02_dg_init_3_0_reg_n_0_[11] ;
  wire \dac02_dg_init_3_0_reg_n_0_[12] ;
  wire \dac02_dg_init_3_0_reg_n_0_[13] ;
  wire \dac02_dg_init_3_0_reg_n_0_[14] ;
  wire \dac02_dg_init_3_0_reg_n_0_[15] ;
  wire \dac02_dg_init_3_0_reg_n_0_[1] ;
  wire \dac02_dg_init_3_0_reg_n_0_[2] ;
  wire \dac02_dg_init_3_0_reg_n_0_[3] ;
  wire \dac02_dg_init_3_0_reg_n_0_[4] ;
  wire \dac02_dg_init_3_0_reg_n_0_[5] ;
  wire \dac02_dg_init_3_0_reg_n_0_[6] ;
  wire \dac02_dg_init_3_0_reg_n_0_[7] ;
  wire \dac02_dg_init_3_0_reg_n_0_[8] ;
  wire \dac02_dg_init_3_0_reg_n_0_[9] ;
  wire \dac02_dg_init_4_0_reg[0]_0 ;
  wire \dac02_dg_init_4_0_reg_n_0_[0] ;
  wire \dac02_dg_init_4_0_reg_n_0_[10] ;
  wire \dac02_dg_init_4_0_reg_n_0_[11] ;
  wire \dac02_dg_init_4_0_reg_n_0_[12] ;
  wire \dac02_dg_init_4_0_reg_n_0_[13] ;
  wire \dac02_dg_init_4_0_reg_n_0_[14] ;
  wire \dac02_dg_init_4_0_reg_n_0_[15] ;
  wire \dac02_dg_init_4_0_reg_n_0_[1] ;
  wire \dac02_dg_init_4_0_reg_n_0_[2] ;
  wire \dac02_dg_init_4_0_reg_n_0_[3] ;
  wire \dac02_dg_init_4_0_reg_n_0_[4] ;
  wire \dac02_dg_init_4_0_reg_n_0_[5] ;
  wire \dac02_dg_init_4_0_reg_n_0_[6] ;
  wire \dac02_dg_init_4_0_reg_n_0_[7] ;
  wire \dac02_dg_init_4_0_reg_n_0_[8] ;
  wire \dac02_dg_init_4_0_reg_n_0_[9] ;
  wire \dac02_dg_init_5_0_reg[0]_0 ;
  wire \dac02_dg_init_5_0_reg_n_0_[0] ;
  wire \dac02_dg_init_5_0_reg_n_0_[10] ;
  wire \dac02_dg_init_5_0_reg_n_0_[11] ;
  wire \dac02_dg_init_5_0_reg_n_0_[12] ;
  wire \dac02_dg_init_5_0_reg_n_0_[13] ;
  wire \dac02_dg_init_5_0_reg_n_0_[14] ;
  wire \dac02_dg_init_5_0_reg_n_0_[15] ;
  wire \dac02_dg_init_5_0_reg_n_0_[1] ;
  wire \dac02_dg_init_5_0_reg_n_0_[2] ;
  wire \dac02_dg_init_5_0_reg_n_0_[3] ;
  wire \dac02_dg_init_5_0_reg_n_0_[4] ;
  wire \dac02_dg_init_5_0_reg_n_0_[5] ;
  wire \dac02_dg_init_5_0_reg_n_0_[6] ;
  wire \dac02_dg_init_5_0_reg_n_0_[7] ;
  wire \dac02_dg_init_5_0_reg_n_0_[8] ;
  wire \dac02_dg_init_5_0_reg_n_0_[9] ;
  wire \dac02_dg_init_6_0_reg[0]_0 ;
  wire \dac02_dg_init_6_0_reg_n_0_[0] ;
  wire \dac02_dg_init_6_0_reg_n_0_[10] ;
  wire \dac02_dg_init_6_0_reg_n_0_[11] ;
  wire \dac02_dg_init_6_0_reg_n_0_[12] ;
  wire \dac02_dg_init_6_0_reg_n_0_[13] ;
  wire \dac02_dg_init_6_0_reg_n_0_[14] ;
  wire \dac02_dg_init_6_0_reg_n_0_[15] ;
  wire \dac02_dg_init_6_0_reg_n_0_[1] ;
  wire \dac02_dg_init_6_0_reg_n_0_[2] ;
  wire \dac02_dg_init_6_0_reg_n_0_[3] ;
  wire \dac02_dg_init_6_0_reg_n_0_[4] ;
  wire \dac02_dg_init_6_0_reg_n_0_[5] ;
  wire \dac02_dg_init_6_0_reg_n_0_[6] ;
  wire \dac02_dg_init_6_0_reg_n_0_[7] ;
  wire \dac02_dg_init_6_0_reg_n_0_[8] ;
  wire \dac02_dg_init_6_0_reg_n_0_[9] ;
  wire \dac02_dg_init_7_0_reg[0]_0 ;
  wire \dac02_dg_init_7_0_reg_n_0_[0] ;
  wire \dac02_dg_init_7_0_reg_n_0_[10] ;
  wire \dac02_dg_init_7_0_reg_n_0_[11] ;
  wire \dac02_dg_init_7_0_reg_n_0_[12] ;
  wire \dac02_dg_init_7_0_reg_n_0_[13] ;
  wire \dac02_dg_init_7_0_reg_n_0_[14] ;
  wire \dac02_dg_init_7_0_reg_n_0_[15] ;
  wire \dac02_dg_init_7_0_reg_n_0_[1] ;
  wire \dac02_dg_init_7_0_reg_n_0_[2] ;
  wire \dac02_dg_init_7_0_reg_n_0_[3] ;
  wire \dac02_dg_init_7_0_reg_n_0_[4] ;
  wire \dac02_dg_init_7_0_reg_n_0_[5] ;
  wire \dac02_dg_init_7_0_reg_n_0_[6] ;
  wire \dac02_dg_init_7_0_reg_n_0_[7] ;
  wire \dac02_dg_init_7_0_reg_n_0_[8] ;
  wire \dac02_dg_init_7_0_reg_n_0_[9] ;
  wire \dac02_dg_init_8_0_reg[0]_0 ;
  wire \dac02_dg_init_8_0_reg_n_0_[0] ;
  wire \dac02_dg_init_8_0_reg_n_0_[10] ;
  wire \dac02_dg_init_8_0_reg_n_0_[11] ;
  wire \dac02_dg_init_8_0_reg_n_0_[12] ;
  wire \dac02_dg_init_8_0_reg_n_0_[13] ;
  wire \dac02_dg_init_8_0_reg_n_0_[14] ;
  wire \dac02_dg_init_8_0_reg_n_0_[15] ;
  wire \dac02_dg_init_8_0_reg_n_0_[1] ;
  wire \dac02_dg_init_8_0_reg_n_0_[2] ;
  wire \dac02_dg_init_8_0_reg_n_0_[3] ;
  wire \dac02_dg_init_8_0_reg_n_0_[4] ;
  wire \dac02_dg_init_8_0_reg_n_0_[5] ;
  wire \dac02_dg_init_8_0_reg_n_0_[6] ;
  wire \dac02_dg_init_8_0_reg_n_0_[7] ;
  wire \dac02_dg_init_8_0_reg_n_0_[8] ;
  wire \dac02_dg_init_8_0_reg_n_0_[9] ;
  wire \dac02_dg_init_9_0_reg[0]_0 ;
  wire \dac02_dg_init_9_0_reg_n_0_[0] ;
  wire \dac02_dg_init_9_0_reg_n_0_[10] ;
  wire \dac02_dg_init_9_0_reg_n_0_[11] ;
  wire \dac02_dg_init_9_0_reg_n_0_[12] ;
  wire \dac02_dg_init_9_0_reg_n_0_[13] ;
  wire \dac02_dg_init_9_0_reg_n_0_[14] ;
  wire \dac02_dg_init_9_0_reg_n_0_[15] ;
  wire \dac02_dg_init_9_0_reg_n_0_[1] ;
  wire \dac02_dg_init_9_0_reg_n_0_[2] ;
  wire \dac02_dg_init_9_0_reg_n_0_[3] ;
  wire \dac02_dg_init_9_0_reg_n_0_[4] ;
  wire \dac02_dg_init_9_0_reg_n_0_[5] ;
  wire \dac02_dg_init_9_0_reg_n_0_[6] ;
  wire \dac02_dg_init_9_0_reg_n_0_[7] ;
  wire \dac02_dg_init_9_0_reg_n_0_[8] ;
  wire \dac02_dg_init_9_0_reg_n_0_[9] ;
  wire \dac02_dg_mult_control_0_reg[2]_0 ;
  wire \dac02_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac02_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac02_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac02_dg_q_value_0_reg[15]_0 ;
  wire \dac02_dg_q_value_0_reg_n_0_[0] ;
  wire \dac02_dg_q_value_0_reg_n_0_[10] ;
  wire \dac02_dg_q_value_0_reg_n_0_[11] ;
  wire \dac02_dg_q_value_0_reg_n_0_[12] ;
  wire \dac02_dg_q_value_0_reg_n_0_[13] ;
  wire \dac02_dg_q_value_0_reg_n_0_[14] ;
  wire \dac02_dg_q_value_0_reg_n_0_[15] ;
  wire \dac02_dg_q_value_0_reg_n_0_[1] ;
  wire \dac02_dg_q_value_0_reg_n_0_[2] ;
  wire \dac02_dg_q_value_0_reg_n_0_[3] ;
  wire \dac02_dg_q_value_0_reg_n_0_[4] ;
  wire \dac02_dg_q_value_0_reg_n_0_[5] ;
  wire \dac02_dg_q_value_0_reg_n_0_[6] ;
  wire \dac02_dg_q_value_0_reg_n_0_[7] ;
  wire \dac02_dg_q_value_0_reg_n_0_[8] ;
  wire \dac02_dg_q_value_0_reg_n_0_[9] ;
  wire \dac02_dg_type_0_reg[3]_0 ;
  wire \dac02_dg_type_0_reg_n_0_[0] ;
  wire \dac02_dg_type_0_reg_n_0_[1] ;
  wire \dac02_dg_type_0_reg_n_0_[2] ;
  wire \dac02_dg_type_0_reg_n_0_[3] ;
  wire \dac03_dg_control_0[7]_i_1_n_0 ;
  wire \dac03_dg_control_0_reg[0]_0 ;
  wire \dac03_dg_control_0_reg[0]_1 ;
  wire \dac03_dg_control_0_reg_n_0_[0] ;
  wire \dac03_dg_control_0_reg_n_0_[1] ;
  wire \dac03_dg_control_0_reg_n_0_[2] ;
  wire \dac03_dg_control_0_reg_n_0_[3] ;
  wire \dac03_dg_control_0_reg_n_0_[4] ;
  wire \dac03_dg_control_0_reg_n_0_[5] ;
  wire \dac03_dg_control_0_reg_n_0_[6] ;
  wire \dac03_dg_control_0_reg_n_0_[7] ;
  wire [0:0]\dac03_dg_enable_0_reg[15]_0 ;
  wire \dac03_dg_enable_0_reg_n_0_[0] ;
  wire \dac03_dg_enable_0_reg_n_0_[10] ;
  wire \dac03_dg_enable_0_reg_n_0_[11] ;
  wire \dac03_dg_enable_0_reg_n_0_[12] ;
  wire \dac03_dg_enable_0_reg_n_0_[13] ;
  wire \dac03_dg_enable_0_reg_n_0_[14] ;
  wire \dac03_dg_enable_0_reg_n_0_[15] ;
  wire \dac03_dg_enable_0_reg_n_0_[1] ;
  wire \dac03_dg_enable_0_reg_n_0_[2] ;
  wire \dac03_dg_enable_0_reg_n_0_[3] ;
  wire \dac03_dg_enable_0_reg_n_0_[4] ;
  wire \dac03_dg_enable_0_reg_n_0_[5] ;
  wire \dac03_dg_enable_0_reg_n_0_[6] ;
  wire \dac03_dg_enable_0_reg_n_0_[7] ;
  wire \dac03_dg_enable_0_reg_n_0_[8] ;
  wire \dac03_dg_enable_0_reg_n_0_[9] ;
  wire \dac03_dg_i_value_0_reg[15]_0 ;
  wire \dac03_dg_i_value_0_reg_n_0_[0] ;
  wire \dac03_dg_i_value_0_reg_n_0_[10] ;
  wire \dac03_dg_i_value_0_reg_n_0_[11] ;
  wire \dac03_dg_i_value_0_reg_n_0_[12] ;
  wire \dac03_dg_i_value_0_reg_n_0_[13] ;
  wire \dac03_dg_i_value_0_reg_n_0_[14] ;
  wire \dac03_dg_i_value_0_reg_n_0_[15] ;
  wire \dac03_dg_i_value_0_reg_n_0_[1] ;
  wire \dac03_dg_i_value_0_reg_n_0_[2] ;
  wire \dac03_dg_i_value_0_reg_n_0_[3] ;
  wire \dac03_dg_i_value_0_reg_n_0_[4] ;
  wire \dac03_dg_i_value_0_reg_n_0_[5] ;
  wire \dac03_dg_i_value_0_reg_n_0_[6] ;
  wire \dac03_dg_i_value_0_reg_n_0_[7] ;
  wire \dac03_dg_i_value_0_reg_n_0_[8] ;
  wire \dac03_dg_i_value_0_reg_n_0_[9] ;
  wire \dac03_dg_inc_0_reg[6]_0 ;
  wire \dac03_dg_inc_0_reg_n_0_[0] ;
  wire \dac03_dg_inc_0_reg_n_0_[1] ;
  wire \dac03_dg_inc_0_reg_n_0_[2] ;
  wire \dac03_dg_inc_0_reg_n_0_[3] ;
  wire \dac03_dg_inc_0_reg_n_0_[4] ;
  wire \dac03_dg_inc_0_reg_n_0_[5] ;
  wire \dac03_dg_inc_0_reg_n_0_[6] ;
  wire \dac03_dg_init_0_0_reg[0]_0 ;
  wire \dac03_dg_init_0_0_reg_n_0_[0] ;
  wire \dac03_dg_init_0_0_reg_n_0_[10] ;
  wire \dac03_dg_init_0_0_reg_n_0_[11] ;
  wire \dac03_dg_init_0_0_reg_n_0_[12] ;
  wire \dac03_dg_init_0_0_reg_n_0_[13] ;
  wire \dac03_dg_init_0_0_reg_n_0_[14] ;
  wire \dac03_dg_init_0_0_reg_n_0_[15] ;
  wire \dac03_dg_init_0_0_reg_n_0_[1] ;
  wire \dac03_dg_init_0_0_reg_n_0_[2] ;
  wire \dac03_dg_init_0_0_reg_n_0_[3] ;
  wire \dac03_dg_init_0_0_reg_n_0_[4] ;
  wire \dac03_dg_init_0_0_reg_n_0_[5] ;
  wire \dac03_dg_init_0_0_reg_n_0_[6] ;
  wire \dac03_dg_init_0_0_reg_n_0_[7] ;
  wire \dac03_dg_init_0_0_reg_n_0_[8] ;
  wire \dac03_dg_init_0_0_reg_n_0_[9] ;
  wire \dac03_dg_init_10_0_reg[0]_0 ;
  wire \dac03_dg_init_10_0_reg_n_0_[0] ;
  wire \dac03_dg_init_10_0_reg_n_0_[10] ;
  wire \dac03_dg_init_10_0_reg_n_0_[11] ;
  wire \dac03_dg_init_10_0_reg_n_0_[12] ;
  wire \dac03_dg_init_10_0_reg_n_0_[13] ;
  wire \dac03_dg_init_10_0_reg_n_0_[14] ;
  wire \dac03_dg_init_10_0_reg_n_0_[15] ;
  wire \dac03_dg_init_10_0_reg_n_0_[1] ;
  wire \dac03_dg_init_10_0_reg_n_0_[2] ;
  wire \dac03_dg_init_10_0_reg_n_0_[3] ;
  wire \dac03_dg_init_10_0_reg_n_0_[4] ;
  wire \dac03_dg_init_10_0_reg_n_0_[5] ;
  wire \dac03_dg_init_10_0_reg_n_0_[6] ;
  wire \dac03_dg_init_10_0_reg_n_0_[7] ;
  wire \dac03_dg_init_10_0_reg_n_0_[8] ;
  wire \dac03_dg_init_10_0_reg_n_0_[9] ;
  wire \dac03_dg_init_11_0_reg[0]_0 ;
  wire \dac03_dg_init_11_0_reg_n_0_[0] ;
  wire \dac03_dg_init_11_0_reg_n_0_[10] ;
  wire \dac03_dg_init_11_0_reg_n_0_[11] ;
  wire \dac03_dg_init_11_0_reg_n_0_[12] ;
  wire \dac03_dg_init_11_0_reg_n_0_[13] ;
  wire \dac03_dg_init_11_0_reg_n_0_[14] ;
  wire \dac03_dg_init_11_0_reg_n_0_[15] ;
  wire \dac03_dg_init_11_0_reg_n_0_[1] ;
  wire \dac03_dg_init_11_0_reg_n_0_[2] ;
  wire \dac03_dg_init_11_0_reg_n_0_[3] ;
  wire \dac03_dg_init_11_0_reg_n_0_[4] ;
  wire \dac03_dg_init_11_0_reg_n_0_[5] ;
  wire \dac03_dg_init_11_0_reg_n_0_[6] ;
  wire \dac03_dg_init_11_0_reg_n_0_[7] ;
  wire \dac03_dg_init_11_0_reg_n_0_[8] ;
  wire \dac03_dg_init_11_0_reg_n_0_[9] ;
  wire \dac03_dg_init_12_0_reg[0]_0 ;
  wire \dac03_dg_init_12_0_reg_n_0_[0] ;
  wire \dac03_dg_init_12_0_reg_n_0_[10] ;
  wire \dac03_dg_init_12_0_reg_n_0_[11] ;
  wire \dac03_dg_init_12_0_reg_n_0_[12] ;
  wire \dac03_dg_init_12_0_reg_n_0_[13] ;
  wire \dac03_dg_init_12_0_reg_n_0_[14] ;
  wire \dac03_dg_init_12_0_reg_n_0_[15] ;
  wire \dac03_dg_init_12_0_reg_n_0_[1] ;
  wire \dac03_dg_init_12_0_reg_n_0_[2] ;
  wire \dac03_dg_init_12_0_reg_n_0_[3] ;
  wire \dac03_dg_init_12_0_reg_n_0_[4] ;
  wire \dac03_dg_init_12_0_reg_n_0_[5] ;
  wire \dac03_dg_init_12_0_reg_n_0_[6] ;
  wire \dac03_dg_init_12_0_reg_n_0_[7] ;
  wire \dac03_dg_init_12_0_reg_n_0_[8] ;
  wire \dac03_dg_init_12_0_reg_n_0_[9] ;
  wire \dac03_dg_init_13_0_reg[0]_0 ;
  wire \dac03_dg_init_13_0_reg_n_0_[0] ;
  wire \dac03_dg_init_13_0_reg_n_0_[10] ;
  wire \dac03_dg_init_13_0_reg_n_0_[11] ;
  wire \dac03_dg_init_13_0_reg_n_0_[12] ;
  wire \dac03_dg_init_13_0_reg_n_0_[13] ;
  wire \dac03_dg_init_13_0_reg_n_0_[14] ;
  wire \dac03_dg_init_13_0_reg_n_0_[15] ;
  wire \dac03_dg_init_13_0_reg_n_0_[1] ;
  wire \dac03_dg_init_13_0_reg_n_0_[2] ;
  wire \dac03_dg_init_13_0_reg_n_0_[3] ;
  wire \dac03_dg_init_13_0_reg_n_0_[4] ;
  wire \dac03_dg_init_13_0_reg_n_0_[5] ;
  wire \dac03_dg_init_13_0_reg_n_0_[6] ;
  wire \dac03_dg_init_13_0_reg_n_0_[7] ;
  wire \dac03_dg_init_13_0_reg_n_0_[8] ;
  wire \dac03_dg_init_13_0_reg_n_0_[9] ;
  wire \dac03_dg_init_14_0_reg[0]_0 ;
  wire \dac03_dg_init_14_0_reg_n_0_[0] ;
  wire \dac03_dg_init_14_0_reg_n_0_[10] ;
  wire \dac03_dg_init_14_0_reg_n_0_[11] ;
  wire \dac03_dg_init_14_0_reg_n_0_[12] ;
  wire \dac03_dg_init_14_0_reg_n_0_[13] ;
  wire \dac03_dg_init_14_0_reg_n_0_[14] ;
  wire \dac03_dg_init_14_0_reg_n_0_[15] ;
  wire \dac03_dg_init_14_0_reg_n_0_[1] ;
  wire \dac03_dg_init_14_0_reg_n_0_[2] ;
  wire \dac03_dg_init_14_0_reg_n_0_[3] ;
  wire \dac03_dg_init_14_0_reg_n_0_[4] ;
  wire \dac03_dg_init_14_0_reg_n_0_[5] ;
  wire \dac03_dg_init_14_0_reg_n_0_[6] ;
  wire \dac03_dg_init_14_0_reg_n_0_[7] ;
  wire \dac03_dg_init_14_0_reg_n_0_[8] ;
  wire \dac03_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac03_dg_init_15_0_reg[15]_0 ;
  wire \dac03_dg_init_15_0_reg_n_0_[0] ;
  wire \dac03_dg_init_15_0_reg_n_0_[10] ;
  wire \dac03_dg_init_15_0_reg_n_0_[11] ;
  wire \dac03_dg_init_15_0_reg_n_0_[12] ;
  wire \dac03_dg_init_15_0_reg_n_0_[13] ;
  wire \dac03_dg_init_15_0_reg_n_0_[14] ;
  wire \dac03_dg_init_15_0_reg_n_0_[15] ;
  wire \dac03_dg_init_15_0_reg_n_0_[1] ;
  wire \dac03_dg_init_15_0_reg_n_0_[2] ;
  wire \dac03_dg_init_15_0_reg_n_0_[3] ;
  wire \dac03_dg_init_15_0_reg_n_0_[4] ;
  wire \dac03_dg_init_15_0_reg_n_0_[5] ;
  wire \dac03_dg_init_15_0_reg_n_0_[6] ;
  wire \dac03_dg_init_15_0_reg_n_0_[7] ;
  wire \dac03_dg_init_15_0_reg_n_0_[8] ;
  wire \dac03_dg_init_15_0_reg_n_0_[9] ;
  wire \dac03_dg_init_1_0_reg[0]_0 ;
  wire \dac03_dg_init_1_0_reg_n_0_[0] ;
  wire \dac03_dg_init_1_0_reg_n_0_[10] ;
  wire \dac03_dg_init_1_0_reg_n_0_[11] ;
  wire \dac03_dg_init_1_0_reg_n_0_[12] ;
  wire \dac03_dg_init_1_0_reg_n_0_[13] ;
  wire \dac03_dg_init_1_0_reg_n_0_[14] ;
  wire \dac03_dg_init_1_0_reg_n_0_[15] ;
  wire \dac03_dg_init_1_0_reg_n_0_[1] ;
  wire \dac03_dg_init_1_0_reg_n_0_[2] ;
  wire \dac03_dg_init_1_0_reg_n_0_[3] ;
  wire \dac03_dg_init_1_0_reg_n_0_[4] ;
  wire \dac03_dg_init_1_0_reg_n_0_[5] ;
  wire \dac03_dg_init_1_0_reg_n_0_[6] ;
  wire \dac03_dg_init_1_0_reg_n_0_[7] ;
  wire \dac03_dg_init_1_0_reg_n_0_[8] ;
  wire \dac03_dg_init_1_0_reg_n_0_[9] ;
  wire \dac03_dg_init_2_0_reg[0]_0 ;
  wire \dac03_dg_init_2_0_reg_n_0_[0] ;
  wire \dac03_dg_init_2_0_reg_n_0_[10] ;
  wire \dac03_dg_init_2_0_reg_n_0_[11] ;
  wire \dac03_dg_init_2_0_reg_n_0_[12] ;
  wire \dac03_dg_init_2_0_reg_n_0_[13] ;
  wire \dac03_dg_init_2_0_reg_n_0_[14] ;
  wire \dac03_dg_init_2_0_reg_n_0_[15] ;
  wire \dac03_dg_init_2_0_reg_n_0_[1] ;
  wire \dac03_dg_init_2_0_reg_n_0_[2] ;
  wire \dac03_dg_init_2_0_reg_n_0_[3] ;
  wire \dac03_dg_init_2_0_reg_n_0_[4] ;
  wire \dac03_dg_init_2_0_reg_n_0_[5] ;
  wire \dac03_dg_init_2_0_reg_n_0_[6] ;
  wire \dac03_dg_init_2_0_reg_n_0_[7] ;
  wire \dac03_dg_init_2_0_reg_n_0_[8] ;
  wire \dac03_dg_init_2_0_reg_n_0_[9] ;
  wire \dac03_dg_init_3_0_reg[0]_0 ;
  wire \dac03_dg_init_3_0_reg_n_0_[0] ;
  wire \dac03_dg_init_3_0_reg_n_0_[10] ;
  wire \dac03_dg_init_3_0_reg_n_0_[11] ;
  wire \dac03_dg_init_3_0_reg_n_0_[12] ;
  wire \dac03_dg_init_3_0_reg_n_0_[13] ;
  wire \dac03_dg_init_3_0_reg_n_0_[14] ;
  wire \dac03_dg_init_3_0_reg_n_0_[15] ;
  wire \dac03_dg_init_3_0_reg_n_0_[1] ;
  wire \dac03_dg_init_3_0_reg_n_0_[2] ;
  wire \dac03_dg_init_3_0_reg_n_0_[3] ;
  wire \dac03_dg_init_3_0_reg_n_0_[4] ;
  wire \dac03_dg_init_3_0_reg_n_0_[5] ;
  wire \dac03_dg_init_3_0_reg_n_0_[6] ;
  wire \dac03_dg_init_3_0_reg_n_0_[7] ;
  wire \dac03_dg_init_3_0_reg_n_0_[8] ;
  wire \dac03_dg_init_3_0_reg_n_0_[9] ;
  wire \dac03_dg_init_4_0_reg[0]_0 ;
  wire \dac03_dg_init_4_0_reg_n_0_[0] ;
  wire \dac03_dg_init_4_0_reg_n_0_[10] ;
  wire \dac03_dg_init_4_0_reg_n_0_[11] ;
  wire \dac03_dg_init_4_0_reg_n_0_[12] ;
  wire \dac03_dg_init_4_0_reg_n_0_[13] ;
  wire \dac03_dg_init_4_0_reg_n_0_[14] ;
  wire \dac03_dg_init_4_0_reg_n_0_[15] ;
  wire \dac03_dg_init_4_0_reg_n_0_[1] ;
  wire \dac03_dg_init_4_0_reg_n_0_[2] ;
  wire \dac03_dg_init_4_0_reg_n_0_[3] ;
  wire \dac03_dg_init_4_0_reg_n_0_[4] ;
  wire \dac03_dg_init_4_0_reg_n_0_[5] ;
  wire \dac03_dg_init_4_0_reg_n_0_[6] ;
  wire \dac03_dg_init_4_0_reg_n_0_[7] ;
  wire \dac03_dg_init_4_0_reg_n_0_[8] ;
  wire \dac03_dg_init_4_0_reg_n_0_[9] ;
  wire \dac03_dg_init_5_0_reg[0]_0 ;
  wire \dac03_dg_init_5_0_reg_n_0_[0] ;
  wire \dac03_dg_init_5_0_reg_n_0_[10] ;
  wire \dac03_dg_init_5_0_reg_n_0_[11] ;
  wire \dac03_dg_init_5_0_reg_n_0_[12] ;
  wire \dac03_dg_init_5_0_reg_n_0_[13] ;
  wire \dac03_dg_init_5_0_reg_n_0_[14] ;
  wire \dac03_dg_init_5_0_reg_n_0_[15] ;
  wire \dac03_dg_init_5_0_reg_n_0_[1] ;
  wire \dac03_dg_init_5_0_reg_n_0_[2] ;
  wire \dac03_dg_init_5_0_reg_n_0_[3] ;
  wire \dac03_dg_init_5_0_reg_n_0_[4] ;
  wire \dac03_dg_init_5_0_reg_n_0_[5] ;
  wire \dac03_dg_init_5_0_reg_n_0_[6] ;
  wire \dac03_dg_init_5_0_reg_n_0_[7] ;
  wire \dac03_dg_init_5_0_reg_n_0_[8] ;
  wire \dac03_dg_init_5_0_reg_n_0_[9] ;
  wire \dac03_dg_init_6_0_reg[0]_0 ;
  wire \dac03_dg_init_6_0_reg_n_0_[0] ;
  wire \dac03_dg_init_6_0_reg_n_0_[10] ;
  wire \dac03_dg_init_6_0_reg_n_0_[11] ;
  wire \dac03_dg_init_6_0_reg_n_0_[12] ;
  wire \dac03_dg_init_6_0_reg_n_0_[13] ;
  wire \dac03_dg_init_6_0_reg_n_0_[14] ;
  wire \dac03_dg_init_6_0_reg_n_0_[15] ;
  wire \dac03_dg_init_6_0_reg_n_0_[1] ;
  wire \dac03_dg_init_6_0_reg_n_0_[2] ;
  wire \dac03_dg_init_6_0_reg_n_0_[3] ;
  wire \dac03_dg_init_6_0_reg_n_0_[4] ;
  wire \dac03_dg_init_6_0_reg_n_0_[5] ;
  wire \dac03_dg_init_6_0_reg_n_0_[6] ;
  wire \dac03_dg_init_6_0_reg_n_0_[7] ;
  wire \dac03_dg_init_6_0_reg_n_0_[8] ;
  wire \dac03_dg_init_6_0_reg_n_0_[9] ;
  wire \dac03_dg_init_7_0_reg[0]_0 ;
  wire \dac03_dg_init_7_0_reg_n_0_[0] ;
  wire \dac03_dg_init_7_0_reg_n_0_[10] ;
  wire \dac03_dg_init_7_0_reg_n_0_[11] ;
  wire \dac03_dg_init_7_0_reg_n_0_[12] ;
  wire \dac03_dg_init_7_0_reg_n_0_[13] ;
  wire \dac03_dg_init_7_0_reg_n_0_[14] ;
  wire \dac03_dg_init_7_0_reg_n_0_[15] ;
  wire \dac03_dg_init_7_0_reg_n_0_[1] ;
  wire \dac03_dg_init_7_0_reg_n_0_[2] ;
  wire \dac03_dg_init_7_0_reg_n_0_[3] ;
  wire \dac03_dg_init_7_0_reg_n_0_[4] ;
  wire \dac03_dg_init_7_0_reg_n_0_[5] ;
  wire \dac03_dg_init_7_0_reg_n_0_[6] ;
  wire \dac03_dg_init_7_0_reg_n_0_[7] ;
  wire \dac03_dg_init_7_0_reg_n_0_[8] ;
  wire \dac03_dg_init_7_0_reg_n_0_[9] ;
  wire \dac03_dg_init_8_0_reg[0]_0 ;
  wire \dac03_dg_init_8_0_reg_n_0_[0] ;
  wire \dac03_dg_init_8_0_reg_n_0_[10] ;
  wire \dac03_dg_init_8_0_reg_n_0_[11] ;
  wire \dac03_dg_init_8_0_reg_n_0_[12] ;
  wire \dac03_dg_init_8_0_reg_n_0_[13] ;
  wire \dac03_dg_init_8_0_reg_n_0_[14] ;
  wire \dac03_dg_init_8_0_reg_n_0_[15] ;
  wire \dac03_dg_init_8_0_reg_n_0_[1] ;
  wire \dac03_dg_init_8_0_reg_n_0_[2] ;
  wire \dac03_dg_init_8_0_reg_n_0_[3] ;
  wire \dac03_dg_init_8_0_reg_n_0_[4] ;
  wire \dac03_dg_init_8_0_reg_n_0_[5] ;
  wire \dac03_dg_init_8_0_reg_n_0_[6] ;
  wire \dac03_dg_init_8_0_reg_n_0_[7] ;
  wire \dac03_dg_init_8_0_reg_n_0_[8] ;
  wire \dac03_dg_init_8_0_reg_n_0_[9] ;
  wire \dac03_dg_init_9_0_reg[0]_0 ;
  wire \dac03_dg_init_9_0_reg_n_0_[0] ;
  wire \dac03_dg_init_9_0_reg_n_0_[10] ;
  wire \dac03_dg_init_9_0_reg_n_0_[11] ;
  wire \dac03_dg_init_9_0_reg_n_0_[12] ;
  wire \dac03_dg_init_9_0_reg_n_0_[13] ;
  wire \dac03_dg_init_9_0_reg_n_0_[14] ;
  wire \dac03_dg_init_9_0_reg_n_0_[15] ;
  wire \dac03_dg_init_9_0_reg_n_0_[1] ;
  wire \dac03_dg_init_9_0_reg_n_0_[2] ;
  wire \dac03_dg_init_9_0_reg_n_0_[3] ;
  wire \dac03_dg_init_9_0_reg_n_0_[4] ;
  wire \dac03_dg_init_9_0_reg_n_0_[5] ;
  wire \dac03_dg_init_9_0_reg_n_0_[6] ;
  wire \dac03_dg_init_9_0_reg_n_0_[7] ;
  wire \dac03_dg_init_9_0_reg_n_0_[8] ;
  wire \dac03_dg_init_9_0_reg_n_0_[9] ;
  wire \dac03_dg_mult_control_0_reg[2]_0 ;
  wire \dac03_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac03_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac03_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac03_dg_q_value_0_reg[15]_0 ;
  wire \dac03_dg_q_value_0_reg_n_0_[0] ;
  wire \dac03_dg_q_value_0_reg_n_0_[10] ;
  wire \dac03_dg_q_value_0_reg_n_0_[11] ;
  wire \dac03_dg_q_value_0_reg_n_0_[12] ;
  wire \dac03_dg_q_value_0_reg_n_0_[13] ;
  wire \dac03_dg_q_value_0_reg_n_0_[14] ;
  wire \dac03_dg_q_value_0_reg_n_0_[15] ;
  wire \dac03_dg_q_value_0_reg_n_0_[1] ;
  wire \dac03_dg_q_value_0_reg_n_0_[2] ;
  wire \dac03_dg_q_value_0_reg_n_0_[3] ;
  wire \dac03_dg_q_value_0_reg_n_0_[4] ;
  wire \dac03_dg_q_value_0_reg_n_0_[5] ;
  wire \dac03_dg_q_value_0_reg_n_0_[6] ;
  wire \dac03_dg_q_value_0_reg_n_0_[7] ;
  wire \dac03_dg_q_value_0_reg_n_0_[8] ;
  wire \dac03_dg_q_value_0_reg_n_0_[9] ;
  wire \dac03_dg_type_0_reg[3]_0 ;
  wire \dac03_dg_type_0_reg_n_0_[0] ;
  wire \dac03_dg_type_0_reg_n_0_[1] ;
  wire \dac03_dg_type_0_reg_n_0_[2] ;
  wire \dac03_dg_type_0_reg_n_0_[3] ;
  wire dac0axi_map_wready;
  wire [15:0]dac0slv_rdata;
  wire dac0slv_rden;
  wire dest_out;
  wire [3:0]m00_dg_control;
  wire [6:0]m00_dg_inc;
  wire m0_axis_clock;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [15:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire slv_access_valid_hold;
  wire \slv_addr_reg[2]_rep__1 ;
  wire \slv_addr_reg[2]_rep__1_0 ;
  wire \slv_addr_reg[2]_rep__1_1 ;
  wire \slv_addr_reg[2]_rep__1_2 ;
  wire \slv_addr_reg[2]_rep__1_3 ;
  wire \slv_addr_reg[2]_rep__1_4 ;
  wire \slv_addr_reg[2]_rep__2 ;
  wire \slv_addr_reg[2]_rep__2_0 ;
  wire \slv_addr_reg[3]_rep__0 ;
  wire \slv_addr_reg[3]_rep__0_0 ;
  wire \slv_addr_reg[3]_rep__0_1 ;
  wire \slv_addr_reg[3]_rep__2 ;
  wire \slv_addr_reg[3]_rep__2_0 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire \slv_addr_reg[5]_10 ;
  wire \slv_addr_reg[5]_11 ;
  wire \slv_addr_reg[5]_2 ;
  wire \slv_addr_reg[5]_3 ;
  wire \slv_addr_reg[5]_4 ;
  wire \slv_addr_reg[5]_5 ;
  wire \slv_addr_reg[5]_6 ;
  wire \slv_addr_reg[5]_7 ;
  wire \slv_addr_reg[5]_8 ;
  wire \slv_addr_reg[5]_9 ;
  wire \slv_rdata[0]_i_14_n_0 ;
  wire \slv_rdata[0]_i_15_n_0 ;
  wire \slv_rdata[0]_i_16_n_0 ;
  wire \slv_rdata[0]_i_17_n_0 ;
  wire \slv_rdata[0]_i_1_n_0 ;
  wire \slv_rdata[0]_i_26_n_0 ;
  wire \slv_rdata[0]_i_27_n_0 ;
  wire \slv_rdata[0]_i_28_n_0 ;
  wire \slv_rdata[0]_i_29_n_0 ;
  wire \slv_rdata[0]_i_30_n_0 ;
  wire \slv_rdata[0]_i_31_n_0 ;
  wire \slv_rdata[0]_i_32_n_0 ;
  wire \slv_rdata[0]_i_33_n_0 ;
  wire \slv_rdata[0]_i_34_n_0 ;
  wire \slv_rdata[0]_i_35_n_0 ;
  wire \slv_rdata[0]_i_36_n_0 ;
  wire \slv_rdata[0]_i_37_n_0 ;
  wire \slv_rdata[0]_i_38_n_0 ;
  wire \slv_rdata[0]_i_39_n_0 ;
  wire \slv_rdata[0]_i_3_0 ;
  wire \slv_rdata[0]_i_3_1 ;
  wire \slv_rdata[0]_i_3_n_0 ;
  wire \slv_rdata[0]_i_40_n_0 ;
  wire \slv_rdata[0]_i_41_n_0 ;
  wire \slv_rdata[0]_i_4_n_0 ;
  wire \slv_rdata[0]_i_7_n_0 ;
  wire \slv_rdata[0]_i_8_n_0 ;
  wire \slv_rdata[0]_i_9_n_0 ;
  wire \slv_rdata[10]_i_19_n_0 ;
  wire \slv_rdata[10]_i_20_n_0 ;
  wire \slv_rdata[10]_i_21_n_0 ;
  wire \slv_rdata[10]_i_22_n_0 ;
  wire \slv_rdata[10]_i_23_n_0 ;
  wire \slv_rdata[10]_i_24_n_0 ;
  wire \slv_rdata[10]_i_25_n_0 ;
  wire \slv_rdata[10]_i_26_n_0 ;
  wire \slv_rdata[10]_i_27_n_0 ;
  wire \slv_rdata[10]_i_28_n_0 ;
  wire \slv_rdata[10]_i_29_n_0 ;
  wire \slv_rdata[10]_i_30_n_0 ;
  wire \slv_rdata[10]_i_31_n_0 ;
  wire \slv_rdata[10]_i_32_n_0 ;
  wire \slv_rdata[10]_i_33_n_0 ;
  wire \slv_rdata[10]_i_34_n_0 ;
  wire \slv_rdata[10]_i_4_n_0 ;
  wire \slv_rdata[10]_i_5_n_0 ;
  wire \slv_rdata[10]_i_6_n_0 ;
  wire \slv_rdata[11]_i_19_n_0 ;
  wire \slv_rdata[11]_i_20_n_0 ;
  wire \slv_rdata[11]_i_21_n_0 ;
  wire \slv_rdata[11]_i_22_n_0 ;
  wire \slv_rdata[11]_i_23_n_0 ;
  wire \slv_rdata[11]_i_24_n_0 ;
  wire \slv_rdata[11]_i_25_n_0 ;
  wire \slv_rdata[11]_i_26_n_0 ;
  wire \slv_rdata[11]_i_27_n_0 ;
  wire \slv_rdata[11]_i_28_n_0 ;
  wire \slv_rdata[11]_i_29_n_0 ;
  wire \slv_rdata[11]_i_30_n_0 ;
  wire \slv_rdata[11]_i_31_n_0 ;
  wire \slv_rdata[11]_i_32_n_0 ;
  wire \slv_rdata[11]_i_33_n_0 ;
  wire \slv_rdata[11]_i_34_n_0 ;
  wire \slv_rdata[11]_i_4_n_0 ;
  wire \slv_rdata[11]_i_5_n_0 ;
  wire \slv_rdata[11]_i_6_n_0 ;
  wire \slv_rdata[12]_i_19_n_0 ;
  wire \slv_rdata[12]_i_20_n_0 ;
  wire \slv_rdata[12]_i_21_n_0 ;
  wire \slv_rdata[12]_i_22_n_0 ;
  wire \slv_rdata[12]_i_23_n_0 ;
  wire \slv_rdata[12]_i_24_n_0 ;
  wire \slv_rdata[12]_i_25_n_0 ;
  wire \slv_rdata[12]_i_26_n_0 ;
  wire \slv_rdata[12]_i_27_n_0 ;
  wire \slv_rdata[12]_i_28_n_0 ;
  wire \slv_rdata[12]_i_29_n_0 ;
  wire \slv_rdata[12]_i_30_n_0 ;
  wire \slv_rdata[12]_i_31_n_0 ;
  wire \slv_rdata[12]_i_32_n_0 ;
  wire \slv_rdata[12]_i_33_n_0 ;
  wire \slv_rdata[12]_i_34_n_0 ;
  wire \slv_rdata[12]_i_4_n_0 ;
  wire \slv_rdata[12]_i_5_n_0 ;
  wire \slv_rdata[12]_i_6_n_0 ;
  wire \slv_rdata[13]_i_19_n_0 ;
  wire \slv_rdata[13]_i_20_n_0 ;
  wire \slv_rdata[13]_i_21_n_0 ;
  wire \slv_rdata[13]_i_22_n_0 ;
  wire \slv_rdata[13]_i_23_n_0 ;
  wire \slv_rdata[13]_i_24_n_0 ;
  wire \slv_rdata[13]_i_25_n_0 ;
  wire \slv_rdata[13]_i_26_n_0 ;
  wire \slv_rdata[13]_i_27_n_0 ;
  wire \slv_rdata[13]_i_28_n_0 ;
  wire \slv_rdata[13]_i_29_n_0 ;
  wire \slv_rdata[13]_i_30_n_0 ;
  wire \slv_rdata[13]_i_31_n_0 ;
  wire \slv_rdata[13]_i_32_n_0 ;
  wire \slv_rdata[13]_i_33_n_0 ;
  wire \slv_rdata[13]_i_34_n_0 ;
  wire \slv_rdata[13]_i_4_n_0 ;
  wire \slv_rdata[13]_i_5_n_0 ;
  wire \slv_rdata[13]_i_6_n_0 ;
  wire \slv_rdata[14]_i_19_n_0 ;
  wire \slv_rdata[14]_i_20_n_0 ;
  wire \slv_rdata[14]_i_21_n_0 ;
  wire \slv_rdata[14]_i_22_n_0 ;
  wire \slv_rdata[14]_i_23_n_0 ;
  wire \slv_rdata[14]_i_24_n_0 ;
  wire \slv_rdata[14]_i_25_n_0 ;
  wire \slv_rdata[14]_i_26_n_0 ;
  wire \slv_rdata[14]_i_27_n_0 ;
  wire \slv_rdata[14]_i_28_n_0 ;
  wire \slv_rdata[14]_i_29_n_0 ;
  wire \slv_rdata[14]_i_2_0 ;
  wire \slv_rdata[14]_i_30_n_0 ;
  wire \slv_rdata[14]_i_31_n_0 ;
  wire \slv_rdata[14]_i_32_n_0 ;
  wire \slv_rdata[14]_i_33_n_0 ;
  wire \slv_rdata[14]_i_34_n_0 ;
  wire \slv_rdata[14]_i_4_n_0 ;
  wire \slv_rdata[14]_i_5_n_0 ;
  wire \slv_rdata[14]_i_6_n_0 ;
  wire \slv_rdata[15]_i_21_n_0 ;
  wire \slv_rdata[15]_i_22_n_0 ;
  wire \slv_rdata[15]_i_23_n_0 ;
  wire \slv_rdata[15]_i_24_n_0 ;
  wire \slv_rdata[15]_i_25_n_0 ;
  wire \slv_rdata[15]_i_26_n_0 ;
  wire \slv_rdata[15]_i_27_n_0 ;
  wire \slv_rdata[15]_i_28_n_0 ;
  wire \slv_rdata[15]_i_29_n_0 ;
  wire \slv_rdata[15]_i_30_n_0 ;
  wire \slv_rdata[15]_i_31_n_0 ;
  wire \slv_rdata[15]_i_32_n_0 ;
  wire \slv_rdata[15]_i_33_n_0 ;
  wire \slv_rdata[15]_i_34_n_0 ;
  wire \slv_rdata[15]_i_35_n_0 ;
  wire \slv_rdata[15]_i_36_n_0 ;
  wire \slv_rdata[15]_i_3_0 ;
  wire \slv_rdata[15]_i_6_n_0 ;
  wire \slv_rdata[15]_i_7_n_0 ;
  wire \slv_rdata[15]_i_8_n_0 ;
  wire \slv_rdata[1]_i_14_n_0 ;
  wire \slv_rdata[1]_i_15_n_0 ;
  wire \slv_rdata[1]_i_16_n_0 ;
  wire \slv_rdata[1]_i_17_n_0 ;
  wire \slv_rdata[1]_i_1_n_0 ;
  wire \slv_rdata[1]_i_26_n_0 ;
  wire \slv_rdata[1]_i_27_n_0 ;
  wire \slv_rdata[1]_i_28_n_0 ;
  wire \slv_rdata[1]_i_29_n_0 ;
  wire \slv_rdata[1]_i_30_n_0 ;
  wire \slv_rdata[1]_i_31_n_0 ;
  wire \slv_rdata[1]_i_32_n_0 ;
  wire \slv_rdata[1]_i_33_n_0 ;
  wire \slv_rdata[1]_i_34_n_0 ;
  wire \slv_rdata[1]_i_35_n_0 ;
  wire \slv_rdata[1]_i_36_n_0 ;
  wire \slv_rdata[1]_i_37_n_0 ;
  wire \slv_rdata[1]_i_38_n_0 ;
  wire \slv_rdata[1]_i_39_n_0 ;
  wire \slv_rdata[1]_i_3_n_0 ;
  wire \slv_rdata[1]_i_40_n_0 ;
  wire \slv_rdata[1]_i_41_n_0 ;
  wire \slv_rdata[1]_i_4_n_0 ;
  wire \slv_rdata[1]_i_7_n_0 ;
  wire \slv_rdata[1]_i_8_n_0 ;
  wire \slv_rdata[1]_i_9_n_0 ;
  wire \slv_rdata[2]_i_10_n_0 ;
  wire \slv_rdata[2]_i_15_n_0 ;
  wire \slv_rdata[2]_i_16_n_0 ;
  wire \slv_rdata[2]_i_17_n_0 ;
  wire \slv_rdata[2]_i_18_n_0 ;
  wire \slv_rdata[2]_i_1_n_0 ;
  wire \slv_rdata[2]_i_27_n_0 ;
  wire \slv_rdata[2]_i_28_n_0 ;
  wire \slv_rdata[2]_i_29_n_0 ;
  wire \slv_rdata[2]_i_30_n_0 ;
  wire \slv_rdata[2]_i_31_n_0 ;
  wire \slv_rdata[2]_i_32_n_0 ;
  wire \slv_rdata[2]_i_33_n_0 ;
  wire \slv_rdata[2]_i_34_n_0 ;
  wire \slv_rdata[2]_i_35_n_0 ;
  wire \slv_rdata[2]_i_36_n_0 ;
  wire \slv_rdata[2]_i_37_n_0 ;
  wire \slv_rdata[2]_i_38_n_0 ;
  wire \slv_rdata[2]_i_39_n_0 ;
  wire \slv_rdata[2]_i_3_n_0 ;
  wire \slv_rdata[2]_i_40_n_0 ;
  wire \slv_rdata[2]_i_41_n_0 ;
  wire \slv_rdata[2]_i_42_n_0 ;
  wire \slv_rdata[2]_i_5_n_0 ;
  wire \slv_rdata[2]_i_8_n_0 ;
  wire \slv_rdata[2]_i_9_n_0 ;
  wire \slv_rdata[3]_i_21_n_0 ;
  wire \slv_rdata[3]_i_22_n_0 ;
  wire \slv_rdata[3]_i_23_n_0 ;
  wire \slv_rdata[3]_i_24_n_0 ;
  wire \slv_rdata[3]_i_25_n_0 ;
  wire \slv_rdata[3]_i_26_n_0 ;
  wire \slv_rdata[3]_i_27_n_0 ;
  wire \slv_rdata[3]_i_28_n_0 ;
  wire \slv_rdata[3]_i_29_n_0 ;
  wire \slv_rdata[3]_i_30_n_0 ;
  wire \slv_rdata[3]_i_31_n_0 ;
  wire \slv_rdata[3]_i_32_n_0 ;
  wire \slv_rdata[3]_i_33_n_0 ;
  wire \slv_rdata[3]_i_34_n_0 ;
  wire \slv_rdata[3]_i_35_n_0 ;
  wire \slv_rdata[3]_i_36_n_0 ;
  wire \slv_rdata[3]_i_37_n_0 ;
  wire \slv_rdata[3]_i_38_n_0 ;
  wire \slv_rdata[3]_i_39_n_0 ;
  wire \slv_rdata[3]_i_40_n_0 ;
  wire \slv_rdata[3]_i_4_n_0 ;
  wire \slv_rdata[3]_i_5_n_0 ;
  wire \slv_rdata[4]_i_11_n_0 ;
  wire \slv_rdata[4]_i_12_n_0 ;
  wire \slv_rdata[4]_i_13_n_0 ;
  wire \slv_rdata[4]_i_22_n_0 ;
  wire \slv_rdata[4]_i_23_n_0 ;
  wire \slv_rdata[4]_i_24_n_0 ;
  wire \slv_rdata[4]_i_25_n_0 ;
  wire \slv_rdata[4]_i_26_n_0 ;
  wire \slv_rdata[4]_i_27_n_0 ;
  wire \slv_rdata[4]_i_28_n_0 ;
  wire \slv_rdata[4]_i_29_n_0 ;
  wire \slv_rdata[4]_i_30_n_0 ;
  wire \slv_rdata[4]_i_31_n_0 ;
  wire \slv_rdata[4]_i_32_n_0 ;
  wire \slv_rdata[4]_i_33_n_0 ;
  wire \slv_rdata[4]_i_34_n_0 ;
  wire \slv_rdata[4]_i_35_n_0 ;
  wire \slv_rdata[4]_i_36_n_0 ;
  wire \slv_rdata[4]_i_37_n_0 ;
  wire \slv_rdata[4]_i_4_n_0 ;
  wire \slv_rdata[4]_i_5_n_0 ;
  wire \slv_rdata[4]_i_6_n_0 ;
  wire \slv_rdata[5]_i_11_n_0 ;
  wire \slv_rdata[5]_i_12_n_0 ;
  wire \slv_rdata[5]_i_13_n_0 ;
  wire \slv_rdata[5]_i_22_n_0 ;
  wire \slv_rdata[5]_i_23_n_0 ;
  wire \slv_rdata[5]_i_24_n_0 ;
  wire \slv_rdata[5]_i_25_n_0 ;
  wire \slv_rdata[5]_i_26_n_0 ;
  wire \slv_rdata[5]_i_27_n_0 ;
  wire \slv_rdata[5]_i_28_n_0 ;
  wire \slv_rdata[5]_i_29_n_0 ;
  wire \slv_rdata[5]_i_30_n_0 ;
  wire \slv_rdata[5]_i_31_n_0 ;
  wire \slv_rdata[5]_i_32_n_0 ;
  wire \slv_rdata[5]_i_33_n_0 ;
  wire \slv_rdata[5]_i_34_n_0 ;
  wire \slv_rdata[5]_i_35_n_0 ;
  wire \slv_rdata[5]_i_36_n_0 ;
  wire \slv_rdata[5]_i_37_n_0 ;
  wire \slv_rdata[5]_i_4_n_0 ;
  wire \slv_rdata[5]_i_5_n_0 ;
  wire \slv_rdata[5]_i_6_n_0 ;
  wire \slv_rdata[6]_i_11_n_0 ;
  wire \slv_rdata[6]_i_12_n_0 ;
  wire \slv_rdata[6]_i_13_n_0 ;
  wire \slv_rdata[6]_i_22_n_0 ;
  wire \slv_rdata[6]_i_23_n_0 ;
  wire \slv_rdata[6]_i_24_n_0 ;
  wire \slv_rdata[6]_i_25_n_0 ;
  wire \slv_rdata[6]_i_26_n_0 ;
  wire \slv_rdata[6]_i_27_n_0 ;
  wire \slv_rdata[6]_i_28_n_0 ;
  wire \slv_rdata[6]_i_29_n_0 ;
  wire \slv_rdata[6]_i_30_n_0 ;
  wire \slv_rdata[6]_i_31_n_0 ;
  wire \slv_rdata[6]_i_32_n_0 ;
  wire \slv_rdata[6]_i_33_n_0 ;
  wire \slv_rdata[6]_i_34_n_0 ;
  wire \slv_rdata[6]_i_35_n_0 ;
  wire \slv_rdata[6]_i_36_n_0 ;
  wire \slv_rdata[6]_i_37_n_0 ;
  wire \slv_rdata[6]_i_4_n_0 ;
  wire \slv_rdata[6]_i_5_n_0 ;
  wire \slv_rdata[6]_i_6_n_0 ;
  wire \slv_rdata[7]_i_11_n_0 ;
  wire \slv_rdata[7]_i_12_n_0 ;
  wire \slv_rdata[7]_i_21_n_0 ;
  wire \slv_rdata[7]_i_22_n_0 ;
  wire \slv_rdata[7]_i_23_n_0 ;
  wire \slv_rdata[7]_i_24_n_0 ;
  wire \slv_rdata[7]_i_25_n_0 ;
  wire \slv_rdata[7]_i_26_n_0 ;
  wire \slv_rdata[7]_i_27_n_0 ;
  wire \slv_rdata[7]_i_28_n_0 ;
  wire \slv_rdata[7]_i_29_n_0 ;
  wire \slv_rdata[7]_i_30_n_0 ;
  wire \slv_rdata[7]_i_31_n_0 ;
  wire \slv_rdata[7]_i_32_n_0 ;
  wire \slv_rdata[7]_i_33_n_0 ;
  wire \slv_rdata[7]_i_34_n_0 ;
  wire \slv_rdata[7]_i_35_n_0 ;
  wire \slv_rdata[7]_i_36_n_0 ;
  wire \slv_rdata[7]_i_4_n_0 ;
  wire \slv_rdata[7]_i_5_n_0 ;
  wire \slv_rdata[7]_i_6_n_0 ;
  wire \slv_rdata[8]_i_19_n_0 ;
  wire \slv_rdata[8]_i_20_n_0 ;
  wire \slv_rdata[8]_i_21_n_0 ;
  wire \slv_rdata[8]_i_22_n_0 ;
  wire \slv_rdata[8]_i_23_n_0 ;
  wire \slv_rdata[8]_i_24_n_0 ;
  wire \slv_rdata[8]_i_25_n_0 ;
  wire \slv_rdata[8]_i_26_n_0 ;
  wire \slv_rdata[8]_i_27_n_0 ;
  wire \slv_rdata[8]_i_28_n_0 ;
  wire \slv_rdata[8]_i_29_n_0 ;
  wire \slv_rdata[8]_i_30_n_0 ;
  wire \slv_rdata[8]_i_31_n_0 ;
  wire \slv_rdata[8]_i_32_n_0 ;
  wire \slv_rdata[8]_i_33_n_0 ;
  wire \slv_rdata[8]_i_34_n_0 ;
  wire \slv_rdata[8]_i_4_n_0 ;
  wire \slv_rdata[8]_i_5_n_0 ;
  wire \slv_rdata[8]_i_6_n_0 ;
  wire \slv_rdata[9]_i_19_n_0 ;
  wire \slv_rdata[9]_i_20_n_0 ;
  wire \slv_rdata[9]_i_21_n_0 ;
  wire \slv_rdata[9]_i_22_n_0 ;
  wire \slv_rdata[9]_i_23_n_0 ;
  wire \slv_rdata[9]_i_24_n_0 ;
  wire \slv_rdata[9]_i_25_n_0 ;
  wire \slv_rdata[9]_i_26_n_0 ;
  wire \slv_rdata[9]_i_27_n_0 ;
  wire \slv_rdata[9]_i_28_n_0 ;
  wire \slv_rdata[9]_i_29_n_0 ;
  wire \slv_rdata[9]_i_30_n_0 ;
  wire \slv_rdata[9]_i_31_n_0 ;
  wire \slv_rdata[9]_i_32_n_0 ;
  wire \slv_rdata[9]_i_33_n_0 ;
  wire \slv_rdata[9]_i_34_n_0 ;
  wire \slv_rdata[9]_i_4_n_0 ;
  wire \slv_rdata[9]_i_5_n_0 ;
  wire \slv_rdata[9]_i_6_n_0 ;
  wire \slv_rdata_reg[0]_0 ;
  wire \slv_rdata_reg[0]_1 ;
  wire \slv_rdata_reg[0]_i_10_n_0 ;
  wire \slv_rdata_reg[0]_i_11_n_0 ;
  wire \slv_rdata_reg[0]_i_12_n_0 ;
  wire \slv_rdata_reg[0]_i_13_n_0 ;
  wire \slv_rdata_reg[0]_i_18_n_0 ;
  wire \slv_rdata_reg[0]_i_19_n_0 ;
  wire \slv_rdata_reg[0]_i_20_n_0 ;
  wire \slv_rdata_reg[0]_i_21_n_0 ;
  wire \slv_rdata_reg[0]_i_22_n_0 ;
  wire \slv_rdata_reg[0]_i_23_n_0 ;
  wire \slv_rdata_reg[0]_i_24_n_0 ;
  wire \slv_rdata_reg[0]_i_25_n_0 ;
  wire \slv_rdata_reg[0]_i_2_n_0 ;
  wire \slv_rdata_reg[0]_i_5_n_0 ;
  wire \slv_rdata_reg[0]_i_6_n_0 ;
  wire \slv_rdata_reg[10]_0 ;
  wire \slv_rdata_reg[10]_i_10_n_0 ;
  wire \slv_rdata_reg[10]_i_11_n_0 ;
  wire \slv_rdata_reg[10]_i_12_n_0 ;
  wire \slv_rdata_reg[10]_i_13_n_0 ;
  wire \slv_rdata_reg[10]_i_14_n_0 ;
  wire \slv_rdata_reg[10]_i_15_0 ;
  wire \slv_rdata_reg[10]_i_15_1 ;
  wire \slv_rdata_reg[10]_i_15_n_0 ;
  wire \slv_rdata_reg[10]_i_16_n_0 ;
  wire \slv_rdata_reg[10]_i_17_n_0 ;
  wire \slv_rdata_reg[10]_i_18_n_0 ;
  wire \slv_rdata_reg[10]_i_7_n_0 ;
  wire \slv_rdata_reg[10]_i_8_n_0 ;
  wire \slv_rdata_reg[10]_i_9_n_0 ;
  wire \slv_rdata_reg[11]_0 ;
  wire \slv_rdata_reg[11]_i_10_n_0 ;
  wire \slv_rdata_reg[11]_i_11_n_0 ;
  wire \slv_rdata_reg[11]_i_12_n_0 ;
  wire \slv_rdata_reg[11]_i_13_n_0 ;
  wire \slv_rdata_reg[11]_i_14_n_0 ;
  wire \slv_rdata_reg[11]_i_15_n_0 ;
  wire \slv_rdata_reg[11]_i_16_n_0 ;
  wire \slv_rdata_reg[11]_i_17_n_0 ;
  wire \slv_rdata_reg[11]_i_18_n_0 ;
  wire \slv_rdata_reg[11]_i_7_n_0 ;
  wire \slv_rdata_reg[11]_i_8_n_0 ;
  wire \slv_rdata_reg[11]_i_9_n_0 ;
  wire \slv_rdata_reg[12]_0 ;
  wire \slv_rdata_reg[12]_i_10_n_0 ;
  wire \slv_rdata_reg[12]_i_11_n_0 ;
  wire \slv_rdata_reg[12]_i_12_n_0 ;
  wire \slv_rdata_reg[12]_i_13_n_0 ;
  wire \slv_rdata_reg[12]_i_14_n_0 ;
  wire \slv_rdata_reg[12]_i_15_n_0 ;
  wire \slv_rdata_reg[12]_i_16_n_0 ;
  wire \slv_rdata_reg[12]_i_17_n_0 ;
  wire \slv_rdata_reg[12]_i_18_n_0 ;
  wire \slv_rdata_reg[12]_i_7_n_0 ;
  wire \slv_rdata_reg[12]_i_8_n_0 ;
  wire \slv_rdata_reg[12]_i_9_n_0 ;
  wire \slv_rdata_reg[13]_0 ;
  wire \slv_rdata_reg[13]_i_10_n_0 ;
  wire \slv_rdata_reg[13]_i_11_n_0 ;
  wire \slv_rdata_reg[13]_i_12_n_0 ;
  wire \slv_rdata_reg[13]_i_13_n_0 ;
  wire \slv_rdata_reg[13]_i_14_n_0 ;
  wire \slv_rdata_reg[13]_i_15_n_0 ;
  wire \slv_rdata_reg[13]_i_16_n_0 ;
  wire \slv_rdata_reg[13]_i_17_n_0 ;
  wire \slv_rdata_reg[13]_i_18_n_0 ;
  wire \slv_rdata_reg[13]_i_7_n_0 ;
  wire \slv_rdata_reg[13]_i_8_n_0 ;
  wire \slv_rdata_reg[13]_i_9_n_0 ;
  wire \slv_rdata_reg[14]_0 ;
  wire \slv_rdata_reg[14]_1 ;
  wire \slv_rdata_reg[14]_i_10_n_0 ;
  wire \slv_rdata_reg[14]_i_11_n_0 ;
  wire \slv_rdata_reg[14]_i_12_n_0 ;
  wire \slv_rdata_reg[14]_i_13_n_0 ;
  wire \slv_rdata_reg[14]_i_14_n_0 ;
  wire \slv_rdata_reg[14]_i_15_n_0 ;
  wire \slv_rdata_reg[14]_i_16_n_0 ;
  wire \slv_rdata_reg[14]_i_17_n_0 ;
  wire \slv_rdata_reg[14]_i_18_n_0 ;
  wire \slv_rdata_reg[14]_i_7_n_0 ;
  wire \slv_rdata_reg[14]_i_8_n_0 ;
  wire \slv_rdata_reg[14]_i_9_n_0 ;
  wire \slv_rdata_reg[15]_0 ;
  wire \slv_rdata_reg[15]_1 ;
  wire \slv_rdata_reg[15]_i_10_n_0 ;
  wire \slv_rdata_reg[15]_i_11_n_0 ;
  wire \slv_rdata_reg[15]_i_12_n_0 ;
  wire \slv_rdata_reg[15]_i_13_n_0 ;
  wire \slv_rdata_reg[15]_i_14_0 ;
  wire \slv_rdata_reg[15]_i_14_n_0 ;
  wire \slv_rdata_reg[15]_i_15_n_0 ;
  wire \slv_rdata_reg[15]_i_16_n_0 ;
  wire \slv_rdata_reg[15]_i_17_n_0 ;
  wire \slv_rdata_reg[15]_i_18_n_0 ;
  wire \slv_rdata_reg[15]_i_19_n_0 ;
  wire \slv_rdata_reg[15]_i_20_n_0 ;
  wire \slv_rdata_reg[15]_i_9_n_0 ;
  wire \slv_rdata_reg[1]_i_10_n_0 ;
  wire \slv_rdata_reg[1]_i_11_n_0 ;
  wire \slv_rdata_reg[1]_i_12_n_0 ;
  wire \slv_rdata_reg[1]_i_13_n_0 ;
  wire \slv_rdata_reg[1]_i_18_n_0 ;
  wire \slv_rdata_reg[1]_i_19_n_0 ;
  wire \slv_rdata_reg[1]_i_20_n_0 ;
  wire \slv_rdata_reg[1]_i_21_n_0 ;
  wire \slv_rdata_reg[1]_i_22_n_0 ;
  wire \slv_rdata_reg[1]_i_23_n_0 ;
  wire \slv_rdata_reg[1]_i_24_0 ;
  wire \slv_rdata_reg[1]_i_24_n_0 ;
  wire \slv_rdata_reg[1]_i_25_n_0 ;
  wire \slv_rdata_reg[1]_i_2_n_0 ;
  wire \slv_rdata_reg[1]_i_5_n_0 ;
  wire \slv_rdata_reg[1]_i_6_n_0 ;
  wire \slv_rdata_reg[2]_0 ;
  wire \slv_rdata_reg[2]_1 ;
  wire \slv_rdata_reg[2]_i_11_n_0 ;
  wire \slv_rdata_reg[2]_i_12_n_0 ;
  wire \slv_rdata_reg[2]_i_13_n_0 ;
  wire \slv_rdata_reg[2]_i_14_n_0 ;
  wire \slv_rdata_reg[2]_i_19_n_0 ;
  wire \slv_rdata_reg[2]_i_20_n_0 ;
  wire \slv_rdata_reg[2]_i_21_n_0 ;
  wire \slv_rdata_reg[2]_i_22_n_0 ;
  wire \slv_rdata_reg[2]_i_23_0 ;
  wire \slv_rdata_reg[2]_i_23_n_0 ;
  wire \slv_rdata_reg[2]_i_24_n_0 ;
  wire \slv_rdata_reg[2]_i_25_n_0 ;
  wire \slv_rdata_reg[2]_i_26_n_0 ;
  wire \slv_rdata_reg[2]_i_2_n_0 ;
  wire \slv_rdata_reg[2]_i_6_n_0 ;
  wire \slv_rdata_reg[2]_i_7_n_0 ;
  wire \slv_rdata_reg[3]_0 ;
  wire \slv_rdata_reg[3]_1 ;
  wire \slv_rdata_reg[3]_i_10_n_0 ;
  wire \slv_rdata_reg[3]_i_11_n_0 ;
  wire \slv_rdata_reg[3]_i_12_n_0 ;
  wire \slv_rdata_reg[3]_i_13_n_0 ;
  wire \slv_rdata_reg[3]_i_14_n_0 ;
  wire \slv_rdata_reg[3]_i_15_n_0 ;
  wire \slv_rdata_reg[3]_i_16_n_0 ;
  wire \slv_rdata_reg[3]_i_17_n_0 ;
  wire \slv_rdata_reg[3]_i_18_n_0 ;
  wire \slv_rdata_reg[3]_i_19_n_0 ;
  wire \slv_rdata_reg[3]_i_20_n_0 ;
  wire \slv_rdata_reg[3]_i_6_n_0 ;
  wire \slv_rdata_reg[3]_i_7_n_0 ;
  wire \slv_rdata_reg[3]_i_8_n_0 ;
  wire \slv_rdata_reg[3]_i_9_n_0 ;
  wire \slv_rdata_reg[4]_0 ;
  wire \slv_rdata_reg[4]_i_10_n_0 ;
  wire \slv_rdata_reg[4]_i_14_n_0 ;
  wire \slv_rdata_reg[4]_i_15_n_0 ;
  wire \slv_rdata_reg[4]_i_16_n_0 ;
  wire \slv_rdata_reg[4]_i_17_n_0 ;
  wire \slv_rdata_reg[4]_i_18_n_0 ;
  wire \slv_rdata_reg[4]_i_19_n_0 ;
  wire \slv_rdata_reg[4]_i_20_n_0 ;
  wire \slv_rdata_reg[4]_i_21_n_0 ;
  wire \slv_rdata_reg[4]_i_7_n_0 ;
  wire \slv_rdata_reg[4]_i_8_n_0 ;
  wire \slv_rdata_reg[4]_i_9_n_0 ;
  wire \slv_rdata_reg[5]_0 ;
  wire \slv_rdata_reg[5]_i_10_n_0 ;
  wire \slv_rdata_reg[5]_i_14_n_0 ;
  wire \slv_rdata_reg[5]_i_15_n_0 ;
  wire \slv_rdata_reg[5]_i_16_n_0 ;
  wire \slv_rdata_reg[5]_i_17_n_0 ;
  wire \slv_rdata_reg[5]_i_18_n_0 ;
  wire \slv_rdata_reg[5]_i_19_n_0 ;
  wire \slv_rdata_reg[5]_i_20_n_0 ;
  wire \slv_rdata_reg[5]_i_21_n_0 ;
  wire \slv_rdata_reg[5]_i_7_n_0 ;
  wire \slv_rdata_reg[5]_i_8_n_0 ;
  wire \slv_rdata_reg[5]_i_9_n_0 ;
  wire \slv_rdata_reg[6]_0 ;
  wire \slv_rdata_reg[6]_1 ;
  wire \slv_rdata_reg[6]_i_10_n_0 ;
  wire \slv_rdata_reg[6]_i_14_n_0 ;
  wire \slv_rdata_reg[6]_i_15_n_0 ;
  wire \slv_rdata_reg[6]_i_16_n_0 ;
  wire \slv_rdata_reg[6]_i_17_n_0 ;
  wire \slv_rdata_reg[6]_i_18_n_0 ;
  wire \slv_rdata_reg[6]_i_19_n_0 ;
  wire \slv_rdata_reg[6]_i_20_n_0 ;
  wire \slv_rdata_reg[6]_i_21_n_0 ;
  wire \slv_rdata_reg[6]_i_7_n_0 ;
  wire \slv_rdata_reg[6]_i_8_n_0 ;
  wire \slv_rdata_reg[6]_i_9_n_0 ;
  wire \slv_rdata_reg[7]_0 ;
  wire \slv_rdata_reg[7]_i_10_n_0 ;
  wire \slv_rdata_reg[7]_i_13_n_0 ;
  wire \slv_rdata_reg[7]_i_14_n_0 ;
  wire \slv_rdata_reg[7]_i_15_n_0 ;
  wire \slv_rdata_reg[7]_i_16_n_0 ;
  wire \slv_rdata_reg[7]_i_17_n_0 ;
  wire \slv_rdata_reg[7]_i_18_n_0 ;
  wire \slv_rdata_reg[7]_i_19_n_0 ;
  wire \slv_rdata_reg[7]_i_20_n_0 ;
  wire \slv_rdata_reg[7]_i_7_n_0 ;
  wire \slv_rdata_reg[7]_i_8_n_0 ;
  wire \slv_rdata_reg[7]_i_9_n_0 ;
  wire \slv_rdata_reg[8]_0 ;
  wire \slv_rdata_reg[8]_i_10_n_0 ;
  wire \slv_rdata_reg[8]_i_11_n_0 ;
  wire \slv_rdata_reg[8]_i_12_n_0 ;
  wire \slv_rdata_reg[8]_i_13_0 ;
  wire \slv_rdata_reg[8]_i_13_n_0 ;
  wire \slv_rdata_reg[8]_i_14_n_0 ;
  wire \slv_rdata_reg[8]_i_15_n_0 ;
  wire \slv_rdata_reg[8]_i_16_n_0 ;
  wire \slv_rdata_reg[8]_i_17_n_0 ;
  wire \slv_rdata_reg[8]_i_18_n_0 ;
  wire \slv_rdata_reg[8]_i_7_n_0 ;
  wire \slv_rdata_reg[8]_i_8_n_0 ;
  wire \slv_rdata_reg[8]_i_9_n_0 ;
  wire \slv_rdata_reg[9]_0 ;
  wire \slv_rdata_reg[9]_i_10_n_0 ;
  wire \slv_rdata_reg[9]_i_11_n_0 ;
  wire \slv_rdata_reg[9]_i_12_n_0 ;
  wire \slv_rdata_reg[9]_i_13_n_0 ;
  wire \slv_rdata_reg[9]_i_14_n_0 ;
  wire \slv_rdata_reg[9]_i_15_n_0 ;
  wire \slv_rdata_reg[9]_i_16_n_0 ;
  wire \slv_rdata_reg[9]_i_17_n_0 ;
  wire \slv_rdata_reg[9]_i_18_n_0 ;
  wire \slv_rdata_reg[9]_i_7_n_0 ;
  wire \slv_rdata_reg[9]_i_8_n_0 ;
  wire \slv_rdata_reg[9]_i_9_n_0 ;
  wire slv_rden_r;
  wire [6:0]slv_wdata_r_internal;
  wire \slv_wdata_r_internal_reg_n_0_[10] ;
  wire \slv_wdata_r_internal_reg_n_0_[11] ;
  wire \slv_wdata_r_internal_reg_n_0_[12] ;
  wire \slv_wdata_r_internal_reg_n_0_[13] ;
  wire \slv_wdata_r_internal_reg_n_0_[14] ;
  wire \slv_wdata_r_internal_reg_n_0_[15] ;
  wire \slv_wdata_r_internal_reg_n_0_[7] ;
  wire \slv_wdata_r_internal_reg_n_0_[8] ;
  wire \slv_wdata_r_internal_reg_n_0_[9] ;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen__xdcDup__1 clk2clk_handshake_pulse_gen_i
       (.E(clk2clk_handshake_pulse_gen_i_n_3),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .clk2_valid_pulse_reg_0(slv_wren_clk2),
        .clk2_valid_pulse_reg_1(clk2clk_handshake_pulse_gen_i_n_4),
        .clk2_valid_pulse_reg_10(clk2clk_handshake_pulse_gen_i_n_13),
        .clk2_valid_pulse_reg_11(clk2clk_handshake_pulse_gen_i_n_14),
        .clk2_valid_pulse_reg_12(clk2clk_handshake_pulse_gen_i_n_15),
        .clk2_valid_pulse_reg_13(clk2clk_handshake_pulse_gen_i_n_16),
        .clk2_valid_pulse_reg_14(clk2clk_handshake_pulse_gen_i_n_17),
        .clk2_valid_pulse_reg_15(clk2clk_handshake_pulse_gen_i_n_18),
        .clk2_valid_pulse_reg_16(clk2clk_handshake_pulse_gen_i_n_19),
        .clk2_valid_pulse_reg_17(clk2clk_handshake_pulse_gen_i_n_20),
        .clk2_valid_pulse_reg_18(clk2clk_handshake_pulse_gen_i_n_21),
        .clk2_valid_pulse_reg_2(clk2clk_handshake_pulse_gen_i_n_5),
        .clk2_valid_pulse_reg_3(clk2clk_handshake_pulse_gen_i_n_6),
        .clk2_valid_pulse_reg_4(clk2clk_handshake_pulse_gen_i_n_7),
        .clk2_valid_pulse_reg_5(clk2clk_handshake_pulse_gen_i_n_8),
        .clk2_valid_pulse_reg_6(clk2clk_handshake_pulse_gen_i_n_9),
        .clk2_valid_pulse_reg_7(clk2clk_handshake_pulse_gen_i_n_10),
        .clk2_valid_pulse_reg_8(clk2clk_handshake_pulse_gen_i_n_11),
        .clk2_valid_pulse_reg_9(clk2clk_handshake_pulse_gen_i_n_12),
        .dac00_dg_enable_01(dac00_dg_enable_01),
        .\dac01_dg_control_0_reg[7] (\dac01_dg_control_0_reg[7]_0 ),
        .\dac01_dg_control_0_reg[7]_0 (\dac01_dg_control_0_reg_n_0_[7] ),
        .\dac01_dg_enable_0_reg[0] (\dac01_dg_enable_0_reg[0]_0 ),
        .\dac01_dg_i_value_0_reg[15] (\dac01_dg_i_value_0_reg[15]_0 ),
        .\dac01_dg_inc_0_reg[6] (\dac01_dg_inc_0_reg[6]_0 ),
        .\dac01_dg_init_0_0_reg[0] (\dac01_dg_init_0_0_reg[0]_0 ),
        .\dac01_dg_init_10_0_reg[0] (\dac01_dg_init_10_0_reg[0]_0 ),
        .\dac01_dg_init_11_0_reg[0] (\dac01_dg_init_11_0_reg[0]_0 ),
        .\dac01_dg_init_12_0_reg[0] (\dac01_dg_init_12_0_reg[0]_0 ),
        .\dac01_dg_init_13_0_reg[0] (\dac01_dg_init_13_0_reg[0]_0 ),
        .\dac01_dg_init_14_0_reg[0] (\dac01_dg_init_14_0_reg[0]_0 ),
        .\dac01_dg_init_1_0_reg[0] (\dac01_dg_init_1_0_reg[0]_0 ),
        .\dac01_dg_init_2_0_reg[0] (\dac01_dg_init_2_0_reg[0]_0 ),
        .\dac01_dg_init_3_0_reg[0] (\dac01_dg_init_3_0_reg[0]_0 ),
        .\dac01_dg_init_4_0_reg[0] (\dac01_dg_init_4_0_reg[0]_0 ),
        .\dac01_dg_init_5_0_reg[0] (\dac01_dg_init_5_0_reg[0]_0 ),
        .\dac01_dg_init_6_0_reg[0] (\dac01_dg_init_6_0_reg[0]_0 ),
        .\dac01_dg_init_8_0_reg[0] (\dac01_dg_init_8_0_reg[0]_0 ),
        .\dac01_dg_init_9_0_reg[0] (\dac01_dg_init_9_0_reg[0]_0 ),
        .\dac01_dg_mult_control_0_reg[2] (\dac01_dg_mult_control_0_reg[2]_0 ),
        .\dac01_dg_q_value_0_reg[15] (\dac01_dg_q_value_0_reg[15]_0 ),
        .\dac01_dg_type_0_reg[3] (\dac01_dg_type_0_reg[3]_0 ),
        .\dac02_dg_control_0_reg[7] (\dac02_dg_control_0_reg[7]_0 ),
        .\dac02_dg_control_0_reg[7]_0 (\dac02_dg_control_0_reg_n_0_[7] ),
        .\dac02_dg_enable_0_reg[0] (\dac02_dg_enable_0_reg[0]_0 ),
        .\dac02_dg_i_value_0_reg[15] (\dac02_dg_i_value_0_reg[15]_0 ),
        .\dac02_dg_inc_0_reg[6] (\dac02_dg_inc_0_reg[6]_0 ),
        .\dac02_dg_init_0_0_reg[0] (\dac02_dg_init_0_0_reg[0]_0 ),
        .\dac02_dg_init_10_0_reg[0] (\dac02_dg_init_10_0_reg[0]_0 ),
        .\dac02_dg_init_11_0_reg[0] (\dac02_dg_init_11_0_reg[0]_0 ),
        .\dac02_dg_init_12_0_reg[0] (\dac02_dg_init_12_0_reg[0]_0 ),
        .\dac02_dg_init_13_0_reg[0] (\dac02_dg_init_13_0_reg[0]_0 ),
        .\dac02_dg_init_14_0_reg[0] (\dac02_dg_init_14_0_reg[0]_0 ),
        .\dac02_dg_init_15_0_reg[0] (\dac02_dg_init_15_0_reg[0]_0 ),
        .\dac02_dg_init_1_0_reg[0] (\dac02_dg_init_1_0_reg[0]_0 ),
        .\dac02_dg_init_2_0_reg[0] (\dac02_dg_init_2_0_reg[0]_0 ),
        .\dac02_dg_init_3_0_reg[0] (\dac02_dg_init_3_0_reg[0]_0 ),
        .\dac02_dg_init_4_0_reg[0] (\dac02_dg_init_4_0_reg[0]_0 ),
        .\dac02_dg_init_5_0_reg[0] (\dac02_dg_init_5_0_reg[0]_0 ),
        .\dac02_dg_init_6_0_reg[0] (\dac02_dg_init_6_0_reg[0]_0 ),
        .\dac02_dg_init_7_0_reg[0] (\dac02_dg_init_7_0_reg[0]_0 ),
        .\dac02_dg_init_8_0_reg[0] (\dac02_dg_init_8_0_reg[0]_0 ),
        .\dac02_dg_init_9_0_reg[0] (\dac02_dg_init_9_0_reg[0]_0 ),
        .\dac02_dg_mult_control_0_reg[2] (\dac02_dg_mult_control_0_reg[2]_0 ),
        .\dac02_dg_q_value_0_reg[15] (\dac02_dg_q_value_0_reg[15]_0 ),
        .\dac02_dg_type_0_reg[3] (\dac02_dg_type_0_reg[3]_0 ),
        .\dac03_dg_i_value_0_reg[15] (\dac03_dg_i_value_0_reg[15]_0 ),
        .\dac03_dg_inc_0_reg[6] (\dac03_dg_inc_0_reg[6]_0 ),
        .\dac03_dg_init_0_0_reg[0] (\dac03_dg_init_0_0_reg[0]_0 ),
        .\dac03_dg_init_10_0_reg[0] (\dac03_dg_init_10_0_reg[0]_0 ),
        .\dac03_dg_init_11_0_reg[0] (\dac03_dg_init_11_0_reg[0]_0 ),
        .\dac03_dg_init_12_0_reg[0] (\dac03_dg_init_12_0_reg[0]_0 ),
        .\dac03_dg_init_13_0_reg[0] (\dac03_dg_init_13_0_reg[0]_0 ),
        .\dac03_dg_init_14_0_reg[0] (\dac03_dg_init_14_0_reg[0]_0 ),
        .\dac03_dg_init_1_0_reg[0] (\dac03_dg_init_1_0_reg[0]_0 ),
        .\dac03_dg_init_2_0_reg[0] (\dac03_dg_init_2_0_reg[0]_0 ),
        .\dac03_dg_init_3_0_reg[0] (\dac03_dg_init_3_0_reg[0]_0 ),
        .\dac03_dg_init_4_0_reg[0] (\dac03_dg_init_4_0_reg[0]_0 ),
        .\dac03_dg_init_5_0_reg[0] (\dac03_dg_init_5_0_reg[0]_0 ),
        .\dac03_dg_init_6_0_reg[0] (\dac03_dg_init_6_0_reg[0]_0 ),
        .\dac03_dg_init_7_0_reg[0] (\dac03_dg_init_7_0_reg[0]_0 ),
        .\dac03_dg_init_8_0_reg[0] (\dac03_dg_init_8_0_reg[0]_0 ),
        .\dac03_dg_init_9_0_reg[0] (\dac03_dg_init_9_0_reg[0]_0 ),
        .\dac03_dg_mult_control_0_reg[2] (\dac03_dg_mult_control_0_reg[2]_0 ),
        .\dac03_dg_q_value_0_reg[15] (\dac03_dg_q_value_0_reg[15]_0 ),
        .\dac03_dg_type_0_reg[3] (\dac03_dg_type_0_reg[3]_0 ),
        .dac0axi_map_wready(dac0axi_map_wready),
        .dac0slv_rden(dac0slv_rden),
        .dac0slv_rden_reg(clk2clk_handshake_pulse_gen_i_n_70),
        .dest_out(dest_out),
        .m0_axis_clock(m0_axis_clock),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_rden_r),
        .slv_rden_r_reg(clk2clk_handshake_pulse_gen_i_n_22),
        .slv_rden_r_reg_0(clk2clk_handshake_pulse_gen_i_n_23),
        .slv_rden_r_reg_1(clk2clk_handshake_pulse_gen_i_n_24),
        .slv_rden_r_reg_10(clk2clk_handshake_pulse_gen_i_n_33),
        .slv_rden_r_reg_11(clk2clk_handshake_pulse_gen_i_n_34),
        .slv_rden_r_reg_12(clk2clk_handshake_pulse_gen_i_n_35),
        .slv_rden_r_reg_13(clk2clk_handshake_pulse_gen_i_n_36),
        .slv_rden_r_reg_14(clk2clk_handshake_pulse_gen_i_n_37),
        .slv_rden_r_reg_15(clk2clk_handshake_pulse_gen_i_n_38),
        .slv_rden_r_reg_16(clk2clk_handshake_pulse_gen_i_n_39),
        .slv_rden_r_reg_17(clk2clk_handshake_pulse_gen_i_n_40),
        .slv_rden_r_reg_18(clk2clk_handshake_pulse_gen_i_n_41),
        .slv_rden_r_reg_19(clk2clk_handshake_pulse_gen_i_n_42),
        .slv_rden_r_reg_2(clk2clk_handshake_pulse_gen_i_n_25),
        .slv_rden_r_reg_20(clk2clk_handshake_pulse_gen_i_n_43),
        .slv_rden_r_reg_21(clk2clk_handshake_pulse_gen_i_n_44),
        .slv_rden_r_reg_22(clk2clk_handshake_pulse_gen_i_n_45),
        .slv_rden_r_reg_23(clk2clk_handshake_pulse_gen_i_n_46),
        .slv_rden_r_reg_24(clk2clk_handshake_pulse_gen_i_n_47),
        .slv_rden_r_reg_25(clk2clk_handshake_pulse_gen_i_n_48),
        .slv_rden_r_reg_26(clk2clk_handshake_pulse_gen_i_n_49),
        .slv_rden_r_reg_27(clk2clk_handshake_pulse_gen_i_n_50),
        .slv_rden_r_reg_28(clk2clk_handshake_pulse_gen_i_n_51),
        .slv_rden_r_reg_29(clk2clk_handshake_pulse_gen_i_n_52),
        .slv_rden_r_reg_3(clk2clk_handshake_pulse_gen_i_n_26),
        .slv_rden_r_reg_30(clk2clk_handshake_pulse_gen_i_n_53),
        .slv_rden_r_reg_31(clk2clk_handshake_pulse_gen_i_n_54),
        .slv_rden_r_reg_32(clk2clk_handshake_pulse_gen_i_n_55),
        .slv_rden_r_reg_33(clk2clk_handshake_pulse_gen_i_n_56),
        .slv_rden_r_reg_34(clk2clk_handshake_pulse_gen_i_n_57),
        .slv_rden_r_reg_35(clk2clk_handshake_pulse_gen_i_n_58),
        .slv_rden_r_reg_36(clk2clk_handshake_pulse_gen_i_n_59),
        .slv_rden_r_reg_37(clk2clk_handshake_pulse_gen_i_n_60),
        .slv_rden_r_reg_38(clk2clk_handshake_pulse_gen_i_n_61),
        .slv_rden_r_reg_39(clk2clk_handshake_pulse_gen_i_n_62),
        .slv_rden_r_reg_4(clk2clk_handshake_pulse_gen_i_n_27),
        .slv_rden_r_reg_40(clk2clk_handshake_pulse_gen_i_n_63),
        .slv_rden_r_reg_41(clk2clk_handshake_pulse_gen_i_n_64),
        .slv_rden_r_reg_42(clk2clk_handshake_pulse_gen_i_n_65),
        .slv_rden_r_reg_43(clk2clk_handshake_pulse_gen_i_n_66),
        .slv_rden_r_reg_44(clk2clk_handshake_pulse_gen_i_n_67),
        .slv_rden_r_reg_45(clk2clk_handshake_pulse_gen_i_n_68),
        .slv_rden_r_reg_5(clk2clk_handshake_pulse_gen_i_n_28),
        .slv_rden_r_reg_6(clk2clk_handshake_pulse_gen_i_n_29),
        .slv_rden_r_reg_7(clk2clk_handshake_pulse_gen_i_n_30),
        .slv_rden_r_reg_8(clk2clk_handshake_pulse_gen_i_n_31),
        .slv_rden_r_reg_9(clk2clk_handshake_pulse_gen_i_n_32),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .src_in(slv_access_valid_hold),
        .\syncstages_ff_reg[4] (clk2clk_handshake_pulse_gen_i_n_1));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac00_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(dest_out),
        .I2(\dac00_dg_control_0_reg[0]_1 ),
        .I3(\dac00_dg_control_0_reg_n_0_[7] ),
        .O(\dac00_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(m00_dg_control[0]),
        .R(\dac00_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(m00_dg_control[1]),
        .R(\dac00_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(m00_dg_control[2]),
        .R(\dac00_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(m00_dg_control[3]),
        .R(\dac00_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac00_dg_control_0_reg_n_0_[4] ),
        .R(\dac00_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac00_dg_control_0_reg_n_0_[5] ),
        .R(\dac00_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac00_dg_control_0_reg_n_0_[6] ),
        .R(\dac00_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_control_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\dac00_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac00_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac00_dg_enable_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac00_dg_enable_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac00_dg_enable_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac00_dg_enable_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac00_dg_enable_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac00_dg_enable_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac00_dg_enable_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_enable_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac00_dg_enable_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[10]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[10] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[11]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[11] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[12]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[12] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[13]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[13] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[14]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[14] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[15]_i_2 
       (.I0(\slv_wdata_r_internal_reg_n_0_[15] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[8]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[8] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_i_value_0[9]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[9] ),
        .I1(dest_out),
        .O(\dac00_dg_i_value_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac00_dg_i_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac00_dg_i_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac00_dg_i_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac00_dg_i_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac00_dg_i_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac00_dg_i_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac00_dg_i_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_i_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_i_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac00_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \dac00_dg_inc_0[4]_i_1 
       (.I0(slv_wdata_r_internal[4]),
        .I1(dest_out),
        .I2(\dac00_dg_inc_0_reg[0]_1 ),
        .I3(m00_dg_inc[4]),
        .O(\dac00_dg_inc_0[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \dac00_dg_inc_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_inc_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(m00_dg_inc[0]),
        .R(\dac00_dg_inc_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_inc_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_inc_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(m00_dg_inc[1]),
        .R(\dac00_dg_inc_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_inc_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_inc_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(m00_dg_inc[2]),
        .R(\dac00_dg_inc_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_inc_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_inc_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(m00_dg_inc[3]),
        .R(\dac00_dg_inc_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_inc_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\dac00_dg_inc_0[4]_i_1_n_0 ),
        .Q(m00_dg_inc[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_inc_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_inc_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(m00_dg_inc[5]),
        .R(\dac00_dg_inc_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_inc_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_inc_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(m00_dg_inc[6]),
        .R(\dac00_dg_inc_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[0]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[10]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[11]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[12]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[13]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[14]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[15]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[1]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[2]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[3]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[4]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[5]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[6]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[7]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[8]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_0_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[9]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[160]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[170]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[171]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[172]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[173]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[174]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[175]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[161]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[162]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[163]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[164]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[165]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[166]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[167]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[168]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_10_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[169]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[176]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[186]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[187]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[188]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[189]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[190]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[191]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[177]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[178]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[179]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[180]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[181]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[182]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[183]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[184]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_11_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[185]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[192]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[202]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[203]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[204]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[205]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[206]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[207]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[193]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[194]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[195]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[196]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[197]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[198]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[199]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[200]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_12_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[201]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[208]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[218]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[219]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[220]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[221]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[222]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[223]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[209]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[210]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[211]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[212]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[213]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[214]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[215]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[216]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_13_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[217]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[224]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[234]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[235]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[236]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[237]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[238]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[239]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[225]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[226]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[227]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[228]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[229]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[230]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[231]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[232]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_14_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[233]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[240]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[250]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[251]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[252]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[253]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[254]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[255]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[241]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[242]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[243]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[244]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[245]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[246]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[247]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[248]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_15_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[249]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[16]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[26]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[27]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[28]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[29]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[30]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[31]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[17]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[18]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[19]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[20]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[21]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[22]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[23]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[24]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_1_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[25]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[32]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[42]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[43]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[44]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[45]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[46]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[47]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[33]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[34]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[35]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[36]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[37]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[38]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[39]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[40]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_2_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[41]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[48]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[58]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[59]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[60]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[61]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[62]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[63]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[49]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[50]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[51]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[52]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[53]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[54]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[55]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[56]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_3_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[57]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[64]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[74]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[75]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[76]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[77]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[78]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[79]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[65]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[66]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[67]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[68]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[69]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[70]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[71]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[72]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_4_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[73]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[80]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[90]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[91]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[92]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[93]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[94]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[95]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[81]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[82]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[83]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[84]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[85]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[86]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[87]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[88]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_5_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[89]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[96]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[106]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[107]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[108]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[109]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[110]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[111]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[97]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[98]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[99]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[100]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[101]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[102]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[103]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[104]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_6_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[105]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[112]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[122]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[123]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[124]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[125]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[126]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[127]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[113]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[114]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[115]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[116]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[117]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[118]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[119]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[120]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_7_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[121]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[128]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[138]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[139]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[140]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[141]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[142]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[143]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[129]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[130]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[131]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[132]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[133]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[134]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[135]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[136]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_8_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[137]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(dac00_dg_init_0[144]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(dac00_dg_init_0[154]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(dac00_dg_init_0[155]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(dac00_dg_init_0[156]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(dac00_dg_init_0[157]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(dac00_dg_init_0[158]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(dac00_dg_init_0[159]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(dac00_dg_init_0[145]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(dac00_dg_init_0[146]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(dac00_dg_init_0[147]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(dac00_dg_init_0[148]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(dac00_dg_init_0[149]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(dac00_dg_init_0[150]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(dac00_dg_init_0[151]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(dac00_dg_init_0[152]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_init_9_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(dac00_dg_init_0[153]),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_mult_control_0[2]_i_2 
       (.I0(dest_out),
        .I1(slv_wdata_r_internal[2]),
        .O(\dac00_dg_mult_control_0[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_mult_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_mult_control_0_reg[0]_0 ),
        .D(\dac00_dg_type_0[0]_i_1_n_0 ),
        .Q(\dac00_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_mult_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_mult_control_0_reg[0]_0 ),
        .D(\dac00_dg_type_0[1]_i_1_n_0 ),
        .Q(\dac00_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_mult_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_mult_control_0_reg[0]_0 ),
        .D(\dac00_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac00_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac00_dg_q_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac00_dg_q_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac00_dg_q_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac00_dg_q_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac00_dg_q_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac00_dg_q_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac00_dg_q_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_q_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_q_value_0_reg[0]_0 ),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac00_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_type_0[0]_i_1 
       (.I0(dest_out),
        .I1(slv_wdata_r_internal[0]),
        .O(\dac00_dg_type_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_type_0[1]_i_1 
       (.I0(dest_out),
        .I1(slv_wdata_r_internal[1]),
        .O(\dac00_dg_type_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dac00_dg_type_0[2]_i_1 
       (.I0(slv_wdata_r_internal[2]),
        .I1(dest_out),
        .O(\dac00_dg_type_0[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac00_dg_type_0[3]_i_2 
       (.I0(dest_out),
        .I1(slv_wdata_r_internal[3]),
        .O(\dac00_dg_type_0[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_type_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_type_0_reg[0]_0 ),
        .D(\dac00_dg_type_0[0]_i_1_n_0 ),
        .Q(\dac00_dg_type_0_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_type_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_type_0_reg[0]_0 ),
        .D(\dac00_dg_type_0[1]_i_1_n_0 ),
        .Q(\dac00_dg_type_0_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_type_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_type_0_reg[0]_0 ),
        .D(\dac00_dg_type_0[2]_i_1_n_0 ),
        .Q(\dac00_dg_type_0_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac00_dg_type_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac00_dg_type_0_reg[0]_0 ),
        .D(\dac00_dg_type_0[3]_i_2_n_0 ),
        .Q(\dac00_dg_type_0_reg[3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_control_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_control_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_control_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_control_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_control_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_control_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_control_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_control_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_21),
        .Q(\dac01_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_enable_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_enable_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_enable_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_enable_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_enable_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_enable_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_enable_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_enable_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_enable_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_i_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_i_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_i_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_i_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_i_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_i_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_i_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_i_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac01_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac01_dg_inc_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_inc_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_inc_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_inc_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_inc_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_inc_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_inc_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_inc_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_inc_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_inc_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_inc_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_inc_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_inc_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_inc_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_0_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_0_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_0_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_0_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_0_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_0_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_0_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_0_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_0_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_10_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_10_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_10_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_10_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_10_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_10_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_10_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_10_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_10_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_11_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_11_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_11_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_11_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_11_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_11_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_11_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_11_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_11_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_12_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_12_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_12_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_12_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_12_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_12_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_12_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_12_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_12_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_13_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_13_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_13_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_13_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_13_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_13_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_13_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_13_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_13_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_14_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_14_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_14_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_14_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_14_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_14_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_14_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_14_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_14_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_15_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_15_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_15_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_15_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_15_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_15_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_15_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_15_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_15_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_1_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_1_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_1_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_1_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_1_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_1_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_1_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_1_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_1_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_2_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_2_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_2_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_2_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_2_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_2_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_2_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_2_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_2_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_3_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_3_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_3_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_3_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_3_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_3_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_3_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_3_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_3_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_4_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_4_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_4_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_4_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_4_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_4_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_4_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_4_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_4_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_5_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_5_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_5_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_5_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_5_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_5_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_5_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_5_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_5_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_6_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_6_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_6_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_6_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_6_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_6_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_6_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_6_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_6_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_7_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_7_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_7_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_7_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_7_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_7_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_7_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_7_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac01_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_7_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_8_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_8_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_8_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_8_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_8_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_8_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_8_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_8_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_8_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_init_9_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_init_9_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_init_9_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_init_9_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_init_9_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_init_9_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_init_9_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_init_9_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac01_dg_init_9_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_mult_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac00_dg_type_0[0]_i_1_n_0 ),
        .Q(\dac01_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_mult_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac00_dg_type_0[1]_i_1_n_0 ),
        .Q(\dac01_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_mult_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac00_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac01_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_q_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_q_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_q_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_q_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac01_dg_q_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac01_dg_q_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac01_dg_q_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_q_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac01_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_type_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac01_dg_type_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_type_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac01_dg_type_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_type_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac01_dg_type_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac01_dg_type_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac01_dg_type_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_control_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_control_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_control_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_control_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_control_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_control_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_control_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_control_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_20),
        .Q(\dac02_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_enable_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_enable_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_enable_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_enable_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_enable_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_enable_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_enable_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_enable_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_enable_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_i_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_i_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_i_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_i_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_i_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_i_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_i_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_i_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac02_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac02_dg_inc_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_inc_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_inc_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_inc_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_inc_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_inc_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_inc_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_inc_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_inc_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_inc_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_inc_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_inc_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_inc_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_inc_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_0_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_0_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_0_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_0_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_0_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_0_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_0_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_0_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_0_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_10_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_10_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_10_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_10_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_10_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_10_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_10_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_10_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_10_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_11_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_11_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_11_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_11_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_11_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_11_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_11_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_11_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_11_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_12_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_12_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_12_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_12_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_12_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_12_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_12_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_12_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_12_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_13_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_13_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_13_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_13_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_13_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_13_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_13_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_13_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_13_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_14_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_14_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_14_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_14_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_14_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_14_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_14_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_14_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_14_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_15_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_15_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_15_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_15_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_15_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_15_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_15_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_15_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_15_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_1_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_1_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_1_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_1_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_1_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_1_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_1_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_1_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_1_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_2_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_2_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_2_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_2_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_2_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_2_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_2_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_2_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_2_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_3_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_3_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_3_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_3_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_3_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_3_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_3_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_3_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_3_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_4_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_4_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_4_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_4_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_4_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_4_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_4_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_4_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_4_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_5_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_5_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_5_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_5_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_5_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_5_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_5_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_5_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_5_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_6_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_6_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_6_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_6_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_6_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_6_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_6_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_6_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_6_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_7_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_7_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_7_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_7_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_7_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_7_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_7_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_7_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_7_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_8_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_8_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_8_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_8_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_8_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_8_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_8_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_8_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_8_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_init_9_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_init_9_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_init_9_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_init_9_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_init_9_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_init_9_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_init_9_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_init_9_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac02_dg_init_9_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_mult_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac00_dg_type_0[0]_i_1_n_0 ),
        .Q(\dac02_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_mult_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac00_dg_type_0[1]_i_1_n_0 ),
        .Q(\dac02_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_mult_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac00_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac02_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_q_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_q_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_q_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_q_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac02_dg_q_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac02_dg_q_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac02_dg_q_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_q_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac02_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_type_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac02_dg_type_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_type_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac02_dg_type_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_type_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac02_dg_type_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac02_dg_type_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac02_dg_type_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac03_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(dest_out),
        .I2(\dac03_dg_control_0_reg[0]_1 ),
        .I3(\dac03_dg_control_0_reg_n_0_[7] ),
        .O(\dac03_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_control_0_reg_n_0_[0] ),
        .R(\dac03_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_control_0_reg_n_0_[1] ),
        .R(\dac03_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_control_0_reg_n_0_[2] ),
        .R(\dac03_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_control_0_reg_n_0_[3] ),
        .R(\dac03_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_control_0_reg_n_0_[4] ),
        .R(\dac03_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_control_0_reg_n_0_[5] ),
        .R(\dac03_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_control_0_reg_n_0_[6] ),
        .R(\dac03_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_control_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\dac03_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac03_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_enable_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_enable_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_enable_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_enable_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_enable_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_enable_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_enable_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_enable_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_enable_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_i_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_i_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_i_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_i_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_i_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_i_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_i_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_i_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac03_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac03_dg_inc_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_inc_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_inc_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_inc_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_inc_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_inc_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_inc_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_inc_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_inc_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_inc_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_inc_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_inc_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_inc_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_inc_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_0_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_0_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_0_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_0_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_0_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_0_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_0_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_0_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_0_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_10_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_10_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_10_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_10_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_10_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_10_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_10_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_10_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_10_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_11_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_11_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_11_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_11_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_11_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_11_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_11_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_11_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_11_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_12_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_12_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_12_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_12_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_12_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_12_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_12_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_12_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_12_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_13_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_13_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_13_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_13_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_13_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_13_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_13_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_13_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_13_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_14_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_14_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_14_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_14_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_14_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_14_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_14_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_14_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_14_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_15_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_15_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_15_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_15_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_15_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_15_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_15_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_15_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dac03_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_15_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_1_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_1_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_1_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_1_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_1_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_1_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_1_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_1_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_1_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_2_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_2_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_2_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_2_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_2_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_2_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_2_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_2_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_2_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_3_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_3_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_3_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_3_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_3_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_3_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_3_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_3_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_3_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_4_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_4_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_4_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_4_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_4_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_4_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_4_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_4_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_4_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_5_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_5_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_5_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_5_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_5_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_5_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_5_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_5_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_5_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_6_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_6_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_6_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_6_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_6_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_6_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_6_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_6_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_6_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_7_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_7_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_7_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_7_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_7_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_7_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_7_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_7_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_7_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_8_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_8_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_8_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_8_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_8_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_8_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_8_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_8_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_8_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_init_9_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[10] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[11] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[12] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[13] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[14] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[15] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_init_9_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_init_9_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_init_9_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_init_9_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_init_9_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_init_9_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[7] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[8] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_init_9_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac03_dg_init_9_0_reg_n_0_[9] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_mult_control_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac00_dg_type_0[0]_i_1_n_0 ),
        .Q(\dac03_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_mult_control_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac00_dg_type_0[1]_i_1_n_0 ),
        .Q(\dac03_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_mult_control_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac00_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac03_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_q_value_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[10] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[11] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[12] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[13] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[14] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[15] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_q_value_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_q_value_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_q_value_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[4] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac03_dg_q_value_0_reg_n_0_[4] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[5] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac03_dg_q_value_0_reg_n_0_[5] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[6] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac03_dg_q_value_0_reg_n_0_[6] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[7] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[8] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_q_value_0_reg[9] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac00_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac03_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_type_0_reg[0] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac03_dg_type_0_reg_n_0_[0] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_type_0_reg[1] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac03_dg_type_0_reg_n_0_[1] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_type_0_reg[2] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac03_dg_type_0_reg_n_0_[2] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \dac03_dg_type_0_reg[3] 
       (.C(m0_axis_clock),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac03_dg_type_0_reg_n_0_[3] ),
        .R(clk2clk_handshake_pulse_gen_i_n_1));
  FDRE slv_access_valid_hold_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_70),
        .Q(slv_access_valid_hold),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[0]_i_1 
       (.I0(\slv_rdata_reg[0]_i_2_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[0]_i_3_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[0]_i_4_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_14 
       (.I0(\dac03_dg_enable_0_reg_n_0_[0] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[0] ),
        .I2(\slv_rdata[0]_i_3_0 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[0] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_15 
       (.I0(\dac03_dg_inc_0_reg_n_0_[0] ),
        .I1(\dac02_dg_inc_0_reg_n_0_[0] ),
        .I2(\slv_rdata[0]_i_3_0 ),
        .I3(\dac01_dg_inc_0_reg_n_0_[0] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_inc[0]),
        .O(\slv_rdata[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_16 
       (.I0(\dac03_dg_type_0_reg_n_0_[0] ),
        .I1(\dac02_dg_type_0_reg_n_0_[0] ),
        .I2(\slv_rdata[0]_i_3_0 ),
        .I3(\dac01_dg_type_0_reg_n_0_[0] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_type_0_reg[3]_0 [0]),
        .O(\slv_rdata[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_17 
       (.I0(\dac03_dg_control_0_reg_n_0_[0] ),
        .I1(\dac02_dg_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata[0]_i_3_0 ),
        .I3(\dac01_dg_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_control[0]),
        .O(\slv_rdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_26 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[192]),
        .O(\slv_rdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_27 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[208]),
        .O(\slv_rdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_28 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[224]),
        .O(\slv_rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_29 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[240]),
        .O(\slv_rdata[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[0]_i_3 
       (.I0(\slv_rdata[0]_i_7_n_0 ),
        .I1(\slv_rdata[0]_i_8_n_0 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[0]_i_9_n_0 ),
        .O(\slv_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_30 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[128]),
        .O(\slv_rdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_31 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[144]),
        .O(\slv_rdata[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_32 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[160]),
        .O(\slv_rdata[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_33 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[176]),
        .O(\slv_rdata[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_34 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[64]),
        .O(\slv_rdata[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_35 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[80]),
        .O(\slv_rdata[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_36 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[96]),
        .O(\slv_rdata[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_37 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[112]),
        .O(\slv_rdata[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_38 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[0]),
        .O(\slv_rdata[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_39 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[16]),
        .O(\slv_rdata[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_4 
       (.I0(\slv_rdata_reg[0]_i_10_n_0 ),
        .I1(\slv_rdata_reg[0]_i_11_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[0]_i_12_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[0]_i_13_n_0 ),
        .O(\slv_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_40 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[32]),
        .O(\slv_rdata[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_41 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[0] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[48]),
        .O(\slv_rdata[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_7 
       (.I0(\dac03_dg_mult_control_0_reg_n_0_[0] ),
        .I1(\dac02_dg_mult_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_mult_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_mult_control_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_8 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[0] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_9 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[0] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata[0]_i_3_0 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_19 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[202]),
        .O(\slv_rdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[10]_i_2 
       (.I0(\slv_rdata[10]_i_4_n_0 ),
        .I1(\slv_rdata[10]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[10]_i_6_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__1_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_20 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[218]),
        .O(\slv_rdata[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_21 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[234]),
        .O(\slv_rdata[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_22 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[250]),
        .O(\slv_rdata[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_23 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[138]),
        .O(\slv_rdata[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_24 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[154]),
        .O(\slv_rdata[10]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_25 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[170]),
        .O(\slv_rdata[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_26 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[186]),
        .O(\slv_rdata[10]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_27 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[74]),
        .O(\slv_rdata[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_28 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[90]),
        .O(\slv_rdata[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_29 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[106]),
        .O(\slv_rdata[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_3 
       (.I0(\slv_rdata_reg[10]_i_7_n_0 ),
        .I1(\slv_rdata_reg[10]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[10]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[10]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_30 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[122]),
        .O(\slv_rdata[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_31 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[10]),
        .O(\slv_rdata[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_32 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[26]),
        .O(\slv_rdata[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_33 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[42]),
        .O(\slv_rdata[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_34 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[10] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[58]),
        .O(\slv_rdata[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[10] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[10] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_6 
       (.I0(\dac03_dg_enable_0_reg_n_0_[10] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[10] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[10] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_19 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[203]),
        .O(\slv_rdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[11]_i_2 
       (.I0(\slv_rdata[11]_i_4_n_0 ),
        .I1(\slv_rdata[11]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[11]_i_6_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__1_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_20 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[219]),
        .O(\slv_rdata[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_21 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[235]),
        .O(\slv_rdata[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_22 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[251]),
        .O(\slv_rdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_23 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[139]),
        .O(\slv_rdata[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_24 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[155]),
        .O(\slv_rdata[11]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_25 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[171]),
        .O(\slv_rdata[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_26 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[187]),
        .O(\slv_rdata[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_27 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[75]),
        .O(\slv_rdata[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_28 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[91]),
        .O(\slv_rdata[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_29 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[107]),
        .O(\slv_rdata[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_3 
       (.I0(\slv_rdata_reg[11]_i_7_n_0 ),
        .I1(\slv_rdata_reg[11]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[11]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[11]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_30 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[123]),
        .O(\slv_rdata[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_31 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[11]),
        .O(\slv_rdata[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_32 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[27]),
        .O(\slv_rdata[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_33 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[43]),
        .O(\slv_rdata[11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_34 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[11] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[59]),
        .O(\slv_rdata[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[11] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[11] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_6 
       (.I0(\dac03_dg_enable_0_reg_n_0_[11] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[11] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[11] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_19 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[204]),
        .O(\slv_rdata[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[12]_i_2 
       (.I0(\slv_rdata[12]_i_4_n_0 ),
        .I1(\slv_rdata[12]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[12]_i_6_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__1_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_20 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[220]),
        .O(\slv_rdata[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_21 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[236]),
        .O(\slv_rdata[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_22 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[252]),
        .O(\slv_rdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_23 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[140]),
        .O(\slv_rdata[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_24 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[156]),
        .O(\slv_rdata[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_25 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[172]),
        .O(\slv_rdata[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_26 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[188]),
        .O(\slv_rdata[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_27 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[76]),
        .O(\slv_rdata[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_28 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[92]),
        .O(\slv_rdata[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_29 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[108]),
        .O(\slv_rdata[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_3 
       (.I0(\slv_rdata_reg[12]_i_7_n_0 ),
        .I1(\slv_rdata_reg[12]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[12]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[12]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_30 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[124]),
        .O(\slv_rdata[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_31 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[12]),
        .O(\slv_rdata[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_32 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[28]),
        .O(\slv_rdata[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_33 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[44]),
        .O(\slv_rdata[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_34 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[12] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[60]),
        .O(\slv_rdata[12]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[12] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[12] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_6 
       (.I0(\dac03_dg_enable_0_reg_n_0_[12] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[12] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[12] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_19 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[205]),
        .O(\slv_rdata[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[13]_i_2 
       (.I0(\slv_rdata[13]_i_4_n_0 ),
        .I1(\slv_rdata[13]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[13]_i_6_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__1_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_20 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[221]),
        .O(\slv_rdata[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_21 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[237]),
        .O(\slv_rdata[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_22 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[253]),
        .O(\slv_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_23 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[141]),
        .O(\slv_rdata[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_24 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[157]),
        .O(\slv_rdata[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_25 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[173]),
        .O(\slv_rdata[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_26 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[189]),
        .O(\slv_rdata[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_27 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[77]),
        .O(\slv_rdata[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_28 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[93]),
        .O(\slv_rdata[13]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_29 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[109]),
        .O(\slv_rdata[13]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_3 
       (.I0(\slv_rdata_reg[13]_i_7_n_0 ),
        .I1(\slv_rdata_reg[13]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[13]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[13]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_30 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[125]),
        .O(\slv_rdata[13]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_31 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[13]),
        .O(\slv_rdata[13]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_32 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[29]),
        .O(\slv_rdata[13]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_33 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[45]),
        .O(\slv_rdata[13]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_34 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[13] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[61]),
        .O(\slv_rdata[13]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[13] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[13] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_6 
       (.I0(\dac03_dg_enable_0_reg_n_0_[13] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[13] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[13] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_19 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[206]),
        .O(\slv_rdata[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[14]_i_2 
       (.I0(\slv_rdata[14]_i_4_n_0 ),
        .I1(\slv_rdata[14]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[14]_0 ),
        .I4(\slv_rdata[14]_i_6_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_20 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[222]),
        .O(\slv_rdata[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_21 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[238]),
        .O(\slv_rdata[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_22 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[254]),
        .O(\slv_rdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_23 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[142]),
        .O(\slv_rdata[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_24 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[158]),
        .O(\slv_rdata[14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_25 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[174]),
        .O(\slv_rdata[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_26 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[190]),
        .O(\slv_rdata[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_27 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[78]),
        .O(\slv_rdata[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_28 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[94]),
        .O(\slv_rdata[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_29 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[110]),
        .O(\slv_rdata[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_3 
       (.I0(\slv_rdata_reg[14]_i_7_n_0 ),
        .I1(\slv_rdata_reg[14]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[14]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[14]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_30 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[126]),
        .O(\slv_rdata[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_31 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[14]),
        .O(\slv_rdata[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_32 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[30]),
        .O(\slv_rdata[14]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_33 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[46]),
        .O(\slv_rdata[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_34 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[14] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[62]),
        .O(\slv_rdata[14]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[14] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_3_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[14] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_6 
       (.I0(\dac03_dg_enable_0_reg_n_0_[14] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[14] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[14] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_21 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[207]),
        .O(\slv_rdata[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_22 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[223]),
        .O(\slv_rdata[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_23 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[239]),
        .O(\slv_rdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_24 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[255]),
        .O(\slv_rdata[15]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_25 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[143]),
        .O(\slv_rdata[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_26 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[159]),
        .O(\slv_rdata[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_27 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[175]),
        .O(\slv_rdata[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_28 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[191]),
        .O(\slv_rdata[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_29 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[79]),
        .O(\slv_rdata[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[15]_i_3 
       (.I0(\slv_rdata[15]_i_6_n_0 ),
        .I1(\slv_rdata[15]_i_7_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[14]_0 ),
        .I4(\slv_rdata[15]_i_8_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__2_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_30 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[95]),
        .O(\slv_rdata[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_31 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[111]),
        .O(\slv_rdata[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_32 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[127]),
        .O(\slv_rdata[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_33 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[15]),
        .O(\slv_rdata[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_34 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[31]),
        .O(\slv_rdata[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_35 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[47]),
        .O(\slv_rdata[15]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_36 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[15] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[10]_i_15_1 ),
        .I5(dac00_dg_init_0[63]),
        .O(\slv_rdata[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_4 
       (.I0(\slv_rdata_reg[15]_i_9_n_0 ),
        .I1(\slv_rdata_reg[15]_i_10_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[15]_i_11_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[15]_i_12_n_0 ),
        .O(\slv_addr_reg[5]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_6 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[15] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_3_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_7 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[15] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_3_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_8 
       (.I0(\dac03_dg_enable_0_reg_n_0_[15] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[15] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_3_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[1]_i_1 
       (.I0(\slv_rdata_reg[1]_i_2_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[1]_i_3_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[1]_i_4_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_14 
       (.I0(\dac03_dg_enable_0_reg_n_0_[1] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[1] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[1] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_15 
       (.I0(\dac03_dg_inc_0_reg_n_0_[1] ),
        .I1(\dac02_dg_inc_0_reg_n_0_[1] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_inc_0_reg_n_0_[1] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_inc[1]),
        .O(\slv_rdata[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_16 
       (.I0(\dac03_dg_type_0_reg_n_0_[1] ),
        .I1(\dac02_dg_type_0_reg_n_0_[1] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_type_0_reg_n_0_[1] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_type_0_reg[3]_0 [1]),
        .O(\slv_rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_17 
       (.I0(\dac03_dg_control_0_reg_n_0_[1] ),
        .I1(\dac02_dg_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_control[1]),
        .O(\slv_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_26 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[193]),
        .O(\slv_rdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_27 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[209]),
        .O(\slv_rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_28 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[225]),
        .O(\slv_rdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_29 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[241]),
        .O(\slv_rdata[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[1]_i_3 
       (.I0(\slv_rdata[1]_i_7_n_0 ),
        .I1(\slv_rdata[1]_i_8_n_0 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[1]_i_9_n_0 ),
        .O(\slv_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_30 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[129]),
        .O(\slv_rdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_31 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[145]),
        .O(\slv_rdata[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_32 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[161]),
        .O(\slv_rdata[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_33 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[177]),
        .O(\slv_rdata[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_34 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[65]),
        .O(\slv_rdata[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_35 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[81]),
        .O(\slv_rdata[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_36 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[97]),
        .O(\slv_rdata[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_37 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[113]),
        .O(\slv_rdata[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_38 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[1]),
        .O(\slv_rdata[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_39 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[1]_i_24_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[17]),
        .O(\slv_rdata[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_4 
       (.I0(\slv_rdata_reg[1]_i_10_n_0 ),
        .I1(\slv_rdata_reg[1]_i_11_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[1]_i_12_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[1]_i_13_n_0 ),
        .O(\slv_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_40 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[33]),
        .O(\slv_rdata[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_41 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[1] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[49]),
        .O(\slv_rdata[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_7 
       (.I0(\dac03_dg_mult_control_0_reg_n_0_[1] ),
        .I1(\dac02_dg_mult_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_mult_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_mult_control_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_8 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[1] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_9 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[1] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[2]_i_1 
       (.I0(\slv_rdata_reg[2]_i_2_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[2]_i_3_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[2]_i_5_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_10 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[2] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_15 
       (.I0(\dac03_dg_enable_0_reg_n_0_[2] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[2] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[2] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_16 
       (.I0(\dac03_dg_inc_0_reg_n_0_[2] ),
        .I1(\dac02_dg_inc_0_reg_n_0_[2] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_inc_0_reg_n_0_[2] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_inc[2]),
        .O(\slv_rdata[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_17 
       (.I0(\dac03_dg_type_0_reg_n_0_[2] ),
        .I1(\dac02_dg_type_0_reg_n_0_[2] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_type_0_reg_n_0_[2] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_type_0_reg[3]_0 [2]),
        .O(\slv_rdata[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_18 
       (.I0(\dac03_dg_control_0_reg_n_0_[2] ),
        .I1(\dac02_dg_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_control[2]),
        .O(\slv_rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_27 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[194]),
        .O(\slv_rdata[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_28 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[210]),
        .O(\slv_rdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_29 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[226]),
        .O(\slv_rdata[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[2]_i_3 
       (.I0(\slv_rdata[2]_i_8_n_0 ),
        .I1(\slv_rdata[2]_i_9_n_0 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[2]_i_10_n_0 ),
        .O(\slv_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_30 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[242]),
        .O(\slv_rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_31 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[130]),
        .O(\slv_rdata[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_32 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[146]),
        .O(\slv_rdata[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_33 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[162]),
        .O(\slv_rdata[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_34 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[178]),
        .O(\slv_rdata[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_35 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[66]),
        .O(\slv_rdata[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_36 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[82]),
        .O(\slv_rdata[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_37 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[98]),
        .O(\slv_rdata[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_38 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[114]),
        .O(\slv_rdata[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_39 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[2]),
        .O(\slv_rdata[2]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_40 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[18]),
        .O(\slv_rdata[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_41 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[34]),
        .O(\slv_rdata[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_42 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[2] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[2]_i_23_0 ),
        .I5(dac00_dg_init_0[50]),
        .O(\slv_rdata[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_5 
       (.I0(\slv_rdata_reg[2]_i_11_n_0 ),
        .I1(\slv_rdata_reg[2]_i_12_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[2]_i_13_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[2]_i_14_n_0 ),
        .O(\slv_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_8 
       (.I0(\dac03_dg_mult_control_0_reg_n_0_[2] ),
        .I1(\dac02_dg_mult_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_mult_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_mult_control_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_9 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[2] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[3]_i_2 
       (.I0(\slv_rdata[3]_i_4_n_0 ),
        .I1(\slv_rdata_reg[0]_0 ),
        .I2(\slv_rdata_reg[3]_0 ),
        .I3(\slv_rdata[3]_i_5_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata_reg[3]_i_6_n_0 ),
        .O(\slv_addr_reg[3]_rep__2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_21 
       (.I0(\dac03_dg_enable_0_reg_n_0_[3] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[3] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[3] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_22 
       (.I0(\dac03_dg_inc_0_reg_n_0_[3] ),
        .I1(\dac02_dg_inc_0_reg_n_0_[3] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_inc_0_reg_n_0_[3] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_inc[3]),
        .O(\slv_rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_23 
       (.I0(\dac03_dg_type_0_reg_n_0_[3] ),
        .I1(\dac02_dg_type_0_reg_n_0_[3] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_type_0_reg_n_0_[3] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_type_0_reg[3]_0 [3]),
        .O(\slv_rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_24 
       (.I0(\dac03_dg_control_0_reg_n_0_[3] ),
        .I1(\dac02_dg_control_0_reg_n_0_[3] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_control_0_reg_n_0_[3] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_control[3]),
        .O(\slv_rdata[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_25 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[195]),
        .O(\slv_rdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_26 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[211]),
        .O(\slv_rdata[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_27 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[227]),
        .O(\slv_rdata[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_28 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[243]),
        .O(\slv_rdata[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_29 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[131]),
        .O(\slv_rdata[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_3 
       (.I0(\slv_rdata_reg[3]_i_7_n_0 ),
        .I1(\slv_rdata_reg[3]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[3]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[3]_i_10_n_0 ),
        .O(\slv_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_30 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[147]),
        .O(\slv_rdata[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_31 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[163]),
        .O(\slv_rdata[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_32 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[179]),
        .O(\slv_rdata[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_33 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[67]),
        .O(\slv_rdata[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_34 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[83]),
        .O(\slv_rdata[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_35 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[99]),
        .O(\slv_rdata[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_36 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[115]),
        .O(\slv_rdata[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_37 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[3]),
        .O(\slv_rdata[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_38 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[19]),
        .O(\slv_rdata[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_39 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[35]),
        .O(\slv_rdata[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[3] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_40 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[3] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[51]),
        .O(\slv_rdata[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[3] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_11 
       (.I0(\dac03_dg_control_0_reg_n_0_[4] ),
        .I1(\dac02_dg_control_0_reg_n_0_[4] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_control_0_reg_n_0_[4] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_control_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_12 
       (.I0(\dac03_dg_inc_0_reg_n_0_[4] ),
        .I1(\dac02_dg_inc_0_reg_n_0_[4] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_inc_0_reg_n_0_[4] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_inc[4]),
        .O(\slv_rdata[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_13 
       (.I0(\dac03_dg_enable_0_reg_n_0_[4] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[4] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[4] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[4]_i_2 
       (.I0(\slv_rdata[4]_i_4_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[3]_0 ),
        .I3(\slv_rdata[4]_i_5_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[4]_i_6_n_0 ),
        .O(\slv_addr_reg[3]_rep__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_22 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[196]),
        .O(\slv_rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_23 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[212]),
        .O(\slv_rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_24 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[228]),
        .O(\slv_rdata[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_25 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[244]),
        .O(\slv_rdata[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_26 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[132]),
        .O(\slv_rdata[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_27 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[148]),
        .O(\slv_rdata[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_28 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[164]),
        .O(\slv_rdata[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_29 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[180]),
        .O(\slv_rdata[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_3 
       (.I0(\slv_rdata_reg[4]_i_7_n_0 ),
        .I1(\slv_rdata_reg[4]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[4]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[4]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_30 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[68]),
        .O(\slv_rdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_31 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[84]),
        .O(\slv_rdata[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_32 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[100]),
        .O(\slv_rdata[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_33 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[116]),
        .O(\slv_rdata[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_34 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[4]),
        .O(\slv_rdata[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_35 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[20]),
        .O(\slv_rdata[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_36 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[36]),
        .O(\slv_rdata[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_37 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[4] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[52]),
        .O(\slv_rdata[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[4] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[4] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[4]_i_6 
       (.I0(\slv_rdata[4]_i_11_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[4]_i_12_n_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[4]_i_13_n_0 ),
        .O(\slv_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_11 
       (.I0(\dac03_dg_control_0_reg_n_0_[5] ),
        .I1(\dac02_dg_control_0_reg_n_0_[5] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_control_0_reg_n_0_[5] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_control_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_12 
       (.I0(\dac03_dg_inc_0_reg_n_0_[5] ),
        .I1(\dac02_dg_inc_0_reg_n_0_[5] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_inc_0_reg_n_0_[5] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_inc[5]),
        .O(\slv_rdata[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_13 
       (.I0(\dac03_dg_enable_0_reg_n_0_[5] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[5] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[5] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[5]_i_2 
       (.I0(\slv_rdata[5]_i_4_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[3]_0 ),
        .I3(\slv_rdata[5]_i_5_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[5]_i_6_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_22 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[197]),
        .O(\slv_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_23 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[213]),
        .O(\slv_rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_24 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[229]),
        .O(\slv_rdata[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_25 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[245]),
        .O(\slv_rdata[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_26 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[133]),
        .O(\slv_rdata[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_27 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[149]),
        .O(\slv_rdata[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_28 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[165]),
        .O(\slv_rdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_29 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[181]),
        .O(\slv_rdata[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_3 
       (.I0(\slv_rdata_reg[5]_i_7_n_0 ),
        .I1(\slv_rdata_reg[5]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[5]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[5]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_30 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[69]),
        .O(\slv_rdata[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_31 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[85]),
        .O(\slv_rdata[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_32 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[101]),
        .O(\slv_rdata[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_33 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[117]),
        .O(\slv_rdata[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_34 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[5]),
        .O(\slv_rdata[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_35 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[21]),
        .O(\slv_rdata[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_36 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[37]),
        .O(\slv_rdata[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_37 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[5] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[53]),
        .O(\slv_rdata[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[5] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[5] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[5]_i_6 
       (.I0(\slv_rdata[5]_i_11_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[5]_i_12_n_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[5]_i_13_n_0 ),
        .O(\slv_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_11 
       (.I0(\dac03_dg_control_0_reg_n_0_[6] ),
        .I1(\dac02_dg_control_0_reg_n_0_[6] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_control_0_reg_n_0_[6] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_control_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_12 
       (.I0(\dac03_dg_inc_0_reg_n_0_[6] ),
        .I1(\dac02_dg_inc_0_reg_n_0_[6] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_inc_0_reg_n_0_[6] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(m00_dg_inc[6]),
        .O(\slv_rdata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_13 
       (.I0(\dac03_dg_enable_0_reg_n_0_[6] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[6] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[6] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[6]_i_2 
       (.I0(\slv_rdata[6]_i_4_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[3]_0 ),
        .I3(\slv_rdata[6]_i_5_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[6]_i_6_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_22 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[198]),
        .O(\slv_rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_23 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[214]),
        .O(\slv_rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_24 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[230]),
        .O(\slv_rdata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_25 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[246]),
        .O(\slv_rdata[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_26 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[134]),
        .O(\slv_rdata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_27 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[150]),
        .O(\slv_rdata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_28 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[166]),
        .O(\slv_rdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_29 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[182]),
        .O(\slv_rdata[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_3 
       (.I0(\slv_rdata_reg[6]_i_7_n_0 ),
        .I1(\slv_rdata_reg[6]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[6]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[6]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_30 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[70]),
        .O(\slv_rdata[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_31 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[86]),
        .O(\slv_rdata[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_32 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[102]),
        .O(\slv_rdata[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_33 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[118]),
        .O(\slv_rdata[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_34 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[6]),
        .O(\slv_rdata[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_35 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[22]),
        .O(\slv_rdata[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_36 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[38]),
        .O(\slv_rdata[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_37 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[6] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[54]),
        .O(\slv_rdata[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[6] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[6] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[6]_i_6 
       (.I0(\slv_rdata[6]_i_11_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[6]_i_12_n_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[6]_i_13_n_0 ),
        .O(\slv_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_11 
       (.I0(\dac03_dg_control_0_reg_n_0_[7] ),
        .I1(\dac02_dg_control_0_reg_n_0_[7] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_control_0_reg_n_0_[7] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_control_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_12 
       (.I0(\dac03_dg_enable_0_reg_n_0_[7] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[7] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[7] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[7]_i_2 
       (.I0(\slv_rdata[7]_i_4_n_0 ),
        .I1(\slv_rdata_reg[0]_0 ),
        .I2(\slv_rdata_reg[3]_0 ),
        .I3(\slv_rdata[7]_i_5_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[7]_i_6_n_0 ),
        .O(\slv_addr_reg[3]_rep__2_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_21 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[199]),
        .O(\slv_rdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_22 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[215]),
        .O(\slv_rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_23 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[231]),
        .O(\slv_rdata[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_24 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[247]),
        .O(\slv_rdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_25 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[135]),
        .O(\slv_rdata[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_26 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[151]),
        .O(\slv_rdata[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_27 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[167]),
        .O(\slv_rdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_28 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[183]),
        .O(\slv_rdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_29 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[71]),
        .O(\slv_rdata[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_3 
       (.I0(\slv_rdata_reg[7]_i_7_n_0 ),
        .I1(\slv_rdata_reg[7]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[7]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[7]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_30 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[87]),
        .O(\slv_rdata[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_31 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[103]),
        .O(\slv_rdata[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_32 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[119]),
        .O(\slv_rdata[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_33 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[7]),
        .O(\slv_rdata[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_34 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[23]),
        .O(\slv_rdata[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_35 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[39]),
        .O(\slv_rdata[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_36 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[7] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[55]),
        .O(\slv_rdata[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[7] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[7] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \slv_rdata[7]_i_6 
       (.I0(\slv_rdata[7]_i_11_n_0 ),
        .I1(\slv_rdata_reg[0]_0 ),
        .I2(\slv_rdata[7]_i_12_n_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .O(\slv_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_19 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[200]),
        .O(\slv_rdata[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[8]_i_2 
       (.I0(\slv_rdata[8]_i_4_n_0 ),
        .I1(\slv_rdata[8]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[8]_i_6_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_20 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[216]),
        .O(\slv_rdata[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_21 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[232]),
        .O(\slv_rdata[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_22 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[248]),
        .O(\slv_rdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_23 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[136]),
        .O(\slv_rdata[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_24 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[152]),
        .O(\slv_rdata[8]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_25 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[168]),
        .O(\slv_rdata[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_26 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[184]),
        .O(\slv_rdata[8]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_27 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[72]),
        .O(\slv_rdata[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_28 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[88]),
        .O(\slv_rdata[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_29 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[104]),
        .O(\slv_rdata[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_3 
       (.I0(\slv_rdata_reg[8]_i_7_n_0 ),
        .I1(\slv_rdata_reg[8]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[8]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[8]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_30 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[120]),
        .O(\slv_rdata[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_31 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[8]),
        .O(\slv_rdata[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_32 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[24]),
        .O(\slv_rdata[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_33 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[40]),
        .O(\slv_rdata[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_34 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[8] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[8]_i_13_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[56]),
        .O(\slv_rdata[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[8] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[8] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_6 
       (.I0(\dac03_dg_enable_0_reg_n_0_[8] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[8] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[8] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_19 
       (.I0(\dac03_dg_init_12_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_12_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_12_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[201]),
        .O(\slv_rdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[9]_i_2 
       (.I0(\slv_rdata[9]_i_4_n_0 ),
        .I1(\slv_rdata[9]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata[9]_i_6_n_0 ),
        .I5(\slv_rdata_reg[0]_0 ),
        .O(\slv_addr_reg[2]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_20 
       (.I0(\dac03_dg_init_13_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_13_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_13_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[217]),
        .O(\slv_rdata[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_21 
       (.I0(\dac03_dg_init_14_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_14_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_14_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[233]),
        .O(\slv_rdata[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_22 
       (.I0(\dac03_dg_init_15_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_15_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_15_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[249]),
        .O(\slv_rdata[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_23 
       (.I0(\dac03_dg_init_8_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_8_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_8_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[137]),
        .O(\slv_rdata[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_24 
       (.I0(\dac03_dg_init_9_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_9_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_9_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[153]),
        .O(\slv_rdata[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_25 
       (.I0(\dac03_dg_init_10_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_10_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_10_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[169]),
        .O(\slv_rdata[9]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_26 
       (.I0(\dac03_dg_init_11_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_11_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_11_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[185]),
        .O(\slv_rdata[9]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_27 
       (.I0(\dac03_dg_init_4_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_4_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_4_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[73]),
        .O(\slv_rdata[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_28 
       (.I0(\dac03_dg_init_5_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_5_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_5_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[89]),
        .O(\slv_rdata[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_29 
       (.I0(\dac03_dg_init_6_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_6_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_6_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[105]),
        .O(\slv_rdata[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_3 
       (.I0(\slv_rdata_reg[9]_i_7_n_0 ),
        .I1(\slv_rdata_reg[9]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[9]_i_9_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[9]_i_10_n_0 ),
        .O(\slv_addr_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_30 
       (.I0(\dac03_dg_init_7_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_7_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_7_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[121]),
        .O(\slv_rdata[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_31 
       (.I0(\dac03_dg_init_0_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_0_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_0_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[9]),
        .O(\slv_rdata[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_32 
       (.I0(\dac03_dg_init_1_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_1_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_1_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[25]),
        .O(\slv_rdata[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_33 
       (.I0(\dac03_dg_init_2_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_2_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_2_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[41]),
        .O(\slv_rdata[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_34 
       (.I0(\dac03_dg_init_3_0_reg_n_0_[9] ),
        .I1(\dac02_dg_init_3_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_14_0 ),
        .I3(\dac01_dg_init_3_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[10]_i_15_0 ),
        .I5(dac00_dg_init_0[57]),
        .O(\slv_rdata[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_4 
       (.I0(\dac03_dg_q_value_0_reg_n_0_[9] ),
        .I1(\dac02_dg_q_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_q_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_q_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_5 
       (.I0(\dac03_dg_i_value_0_reg_n_0_[9] ),
        .I1(\dac02_dg_i_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_i_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_i_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_6 
       (.I0(\dac03_dg_enable_0_reg_n_0_[9] ),
        .I1(\dac02_dg_enable_0_reg_n_0_[9] ),
        .I2(\slv_rdata[0]_i_3_1 ),
        .I3(\dac01_dg_enable_0_reg_n_0_[9] ),
        .I4(\slv_rdata[14]_i_2_0 ),
        .I5(\dac00_dg_enable_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_6_n_0 ));
  FDRE \slv_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[0]_i_1_n_0 ),
        .Q(dac0slv_rdata[0]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_10 
       (.I0(\slv_rdata_reg[0]_i_18_n_0 ),
        .I1(\slv_rdata_reg[0]_i_19_n_0 ),
        .O(\slv_rdata_reg[0]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_11 
       (.I0(\slv_rdata_reg[0]_i_20_n_0 ),
        .I1(\slv_rdata_reg[0]_i_21_n_0 ),
        .O(\slv_rdata_reg[0]_i_11_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_12 
       (.I0(\slv_rdata_reg[0]_i_22_n_0 ),
        .I1(\slv_rdata_reg[0]_i_23_n_0 ),
        .O(\slv_rdata_reg[0]_i_12_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_13 
       (.I0(\slv_rdata_reg[0]_i_24_n_0 ),
        .I1(\slv_rdata_reg[0]_i_25_n_0 ),
        .O(\slv_rdata_reg[0]_i_13_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_18 
       (.I0(\slv_rdata[0]_i_26_n_0 ),
        .I1(\slv_rdata[0]_i_27_n_0 ),
        .O(\slv_rdata_reg[0]_i_18_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_19 
       (.I0(\slv_rdata[0]_i_28_n_0 ),
        .I1(\slv_rdata[0]_i_29_n_0 ),
        .O(\slv_rdata_reg[0]_i_19_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[0]_i_2 
       (.I0(\slv_rdata_reg[0]_i_5_n_0 ),
        .I1(\slv_rdata_reg[0]_i_6_n_0 ),
        .O(\slv_rdata_reg[0]_i_2_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_20 
       (.I0(\slv_rdata[0]_i_30_n_0 ),
        .I1(\slv_rdata[0]_i_31_n_0 ),
        .O(\slv_rdata_reg[0]_i_20_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_21 
       (.I0(\slv_rdata[0]_i_32_n_0 ),
        .I1(\slv_rdata[0]_i_33_n_0 ),
        .O(\slv_rdata_reg[0]_i_21_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_22 
       (.I0(\slv_rdata[0]_i_34_n_0 ),
        .I1(\slv_rdata[0]_i_35_n_0 ),
        .O(\slv_rdata_reg[0]_i_22_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_23 
       (.I0(\slv_rdata[0]_i_36_n_0 ),
        .I1(\slv_rdata[0]_i_37_n_0 ),
        .O(\slv_rdata_reg[0]_i_23_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_24 
       (.I0(\slv_rdata[0]_i_38_n_0 ),
        .I1(\slv_rdata[0]_i_39_n_0 ),
        .O(\slv_rdata_reg[0]_i_24_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_25 
       (.I0(\slv_rdata[0]_i_40_n_0 ),
        .I1(\slv_rdata[0]_i_41_n_0 ),
        .O(\slv_rdata_reg[0]_i_25_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_5 
       (.I0(\slv_rdata[0]_i_14_n_0 ),
        .I1(\slv_rdata[0]_i_15_n_0 ),
        .O(\slv_rdata_reg[0]_i_5_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_6 
       (.I0(\slv_rdata[0]_i_16_n_0 ),
        .I1(\slv_rdata[0]_i_17_n_0 ),
        .O(\slv_rdata_reg[0]_i_6_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  FDRE \slv_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[10]_0 ),
        .Q(dac0slv_rdata[10]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_10 
       (.I0(\slv_rdata_reg[10]_i_17_n_0 ),
        .I1(\slv_rdata_reg[10]_i_18_n_0 ),
        .O(\slv_rdata_reg[10]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_11 
       (.I0(\slv_rdata[10]_i_19_n_0 ),
        .I1(\slv_rdata[10]_i_20_n_0 ),
        .O(\slv_rdata_reg[10]_i_11_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_12 
       (.I0(\slv_rdata[10]_i_21_n_0 ),
        .I1(\slv_rdata[10]_i_22_n_0 ),
        .O(\slv_rdata_reg[10]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_13 
       (.I0(\slv_rdata[10]_i_23_n_0 ),
        .I1(\slv_rdata[10]_i_24_n_0 ),
        .O(\slv_rdata_reg[10]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_14 
       (.I0(\slv_rdata[10]_i_25_n_0 ),
        .I1(\slv_rdata[10]_i_26_n_0 ),
        .O(\slv_rdata_reg[10]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_15 
       (.I0(\slv_rdata[10]_i_27_n_0 ),
        .I1(\slv_rdata[10]_i_28_n_0 ),
        .O(\slv_rdata_reg[10]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_16 
       (.I0(\slv_rdata[10]_i_29_n_0 ),
        .I1(\slv_rdata[10]_i_30_n_0 ),
        .O(\slv_rdata_reg[10]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_17 
       (.I0(\slv_rdata[10]_i_31_n_0 ),
        .I1(\slv_rdata[10]_i_32_n_0 ),
        .O(\slv_rdata_reg[10]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_18 
       (.I0(\slv_rdata[10]_i_33_n_0 ),
        .I1(\slv_rdata[10]_i_34_n_0 ),
        .O(\slv_rdata_reg[10]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_7 
       (.I0(\slv_rdata_reg[10]_i_11_n_0 ),
        .I1(\slv_rdata_reg[10]_i_12_n_0 ),
        .O(\slv_rdata_reg[10]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_8 
       (.I0(\slv_rdata_reg[10]_i_13_n_0 ),
        .I1(\slv_rdata_reg[10]_i_14_n_0 ),
        .O(\slv_rdata_reg[10]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_9 
       (.I0(\slv_rdata_reg[10]_i_15_n_0 ),
        .I1(\slv_rdata_reg[10]_i_16_n_0 ),
        .O(\slv_rdata_reg[10]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[11]_0 ),
        .Q(dac0slv_rdata[11]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_10 
       (.I0(\slv_rdata_reg[11]_i_17_n_0 ),
        .I1(\slv_rdata_reg[11]_i_18_n_0 ),
        .O(\slv_rdata_reg[11]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_11 
       (.I0(\slv_rdata[11]_i_19_n_0 ),
        .I1(\slv_rdata[11]_i_20_n_0 ),
        .O(\slv_rdata_reg[11]_i_11_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_12 
       (.I0(\slv_rdata[11]_i_21_n_0 ),
        .I1(\slv_rdata[11]_i_22_n_0 ),
        .O(\slv_rdata_reg[11]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_13 
       (.I0(\slv_rdata[11]_i_23_n_0 ),
        .I1(\slv_rdata[11]_i_24_n_0 ),
        .O(\slv_rdata_reg[11]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_14 
       (.I0(\slv_rdata[11]_i_25_n_0 ),
        .I1(\slv_rdata[11]_i_26_n_0 ),
        .O(\slv_rdata_reg[11]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_15 
       (.I0(\slv_rdata[11]_i_27_n_0 ),
        .I1(\slv_rdata[11]_i_28_n_0 ),
        .O(\slv_rdata_reg[11]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_16 
       (.I0(\slv_rdata[11]_i_29_n_0 ),
        .I1(\slv_rdata[11]_i_30_n_0 ),
        .O(\slv_rdata_reg[11]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_17 
       (.I0(\slv_rdata[11]_i_31_n_0 ),
        .I1(\slv_rdata[11]_i_32_n_0 ),
        .O(\slv_rdata_reg[11]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_18 
       (.I0(\slv_rdata[11]_i_33_n_0 ),
        .I1(\slv_rdata[11]_i_34_n_0 ),
        .O(\slv_rdata_reg[11]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_7 
       (.I0(\slv_rdata_reg[11]_i_11_n_0 ),
        .I1(\slv_rdata_reg[11]_i_12_n_0 ),
        .O(\slv_rdata_reg[11]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_8 
       (.I0(\slv_rdata_reg[11]_i_13_n_0 ),
        .I1(\slv_rdata_reg[11]_i_14_n_0 ),
        .O(\slv_rdata_reg[11]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_9 
       (.I0(\slv_rdata_reg[11]_i_15_n_0 ),
        .I1(\slv_rdata_reg[11]_i_16_n_0 ),
        .O(\slv_rdata_reg[11]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[12]_0 ),
        .Q(dac0slv_rdata[12]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_10 
       (.I0(\slv_rdata_reg[12]_i_17_n_0 ),
        .I1(\slv_rdata_reg[12]_i_18_n_0 ),
        .O(\slv_rdata_reg[12]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_11 
       (.I0(\slv_rdata[12]_i_19_n_0 ),
        .I1(\slv_rdata[12]_i_20_n_0 ),
        .O(\slv_rdata_reg[12]_i_11_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_12 
       (.I0(\slv_rdata[12]_i_21_n_0 ),
        .I1(\slv_rdata[12]_i_22_n_0 ),
        .O(\slv_rdata_reg[12]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_13 
       (.I0(\slv_rdata[12]_i_23_n_0 ),
        .I1(\slv_rdata[12]_i_24_n_0 ),
        .O(\slv_rdata_reg[12]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_14 
       (.I0(\slv_rdata[12]_i_25_n_0 ),
        .I1(\slv_rdata[12]_i_26_n_0 ),
        .O(\slv_rdata_reg[12]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_15 
       (.I0(\slv_rdata[12]_i_27_n_0 ),
        .I1(\slv_rdata[12]_i_28_n_0 ),
        .O(\slv_rdata_reg[12]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_16 
       (.I0(\slv_rdata[12]_i_29_n_0 ),
        .I1(\slv_rdata[12]_i_30_n_0 ),
        .O(\slv_rdata_reg[12]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_17 
       (.I0(\slv_rdata[12]_i_31_n_0 ),
        .I1(\slv_rdata[12]_i_32_n_0 ),
        .O(\slv_rdata_reg[12]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_18 
       (.I0(\slv_rdata[12]_i_33_n_0 ),
        .I1(\slv_rdata[12]_i_34_n_0 ),
        .O(\slv_rdata_reg[12]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_7 
       (.I0(\slv_rdata_reg[12]_i_11_n_0 ),
        .I1(\slv_rdata_reg[12]_i_12_n_0 ),
        .O(\slv_rdata_reg[12]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_8 
       (.I0(\slv_rdata_reg[12]_i_13_n_0 ),
        .I1(\slv_rdata_reg[12]_i_14_n_0 ),
        .O(\slv_rdata_reg[12]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_9 
       (.I0(\slv_rdata_reg[12]_i_15_n_0 ),
        .I1(\slv_rdata_reg[12]_i_16_n_0 ),
        .O(\slv_rdata_reg[12]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[13]_0 ),
        .Q(dac0slv_rdata[13]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_10 
       (.I0(\slv_rdata_reg[13]_i_17_n_0 ),
        .I1(\slv_rdata_reg[13]_i_18_n_0 ),
        .O(\slv_rdata_reg[13]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_11 
       (.I0(\slv_rdata[13]_i_19_n_0 ),
        .I1(\slv_rdata[13]_i_20_n_0 ),
        .O(\slv_rdata_reg[13]_i_11_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_12 
       (.I0(\slv_rdata[13]_i_21_n_0 ),
        .I1(\slv_rdata[13]_i_22_n_0 ),
        .O(\slv_rdata_reg[13]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_13 
       (.I0(\slv_rdata[13]_i_23_n_0 ),
        .I1(\slv_rdata[13]_i_24_n_0 ),
        .O(\slv_rdata_reg[13]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_14 
       (.I0(\slv_rdata[13]_i_25_n_0 ),
        .I1(\slv_rdata[13]_i_26_n_0 ),
        .O(\slv_rdata_reg[13]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_15 
       (.I0(\slv_rdata[13]_i_27_n_0 ),
        .I1(\slv_rdata[13]_i_28_n_0 ),
        .O(\slv_rdata_reg[13]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_16 
       (.I0(\slv_rdata[13]_i_29_n_0 ),
        .I1(\slv_rdata[13]_i_30_n_0 ),
        .O(\slv_rdata_reg[13]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_17 
       (.I0(\slv_rdata[13]_i_31_n_0 ),
        .I1(\slv_rdata[13]_i_32_n_0 ),
        .O(\slv_rdata_reg[13]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_18 
       (.I0(\slv_rdata[13]_i_33_n_0 ),
        .I1(\slv_rdata[13]_i_34_n_0 ),
        .O(\slv_rdata_reg[13]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_7 
       (.I0(\slv_rdata_reg[13]_i_11_n_0 ),
        .I1(\slv_rdata_reg[13]_i_12_n_0 ),
        .O(\slv_rdata_reg[13]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_8 
       (.I0(\slv_rdata_reg[13]_i_13_n_0 ),
        .I1(\slv_rdata_reg[13]_i_14_n_0 ),
        .O(\slv_rdata_reg[13]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_9 
       (.I0(\slv_rdata_reg[13]_i_15_n_0 ),
        .I1(\slv_rdata_reg[13]_i_16_n_0 ),
        .O(\slv_rdata_reg[13]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[14]_1 ),
        .Q(dac0slv_rdata[14]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_10 
       (.I0(\slv_rdata_reg[14]_i_17_n_0 ),
        .I1(\slv_rdata_reg[14]_i_18_n_0 ),
        .O(\slv_rdata_reg[14]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_11 
       (.I0(\slv_rdata[14]_i_19_n_0 ),
        .I1(\slv_rdata[14]_i_20_n_0 ),
        .O(\slv_rdata_reg[14]_i_11_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_12 
       (.I0(\slv_rdata[14]_i_21_n_0 ),
        .I1(\slv_rdata[14]_i_22_n_0 ),
        .O(\slv_rdata_reg[14]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_13 
       (.I0(\slv_rdata[14]_i_23_n_0 ),
        .I1(\slv_rdata[14]_i_24_n_0 ),
        .O(\slv_rdata_reg[14]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_14 
       (.I0(\slv_rdata[14]_i_25_n_0 ),
        .I1(\slv_rdata[14]_i_26_n_0 ),
        .O(\slv_rdata_reg[14]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_15 
       (.I0(\slv_rdata[14]_i_27_n_0 ),
        .I1(\slv_rdata[14]_i_28_n_0 ),
        .O(\slv_rdata_reg[14]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_16 
       (.I0(\slv_rdata[14]_i_29_n_0 ),
        .I1(\slv_rdata[14]_i_30_n_0 ),
        .O(\slv_rdata_reg[14]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_17 
       (.I0(\slv_rdata[14]_i_31_n_0 ),
        .I1(\slv_rdata[14]_i_32_n_0 ),
        .O(\slv_rdata_reg[14]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_18 
       (.I0(\slv_rdata[14]_i_33_n_0 ),
        .I1(\slv_rdata[14]_i_34_n_0 ),
        .O(\slv_rdata_reg[14]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_7 
       (.I0(\slv_rdata_reg[14]_i_11_n_0 ),
        .I1(\slv_rdata_reg[14]_i_12_n_0 ),
        .O(\slv_rdata_reg[14]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_8 
       (.I0(\slv_rdata_reg[14]_i_13_n_0 ),
        .I1(\slv_rdata_reg[14]_i_14_n_0 ),
        .O(\slv_rdata_reg[14]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_9 
       (.I0(\slv_rdata_reg[14]_i_15_n_0 ),
        .I1(\slv_rdata_reg[14]_i_16_n_0 ),
        .O(\slv_rdata_reg[14]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[15]_1 ),
        .Q(dac0slv_rdata[15]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_10 
       (.I0(\slv_rdata_reg[15]_i_15_n_0 ),
        .I1(\slv_rdata_reg[15]_i_16_n_0 ),
        .O(\slv_rdata_reg[15]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_11 
       (.I0(\slv_rdata_reg[15]_i_17_n_0 ),
        .I1(\slv_rdata_reg[15]_i_18_n_0 ),
        .O(\slv_rdata_reg[15]_i_11_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_12 
       (.I0(\slv_rdata_reg[15]_i_19_n_0 ),
        .I1(\slv_rdata_reg[15]_i_20_n_0 ),
        .O(\slv_rdata_reg[15]_i_12_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_13 
       (.I0(\slv_rdata[15]_i_21_n_0 ),
        .I1(\slv_rdata[15]_i_22_n_0 ),
        .O(\slv_rdata_reg[15]_i_13_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_14 
       (.I0(\slv_rdata[15]_i_23_n_0 ),
        .I1(\slv_rdata[15]_i_24_n_0 ),
        .O(\slv_rdata_reg[15]_i_14_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_15 
       (.I0(\slv_rdata[15]_i_25_n_0 ),
        .I1(\slv_rdata[15]_i_26_n_0 ),
        .O(\slv_rdata_reg[15]_i_15_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_16 
       (.I0(\slv_rdata[15]_i_27_n_0 ),
        .I1(\slv_rdata[15]_i_28_n_0 ),
        .O(\slv_rdata_reg[15]_i_16_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_17 
       (.I0(\slv_rdata[15]_i_29_n_0 ),
        .I1(\slv_rdata[15]_i_30_n_0 ),
        .O(\slv_rdata_reg[15]_i_17_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_18 
       (.I0(\slv_rdata[15]_i_31_n_0 ),
        .I1(\slv_rdata[15]_i_32_n_0 ),
        .O(\slv_rdata_reg[15]_i_18_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_19 
       (.I0(\slv_rdata[15]_i_33_n_0 ),
        .I1(\slv_rdata[15]_i_34_n_0 ),
        .O(\slv_rdata_reg[15]_i_19_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_20 
       (.I0(\slv_rdata[15]_i_35_n_0 ),
        .I1(\slv_rdata[15]_i_36_n_0 ),
        .O(\slv_rdata_reg[15]_i_20_n_0 ),
        .S(\slv_rdata_reg[14]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_9 
       (.I0(\slv_rdata_reg[15]_i_13_n_0 ),
        .I1(\slv_rdata_reg[15]_i_14_n_0 ),
        .O(\slv_rdata_reg[15]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[1]_i_1_n_0 ),
        .Q(dac0slv_rdata[1]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_10 
       (.I0(\slv_rdata_reg[1]_i_18_n_0 ),
        .I1(\slv_rdata_reg[1]_i_19_n_0 ),
        .O(\slv_rdata_reg[1]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_11 
       (.I0(\slv_rdata_reg[1]_i_20_n_0 ),
        .I1(\slv_rdata_reg[1]_i_21_n_0 ),
        .O(\slv_rdata_reg[1]_i_11_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_12 
       (.I0(\slv_rdata_reg[1]_i_22_n_0 ),
        .I1(\slv_rdata_reg[1]_i_23_n_0 ),
        .O(\slv_rdata_reg[1]_i_12_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_13 
       (.I0(\slv_rdata_reg[1]_i_24_n_0 ),
        .I1(\slv_rdata_reg[1]_i_25_n_0 ),
        .O(\slv_rdata_reg[1]_i_13_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_18 
       (.I0(\slv_rdata[1]_i_26_n_0 ),
        .I1(\slv_rdata[1]_i_27_n_0 ),
        .O(\slv_rdata_reg[1]_i_18_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_19 
       (.I0(\slv_rdata[1]_i_28_n_0 ),
        .I1(\slv_rdata[1]_i_29_n_0 ),
        .O(\slv_rdata_reg[1]_i_19_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[1]_i_2 
       (.I0(\slv_rdata_reg[1]_i_5_n_0 ),
        .I1(\slv_rdata_reg[1]_i_6_n_0 ),
        .O(\slv_rdata_reg[1]_i_2_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_20 
       (.I0(\slv_rdata[1]_i_30_n_0 ),
        .I1(\slv_rdata[1]_i_31_n_0 ),
        .O(\slv_rdata_reg[1]_i_20_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_21 
       (.I0(\slv_rdata[1]_i_32_n_0 ),
        .I1(\slv_rdata[1]_i_33_n_0 ),
        .O(\slv_rdata_reg[1]_i_21_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_22 
       (.I0(\slv_rdata[1]_i_34_n_0 ),
        .I1(\slv_rdata[1]_i_35_n_0 ),
        .O(\slv_rdata_reg[1]_i_22_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_23 
       (.I0(\slv_rdata[1]_i_36_n_0 ),
        .I1(\slv_rdata[1]_i_37_n_0 ),
        .O(\slv_rdata_reg[1]_i_23_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_24 
       (.I0(\slv_rdata[1]_i_38_n_0 ),
        .I1(\slv_rdata[1]_i_39_n_0 ),
        .O(\slv_rdata_reg[1]_i_24_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_25 
       (.I0(\slv_rdata[1]_i_40_n_0 ),
        .I1(\slv_rdata[1]_i_41_n_0 ),
        .O(\slv_rdata_reg[1]_i_25_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_5 
       (.I0(\slv_rdata[1]_i_14_n_0 ),
        .I1(\slv_rdata[1]_i_15_n_0 ),
        .O(\slv_rdata_reg[1]_i_5_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_6 
       (.I0(\slv_rdata[1]_i_16_n_0 ),
        .I1(\slv_rdata[1]_i_17_n_0 ),
        .O(\slv_rdata_reg[1]_i_6_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  FDRE \slv_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[2]_i_1_n_0 ),
        .Q(dac0slv_rdata[2]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_11 
       (.I0(\slv_rdata_reg[2]_i_19_n_0 ),
        .I1(\slv_rdata_reg[2]_i_20_n_0 ),
        .O(\slv_rdata_reg[2]_i_11_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_12 
       (.I0(\slv_rdata_reg[2]_i_21_n_0 ),
        .I1(\slv_rdata_reg[2]_i_22_n_0 ),
        .O(\slv_rdata_reg[2]_i_12_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_13 
       (.I0(\slv_rdata_reg[2]_i_23_n_0 ),
        .I1(\slv_rdata_reg[2]_i_24_n_0 ),
        .O(\slv_rdata_reg[2]_i_13_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_14 
       (.I0(\slv_rdata_reg[2]_i_25_n_0 ),
        .I1(\slv_rdata_reg[2]_i_26_n_0 ),
        .O(\slv_rdata_reg[2]_i_14_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_19 
       (.I0(\slv_rdata[2]_i_27_n_0 ),
        .I1(\slv_rdata[2]_i_28_n_0 ),
        .O(\slv_rdata_reg[2]_i_19_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[2]_i_2 
       (.I0(\slv_rdata_reg[2]_i_6_n_0 ),
        .I1(\slv_rdata_reg[2]_i_7_n_0 ),
        .O(\slv_rdata_reg[2]_i_2_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_20 
       (.I0(\slv_rdata[2]_i_29_n_0 ),
        .I1(\slv_rdata[2]_i_30_n_0 ),
        .O(\slv_rdata_reg[2]_i_20_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_21 
       (.I0(\slv_rdata[2]_i_31_n_0 ),
        .I1(\slv_rdata[2]_i_32_n_0 ),
        .O(\slv_rdata_reg[2]_i_21_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_22 
       (.I0(\slv_rdata[2]_i_33_n_0 ),
        .I1(\slv_rdata[2]_i_34_n_0 ),
        .O(\slv_rdata_reg[2]_i_22_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_23 
       (.I0(\slv_rdata[2]_i_35_n_0 ),
        .I1(\slv_rdata[2]_i_36_n_0 ),
        .O(\slv_rdata_reg[2]_i_23_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_24 
       (.I0(\slv_rdata[2]_i_37_n_0 ),
        .I1(\slv_rdata[2]_i_38_n_0 ),
        .O(\slv_rdata_reg[2]_i_24_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_25 
       (.I0(\slv_rdata[2]_i_39_n_0 ),
        .I1(\slv_rdata[2]_i_40_n_0 ),
        .O(\slv_rdata_reg[2]_i_25_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_26 
       (.I0(\slv_rdata[2]_i_41_n_0 ),
        .I1(\slv_rdata[2]_i_42_n_0 ),
        .O(\slv_rdata_reg[2]_i_26_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_6 
       (.I0(\slv_rdata[2]_i_15_n_0 ),
        .I1(\slv_rdata[2]_i_16_n_0 ),
        .O(\slv_rdata_reg[2]_i_6_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_7 
       (.I0(\slv_rdata[2]_i_17_n_0 ),
        .I1(\slv_rdata[2]_i_18_n_0 ),
        .O(\slv_rdata_reg[2]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  FDRE \slv_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[3]_1 ),
        .Q(dac0slv_rdata[3]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_10 
       (.I0(\slv_rdata_reg[3]_i_19_n_0 ),
        .I1(\slv_rdata_reg[3]_i_20_n_0 ),
        .O(\slv_rdata_reg[3]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_11 
       (.I0(\slv_rdata[3]_i_21_n_0 ),
        .I1(\slv_rdata[3]_i_22_n_0 ),
        .O(\slv_rdata_reg[3]_i_11_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_12 
       (.I0(\slv_rdata[3]_i_23_n_0 ),
        .I1(\slv_rdata[3]_i_24_n_0 ),
        .O(\slv_rdata_reg[3]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_13 
       (.I0(\slv_rdata[3]_i_25_n_0 ),
        .I1(\slv_rdata[3]_i_26_n_0 ),
        .O(\slv_rdata_reg[3]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_14 
       (.I0(\slv_rdata[3]_i_27_n_0 ),
        .I1(\slv_rdata[3]_i_28_n_0 ),
        .O(\slv_rdata_reg[3]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_15 
       (.I0(\slv_rdata[3]_i_29_n_0 ),
        .I1(\slv_rdata[3]_i_30_n_0 ),
        .O(\slv_rdata_reg[3]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_16 
       (.I0(\slv_rdata[3]_i_31_n_0 ),
        .I1(\slv_rdata[3]_i_32_n_0 ),
        .O(\slv_rdata_reg[3]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_17 
       (.I0(\slv_rdata[3]_i_33_n_0 ),
        .I1(\slv_rdata[3]_i_34_n_0 ),
        .O(\slv_rdata_reg[3]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_18 
       (.I0(\slv_rdata[3]_i_35_n_0 ),
        .I1(\slv_rdata[3]_i_36_n_0 ),
        .O(\slv_rdata_reg[3]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_19 
       (.I0(\slv_rdata[3]_i_37_n_0 ),
        .I1(\slv_rdata[3]_i_38_n_0 ),
        .O(\slv_rdata_reg[3]_i_19_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_20 
       (.I0(\slv_rdata[3]_i_39_n_0 ),
        .I1(\slv_rdata[3]_i_40_n_0 ),
        .O(\slv_rdata_reg[3]_i_20_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_6 
       (.I0(\slv_rdata_reg[3]_i_11_n_0 ),
        .I1(\slv_rdata_reg[3]_i_12_n_0 ),
        .O(\slv_rdata_reg[3]_i_6_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_7 
       (.I0(\slv_rdata_reg[3]_i_13_n_0 ),
        .I1(\slv_rdata_reg[3]_i_14_n_0 ),
        .O(\slv_rdata_reg[3]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_8 
       (.I0(\slv_rdata_reg[3]_i_15_n_0 ),
        .I1(\slv_rdata_reg[3]_i_16_n_0 ),
        .O(\slv_rdata_reg[3]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_9 
       (.I0(\slv_rdata_reg[3]_i_17_n_0 ),
        .I1(\slv_rdata_reg[3]_i_18_n_0 ),
        .O(\slv_rdata_reg[3]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[4]_0 ),
        .Q(dac0slv_rdata[4]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_10 
       (.I0(\slv_rdata_reg[4]_i_20_n_0 ),
        .I1(\slv_rdata_reg[4]_i_21_n_0 ),
        .O(\slv_rdata_reg[4]_i_10_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_14 
       (.I0(\slv_rdata[4]_i_22_n_0 ),
        .I1(\slv_rdata[4]_i_23_n_0 ),
        .O(\slv_rdata_reg[4]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_15 
       (.I0(\slv_rdata[4]_i_24_n_0 ),
        .I1(\slv_rdata[4]_i_25_n_0 ),
        .O(\slv_rdata_reg[4]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_16 
       (.I0(\slv_rdata[4]_i_26_n_0 ),
        .I1(\slv_rdata[4]_i_27_n_0 ),
        .O(\slv_rdata_reg[4]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_17 
       (.I0(\slv_rdata[4]_i_28_n_0 ),
        .I1(\slv_rdata[4]_i_29_n_0 ),
        .O(\slv_rdata_reg[4]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_18 
       (.I0(\slv_rdata[4]_i_30_n_0 ),
        .I1(\slv_rdata[4]_i_31_n_0 ),
        .O(\slv_rdata_reg[4]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_19 
       (.I0(\slv_rdata[4]_i_32_n_0 ),
        .I1(\slv_rdata[4]_i_33_n_0 ),
        .O(\slv_rdata_reg[4]_i_19_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_20 
       (.I0(\slv_rdata[4]_i_34_n_0 ),
        .I1(\slv_rdata[4]_i_35_n_0 ),
        .O(\slv_rdata_reg[4]_i_20_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_21 
       (.I0(\slv_rdata[4]_i_36_n_0 ),
        .I1(\slv_rdata[4]_i_37_n_0 ),
        .O(\slv_rdata_reg[4]_i_21_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_7 
       (.I0(\slv_rdata_reg[4]_i_14_n_0 ),
        .I1(\slv_rdata_reg[4]_i_15_n_0 ),
        .O(\slv_rdata_reg[4]_i_7_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_8 
       (.I0(\slv_rdata_reg[4]_i_16_n_0 ),
        .I1(\slv_rdata_reg[4]_i_17_n_0 ),
        .O(\slv_rdata_reg[4]_i_8_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_9 
       (.I0(\slv_rdata_reg[4]_i_18_n_0 ),
        .I1(\slv_rdata_reg[4]_i_19_n_0 ),
        .O(\slv_rdata_reg[4]_i_9_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[5]_0 ),
        .Q(dac0slv_rdata[5]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_10 
       (.I0(\slv_rdata_reg[5]_i_20_n_0 ),
        .I1(\slv_rdata_reg[5]_i_21_n_0 ),
        .O(\slv_rdata_reg[5]_i_10_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_14 
       (.I0(\slv_rdata[5]_i_22_n_0 ),
        .I1(\slv_rdata[5]_i_23_n_0 ),
        .O(\slv_rdata_reg[5]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_15 
       (.I0(\slv_rdata[5]_i_24_n_0 ),
        .I1(\slv_rdata[5]_i_25_n_0 ),
        .O(\slv_rdata_reg[5]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_16 
       (.I0(\slv_rdata[5]_i_26_n_0 ),
        .I1(\slv_rdata[5]_i_27_n_0 ),
        .O(\slv_rdata_reg[5]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_17 
       (.I0(\slv_rdata[5]_i_28_n_0 ),
        .I1(\slv_rdata[5]_i_29_n_0 ),
        .O(\slv_rdata_reg[5]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_18 
       (.I0(\slv_rdata[5]_i_30_n_0 ),
        .I1(\slv_rdata[5]_i_31_n_0 ),
        .O(\slv_rdata_reg[5]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_19 
       (.I0(\slv_rdata[5]_i_32_n_0 ),
        .I1(\slv_rdata[5]_i_33_n_0 ),
        .O(\slv_rdata_reg[5]_i_19_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_20 
       (.I0(\slv_rdata[5]_i_34_n_0 ),
        .I1(\slv_rdata[5]_i_35_n_0 ),
        .O(\slv_rdata_reg[5]_i_20_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_21 
       (.I0(\slv_rdata[5]_i_36_n_0 ),
        .I1(\slv_rdata[5]_i_37_n_0 ),
        .O(\slv_rdata_reg[5]_i_21_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_7 
       (.I0(\slv_rdata_reg[5]_i_14_n_0 ),
        .I1(\slv_rdata_reg[5]_i_15_n_0 ),
        .O(\slv_rdata_reg[5]_i_7_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_8 
       (.I0(\slv_rdata_reg[5]_i_16_n_0 ),
        .I1(\slv_rdata_reg[5]_i_17_n_0 ),
        .O(\slv_rdata_reg[5]_i_8_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_9 
       (.I0(\slv_rdata_reg[5]_i_18_n_0 ),
        .I1(\slv_rdata_reg[5]_i_19_n_0 ),
        .O(\slv_rdata_reg[5]_i_9_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[6]_1 ),
        .Q(dac0slv_rdata[6]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_10 
       (.I0(\slv_rdata_reg[6]_i_20_n_0 ),
        .I1(\slv_rdata_reg[6]_i_21_n_0 ),
        .O(\slv_rdata_reg[6]_i_10_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_14 
       (.I0(\slv_rdata[6]_i_22_n_0 ),
        .I1(\slv_rdata[6]_i_23_n_0 ),
        .O(\slv_rdata_reg[6]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_15 
       (.I0(\slv_rdata[6]_i_24_n_0 ),
        .I1(\slv_rdata[6]_i_25_n_0 ),
        .O(\slv_rdata_reg[6]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_16 
       (.I0(\slv_rdata[6]_i_26_n_0 ),
        .I1(\slv_rdata[6]_i_27_n_0 ),
        .O(\slv_rdata_reg[6]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_17 
       (.I0(\slv_rdata[6]_i_28_n_0 ),
        .I1(\slv_rdata[6]_i_29_n_0 ),
        .O(\slv_rdata_reg[6]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_18 
       (.I0(\slv_rdata[6]_i_30_n_0 ),
        .I1(\slv_rdata[6]_i_31_n_0 ),
        .O(\slv_rdata_reg[6]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_19 
       (.I0(\slv_rdata[6]_i_32_n_0 ),
        .I1(\slv_rdata[6]_i_33_n_0 ),
        .O(\slv_rdata_reg[6]_i_19_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_20 
       (.I0(\slv_rdata[6]_i_34_n_0 ),
        .I1(\slv_rdata[6]_i_35_n_0 ),
        .O(\slv_rdata_reg[6]_i_20_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_21 
       (.I0(\slv_rdata[6]_i_36_n_0 ),
        .I1(\slv_rdata[6]_i_37_n_0 ),
        .O(\slv_rdata_reg[6]_i_21_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_7 
       (.I0(\slv_rdata_reg[6]_i_14_n_0 ),
        .I1(\slv_rdata_reg[6]_i_15_n_0 ),
        .O(\slv_rdata_reg[6]_i_7_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_8 
       (.I0(\slv_rdata_reg[6]_i_16_n_0 ),
        .I1(\slv_rdata_reg[6]_i_17_n_0 ),
        .O(\slv_rdata_reg[6]_i_8_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_9 
       (.I0(\slv_rdata_reg[6]_i_18_n_0 ),
        .I1(\slv_rdata_reg[6]_i_19_n_0 ),
        .O(\slv_rdata_reg[6]_i_9_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[7]_0 ),
        .Q(dac0slv_rdata[7]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_10 
       (.I0(\slv_rdata_reg[7]_i_19_n_0 ),
        .I1(\slv_rdata_reg[7]_i_20_n_0 ),
        .O(\slv_rdata_reg[7]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_13 
       (.I0(\slv_rdata[7]_i_21_n_0 ),
        .I1(\slv_rdata[7]_i_22_n_0 ),
        .O(\slv_rdata_reg[7]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_14 
       (.I0(\slv_rdata[7]_i_23_n_0 ),
        .I1(\slv_rdata[7]_i_24_n_0 ),
        .O(\slv_rdata_reg[7]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_15 
       (.I0(\slv_rdata[7]_i_25_n_0 ),
        .I1(\slv_rdata[7]_i_26_n_0 ),
        .O(\slv_rdata_reg[7]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_16 
       (.I0(\slv_rdata[7]_i_27_n_0 ),
        .I1(\slv_rdata[7]_i_28_n_0 ),
        .O(\slv_rdata_reg[7]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_17 
       (.I0(\slv_rdata[7]_i_29_n_0 ),
        .I1(\slv_rdata[7]_i_30_n_0 ),
        .O(\slv_rdata_reg[7]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_18 
       (.I0(\slv_rdata[7]_i_31_n_0 ),
        .I1(\slv_rdata[7]_i_32_n_0 ),
        .O(\slv_rdata_reg[7]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_19 
       (.I0(\slv_rdata[7]_i_33_n_0 ),
        .I1(\slv_rdata[7]_i_34_n_0 ),
        .O(\slv_rdata_reg[7]_i_19_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_20 
       (.I0(\slv_rdata[7]_i_35_n_0 ),
        .I1(\slv_rdata[7]_i_36_n_0 ),
        .O(\slv_rdata_reg[7]_i_20_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_7 
       (.I0(\slv_rdata_reg[7]_i_13_n_0 ),
        .I1(\slv_rdata_reg[7]_i_14_n_0 ),
        .O(\slv_rdata_reg[7]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_8 
       (.I0(\slv_rdata_reg[7]_i_15_n_0 ),
        .I1(\slv_rdata_reg[7]_i_16_n_0 ),
        .O(\slv_rdata_reg[7]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_9 
       (.I0(\slv_rdata_reg[7]_i_17_n_0 ),
        .I1(\slv_rdata_reg[7]_i_18_n_0 ),
        .O(\slv_rdata_reg[7]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[8]_0 ),
        .Q(dac0slv_rdata[8]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_10 
       (.I0(\slv_rdata_reg[8]_i_17_n_0 ),
        .I1(\slv_rdata_reg[8]_i_18_n_0 ),
        .O(\slv_rdata_reg[8]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_11 
       (.I0(\slv_rdata[8]_i_19_n_0 ),
        .I1(\slv_rdata[8]_i_20_n_0 ),
        .O(\slv_rdata_reg[8]_i_11_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_12 
       (.I0(\slv_rdata[8]_i_21_n_0 ),
        .I1(\slv_rdata[8]_i_22_n_0 ),
        .O(\slv_rdata_reg[8]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_13 
       (.I0(\slv_rdata[8]_i_23_n_0 ),
        .I1(\slv_rdata[8]_i_24_n_0 ),
        .O(\slv_rdata_reg[8]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_14 
       (.I0(\slv_rdata[8]_i_25_n_0 ),
        .I1(\slv_rdata[8]_i_26_n_0 ),
        .O(\slv_rdata_reg[8]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_15 
       (.I0(\slv_rdata[8]_i_27_n_0 ),
        .I1(\slv_rdata[8]_i_28_n_0 ),
        .O(\slv_rdata_reg[8]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_16 
       (.I0(\slv_rdata[8]_i_29_n_0 ),
        .I1(\slv_rdata[8]_i_30_n_0 ),
        .O(\slv_rdata_reg[8]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_17 
       (.I0(\slv_rdata[8]_i_31_n_0 ),
        .I1(\slv_rdata[8]_i_32_n_0 ),
        .O(\slv_rdata_reg[8]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_18 
       (.I0(\slv_rdata[8]_i_33_n_0 ),
        .I1(\slv_rdata[8]_i_34_n_0 ),
        .O(\slv_rdata_reg[8]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_7 
       (.I0(\slv_rdata_reg[8]_i_11_n_0 ),
        .I1(\slv_rdata_reg[8]_i_12_n_0 ),
        .O(\slv_rdata_reg[8]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_8 
       (.I0(\slv_rdata_reg[8]_i_13_n_0 ),
        .I1(\slv_rdata_reg[8]_i_14_n_0 ),
        .O(\slv_rdata_reg[8]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_9 
       (.I0(\slv_rdata_reg[8]_i_15_n_0 ),
        .I1(\slv_rdata_reg[8]_i_16_n_0 ),
        .O(\slv_rdata_reg[8]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[9]_0 ),
        .Q(dac0slv_rdata[9]),
        .R(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_10 
       (.I0(\slv_rdata_reg[9]_i_17_n_0 ),
        .I1(\slv_rdata_reg[9]_i_18_n_0 ),
        .O(\slv_rdata_reg[9]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_11 
       (.I0(\slv_rdata[9]_i_19_n_0 ),
        .I1(\slv_rdata[9]_i_20_n_0 ),
        .O(\slv_rdata_reg[9]_i_11_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_12 
       (.I0(\slv_rdata[9]_i_21_n_0 ),
        .I1(\slv_rdata[9]_i_22_n_0 ),
        .O(\slv_rdata_reg[9]_i_12_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_13 
       (.I0(\slv_rdata[9]_i_23_n_0 ),
        .I1(\slv_rdata[9]_i_24_n_0 ),
        .O(\slv_rdata_reg[9]_i_13_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_14 
       (.I0(\slv_rdata[9]_i_25_n_0 ),
        .I1(\slv_rdata[9]_i_26_n_0 ),
        .O(\slv_rdata_reg[9]_i_14_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_15 
       (.I0(\slv_rdata[9]_i_27_n_0 ),
        .I1(\slv_rdata[9]_i_28_n_0 ),
        .O(\slv_rdata_reg[9]_i_15_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_16 
       (.I0(\slv_rdata[9]_i_29_n_0 ),
        .I1(\slv_rdata[9]_i_30_n_0 ),
        .O(\slv_rdata_reg[9]_i_16_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_17 
       (.I0(\slv_rdata[9]_i_31_n_0 ),
        .I1(\slv_rdata[9]_i_32_n_0 ),
        .O(\slv_rdata_reg[9]_i_17_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_18 
       (.I0(\slv_rdata[9]_i_33_n_0 ),
        .I1(\slv_rdata[9]_i_34_n_0 ),
        .O(\slv_rdata_reg[9]_i_18_n_0 ),
        .S(\slv_rdata_reg[3]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_7 
       (.I0(\slv_rdata_reg[9]_i_11_n_0 ),
        .I1(\slv_rdata_reg[9]_i_12_n_0 ),
        .O(\slv_rdata_reg[9]_i_7_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_8 
       (.I0(\slv_rdata_reg[9]_i_13_n_0 ),
        .I1(\slv_rdata_reg[9]_i_14_n_0 ),
        .O(\slv_rdata_reg[9]_i_8_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_9 
       (.I0(\slv_rdata_reg[9]_i_15_n_0 ),
        .I1(\slv_rdata_reg[9]_i_16_n_0 ),
        .O(\slv_rdata_reg[9]_i_9_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE slv_rden_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0slv_rden),
        .Q(slv_rden_r),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(slv_wdata_r_internal[0]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\slv_wdata_r_internal_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(\slv_wdata_r_internal_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[12]),
        .Q(\slv_wdata_r_internal_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[13]),
        .Q(\slv_wdata_r_internal_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[14]),
        .Q(\slv_wdata_r_internal_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[15]),
        .Q(\slv_wdata_r_internal_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(slv_wdata_r_internal[1]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(slv_wdata_r_internal[2]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(slv_wdata_r_internal[3]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(slv_wdata_r_internal[4]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(slv_wdata_r_internal[5]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(slv_wdata_r_internal[6]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\slv_wdata_r_internal_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\slv_wdata_r_internal_reg_n_0_[9] ),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "dac1_rfdac_exdes_ctrl_axi" *) 
module project_1_dac_source_i_0_dac1_rfdac_exdes_ctrl_axi
   (slv_wren_done_pulse,
    slv_wren_clk2,
    slv_rden_r,
    dac10_dg_enable_01,
    \slv_addr_reg[3]_rep__2 ,
    \slv_addr_reg[5] ,
    \slv_addr_reg[3]_rep__0 ,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[3]_rep__0_0 ,
    \slv_addr_reg[5]_1 ,
    \slv_addr_reg[3]_rep__0_1 ,
    \slv_addr_reg[5]_2 ,
    \slv_addr_reg[3]_rep__2_0 ,
    \slv_addr_reg[5]_3 ,
    \slv_addr_reg[2]_rep__2 ,
    \slv_addr_reg[5]_4 ,
    \slv_addr_reg[2]_rep__3 ,
    \slv_addr_reg[5]_5 ,
    \slv_addr_reg[2]_rep__3_0 ,
    \slv_addr_reg[5]_6 ,
    \slv_addr_reg[2]_rep__3_1 ,
    \slv_addr_reg[5]_7 ,
    \slv_addr_reg[2]_rep__3_2 ,
    \slv_addr_reg[5]_8 ,
    \slv_addr_reg[2]_rep__3_3 ,
    \slv_addr_reg[5]_9 ,
    \slv_addr_reg[2]_rep__3_4 ,
    \slv_addr_reg[5]_10 ,
    \slv_addr_reg[2]_rep__3_5 ,
    \slv_addr_reg[5]_11 ,
    dac1slv_rdata,
    s_axi_aclk,
    p_0_in,
    dac1slv_rden,
    \dac13_dg_mult_control_0_reg[2]_0 ,
    s_axi_aresetn,
    \dac13_dg_q_value_0_reg[15]_0 ,
    \dac13_dg_i_value_0_reg[15]_0 ,
    \dac13_dg_type_0_reg[3]_0 ,
    \dac13_dg_inc_0_reg[6]_0 ,
    \dac12_dg_mult_control_0_reg[2]_0 ,
    \dac12_dg_q_value_0_reg[15]_0 ,
    \dac12_dg_i_value_0_reg[15]_0 ,
    \dac12_dg_control_0_reg[7]_0 ,
    \dac12_dg_type_0_reg[3]_0 ,
    \dac12_dg_inc_0_reg[6]_0 ,
    \dac11_dg_mult_control_0_reg[2]_0 ,
    \dac11_dg_q_value_0_reg[15]_0 ,
    \dac11_dg_i_value_0_reg[15]_0 ,
    \dac11_dg_control_0_reg[7]_0 ,
    \dac11_dg_type_0_reg[3]_0 ,
    \dac11_dg_inc_0_reg[6]_0 ,
    \slv_rdata_reg[2]_0 ,
    \slv_rdata_reg[2]_1 ,
    Q,
    \dac13_dg_init_12_0_reg[0]_0 ,
    \dac13_dg_init_14_0_reg[0]_0 ,
    \dac13_dg_init_13_0_reg[0]_0 ,
    \dac13_dg_init_11_0_reg[0]_0 ,
    \dac13_dg_init_10_0_reg[0]_0 ,
    \dac13_dg_init_9_0_reg[0]_0 ,
    \dac13_dg_init_8_0_reg[0]_0 ,
    \dac13_dg_init_7_0_reg[0]_0 ,
    \dac13_dg_init_6_0_reg[0]_0 ,
    \dac13_dg_init_5_0_reg[0]_0 ,
    \dac13_dg_init_4_0_reg[0]_0 ,
    \dac13_dg_init_3_0_reg[0]_0 ,
    \dac13_dg_init_2_0_reg[0]_0 ,
    \dac13_dg_init_1_0_reg[0]_0 ,
    \dac13_dg_init_0_0_reg[0]_0 ,
    \dac12_dg_init_15_0_reg[0]_0 ,
    \dac12_dg_init_14_0_reg[0]_0 ,
    \dac12_dg_init_13_0_reg[0]_0 ,
    \dac12_dg_init_12_0_reg[0]_0 ,
    \dac12_dg_init_11_0_reg[0]_0 ,
    \dac12_dg_init_10_0_reg[0]_0 ,
    \dac12_dg_init_9_0_reg[0]_0 ,
    \dac12_dg_init_8_0_reg[0]_0 ,
    \dac12_dg_init_7_0_reg[0]_0 ,
    \dac12_dg_init_6_0_reg[0]_0 ,
    \dac12_dg_init_5_0_reg[0]_0 ,
    \dac12_dg_init_4_0_reg[0]_0 ,
    \dac12_dg_init_3_0_reg[0]_0 ,
    \dac12_dg_init_2_0_reg[0]_0 ,
    \dac12_dg_init_1_0_reg[0]_0 ,
    \dac12_dg_init_0_0_reg[0]_0 ,
    \dac12_dg_enable_0_reg[0]_0 ,
    \dac11_dg_init_14_0_reg[0]_0 ,
    \dac11_dg_init_13_0_reg[0]_0 ,
    \dac11_dg_init_12_0_reg[0]_0 ,
    \dac11_dg_init_11_0_reg[0]_0 ,
    \dac11_dg_init_10_0_reg[0]_0 ,
    \dac11_dg_init_9_0_reg[0]_0 ,
    \dac11_dg_init_8_0_reg[0]_0 ,
    \dac11_dg_init_6_0_reg[0]_0 ,
    \dac11_dg_init_5_0_reg[0]_0 ,
    \dac11_dg_init_4_0_reg[0]_0 ,
    \dac11_dg_init_3_0_reg[0]_0 ,
    \dac11_dg_init_2_0_reg[0]_0 ,
    \dac11_dg_init_1_0_reg[0]_0 ,
    \dac11_dg_init_0_0_reg[0]_0 ,
    \dac11_dg_enable_0_reg[0]_0 ,
    \slv_rdata_reg[0]_0 ,
    \slv_rdata_reg[0]_1 ,
    \slv_rdata[15]_i_2_0 ,
    \slv_rdata_reg[1]_i_6__0_0 ,
    \slv_rdata_reg[3]_i_17__0_0 ,
    \slv_rdata_reg[3]_i_17__0_1 ,
    \slv_rdata[15]_i_2_1 ,
    \slv_rdata_reg[10]_i_11__0_0 ,
    \slv_rdata_reg[11]_i_15__0_0 ,
    \slv_rdata_reg[6]_0 ,
    \slv_rdata_reg[15]_0 ,
    \slv_rdata_reg[9]_0 ,
    \slv_rdata_reg[15]_i_12__0_0 ,
    \slv_rdata_reg[15]_i_12__0_1 ,
    s_axi_wvalid,
    dac1axi_map_wready,
    E,
    s_axi_wdata,
    \dac10_dg_enable_0_reg[15]_0 ,
    \dac10_dg_inc_0_reg[0]_0 ,
    \dac10_dg_type_0_reg[0]_0 ,
    \dac10_dg_control_0_reg[0]_0 ,
    \dac10_dg_control_0_reg[0]_1 ,
    \dac10_dg_i_value_0_reg[0]_0 ,
    \dac10_dg_q_value_0_reg[0]_0 ,
    \dac10_dg_mult_control_0_reg[0]_0 ,
    \dac10_dg_init_0_0_reg[15]_0 ,
    \dac10_dg_init_1_0_reg[15]_0 ,
    \dac10_dg_init_2_0_reg[15]_0 ,
    \dac10_dg_init_3_0_reg[15]_0 ,
    \dac10_dg_init_4_0_reg[15]_0 ,
    \dac10_dg_init_5_0_reg[15]_0 ,
    \dac10_dg_init_6_0_reg[15]_0 ,
    \dac10_dg_init_7_0_reg[15]_0 ,
    \dac10_dg_init_8_0_reg[15]_0 ,
    \dac10_dg_init_9_0_reg[15]_0 ,
    \dac10_dg_init_10_0_reg[15]_0 ,
    \dac10_dg_init_11_0_reg[15]_0 ,
    \dac10_dg_init_12_0_reg[15]_0 ,
    \dac10_dg_init_13_0_reg[15]_0 ,
    \dac10_dg_init_14_0_reg[15]_0 ,
    \dac10_dg_init_15_0_reg[15]_0 ,
    \dac11_dg_init_7_0_reg[15]_0 ,
    \dac11_dg_init_15_0_reg[15]_0 ,
    \dac13_dg_enable_0_reg[15]_0 ,
    \dac13_dg_control_0_reg[0]_0 ,
    \dac13_dg_control_0_reg[0]_1 ,
    \dac13_dg_init_15_0_reg[15]_0 ,
    \slv_rdata_reg[15]_1 ,
    \slv_rdata_reg[15]_2 ,
    \slv_rdata_reg[14]_0 ,
    \slv_rdata_reg[13]_0 ,
    \slv_rdata_reg[12]_0 ,
    \slv_rdata_reg[11]_0 ,
    \slv_rdata_reg[10]_0 ,
    \slv_rdata_reg[9]_1 ,
    \slv_rdata_reg[8]_0 ,
    \slv_rdata_reg[7]_0 ,
    \slv_rdata_reg[6]_1 ,
    \slv_rdata_reg[5]_0 ,
    \slv_rdata_reg[4]_0 ,
    \slv_rdata_reg[3]_0 );
  output slv_wren_done_pulse;
  output slv_wren_clk2;
  output slv_rden_r;
  output dac10_dg_enable_01;
  output \slv_addr_reg[3]_rep__2 ;
  output \slv_addr_reg[5] ;
  output \slv_addr_reg[3]_rep__0 ;
  output \slv_addr_reg[5]_0 ;
  output \slv_addr_reg[3]_rep__0_0 ;
  output \slv_addr_reg[5]_1 ;
  output \slv_addr_reg[3]_rep__0_1 ;
  output \slv_addr_reg[5]_2 ;
  output \slv_addr_reg[3]_rep__2_0 ;
  output \slv_addr_reg[5]_3 ;
  output \slv_addr_reg[2]_rep__2 ;
  output \slv_addr_reg[5]_4 ;
  output \slv_addr_reg[2]_rep__3 ;
  output \slv_addr_reg[5]_5 ;
  output \slv_addr_reg[2]_rep__3_0 ;
  output \slv_addr_reg[5]_6 ;
  output \slv_addr_reg[2]_rep__3_1 ;
  output \slv_addr_reg[5]_7 ;
  output \slv_addr_reg[2]_rep__3_2 ;
  output \slv_addr_reg[5]_8 ;
  output \slv_addr_reg[2]_rep__3_3 ;
  output \slv_addr_reg[5]_9 ;
  output \slv_addr_reg[2]_rep__3_4 ;
  output \slv_addr_reg[5]_10 ;
  output \slv_addr_reg[2]_rep__3_5 ;
  output \slv_addr_reg[5]_11 ;
  output [15:0]dac1slv_rdata;
  input s_axi_aclk;
  input p_0_in;
  input dac1slv_rden;
  input \dac13_dg_mult_control_0_reg[2]_0 ;
  input s_axi_aresetn;
  input \dac13_dg_q_value_0_reg[15]_0 ;
  input \dac13_dg_i_value_0_reg[15]_0 ;
  input \dac13_dg_type_0_reg[3]_0 ;
  input \dac13_dg_inc_0_reg[6]_0 ;
  input \dac12_dg_mult_control_0_reg[2]_0 ;
  input \dac12_dg_q_value_0_reg[15]_0 ;
  input \dac12_dg_i_value_0_reg[15]_0 ;
  input \dac12_dg_control_0_reg[7]_0 ;
  input \dac12_dg_type_0_reg[3]_0 ;
  input \dac12_dg_inc_0_reg[6]_0 ;
  input \dac11_dg_mult_control_0_reg[2]_0 ;
  input \dac11_dg_q_value_0_reg[15]_0 ;
  input \dac11_dg_i_value_0_reg[15]_0 ;
  input \dac11_dg_control_0_reg[7]_0 ;
  input \dac11_dg_type_0_reg[3]_0 ;
  input \dac11_dg_inc_0_reg[6]_0 ;
  input \slv_rdata_reg[2]_0 ;
  input \slv_rdata_reg[2]_1 ;
  input [2:0]Q;
  input \dac13_dg_init_12_0_reg[0]_0 ;
  input \dac13_dg_init_14_0_reg[0]_0 ;
  input \dac13_dg_init_13_0_reg[0]_0 ;
  input \dac13_dg_init_11_0_reg[0]_0 ;
  input \dac13_dg_init_10_0_reg[0]_0 ;
  input \dac13_dg_init_9_0_reg[0]_0 ;
  input \dac13_dg_init_8_0_reg[0]_0 ;
  input \dac13_dg_init_7_0_reg[0]_0 ;
  input \dac13_dg_init_6_0_reg[0]_0 ;
  input \dac13_dg_init_5_0_reg[0]_0 ;
  input \dac13_dg_init_4_0_reg[0]_0 ;
  input \dac13_dg_init_3_0_reg[0]_0 ;
  input \dac13_dg_init_2_0_reg[0]_0 ;
  input \dac13_dg_init_1_0_reg[0]_0 ;
  input \dac13_dg_init_0_0_reg[0]_0 ;
  input \dac12_dg_init_15_0_reg[0]_0 ;
  input \dac12_dg_init_14_0_reg[0]_0 ;
  input \dac12_dg_init_13_0_reg[0]_0 ;
  input \dac12_dg_init_12_0_reg[0]_0 ;
  input \dac12_dg_init_11_0_reg[0]_0 ;
  input \dac12_dg_init_10_0_reg[0]_0 ;
  input \dac12_dg_init_9_0_reg[0]_0 ;
  input \dac12_dg_init_8_0_reg[0]_0 ;
  input \dac12_dg_init_7_0_reg[0]_0 ;
  input \dac12_dg_init_6_0_reg[0]_0 ;
  input \dac12_dg_init_5_0_reg[0]_0 ;
  input \dac12_dg_init_4_0_reg[0]_0 ;
  input \dac12_dg_init_3_0_reg[0]_0 ;
  input \dac12_dg_init_2_0_reg[0]_0 ;
  input \dac12_dg_init_1_0_reg[0]_0 ;
  input \dac12_dg_init_0_0_reg[0]_0 ;
  input \dac12_dg_enable_0_reg[0]_0 ;
  input \dac11_dg_init_14_0_reg[0]_0 ;
  input \dac11_dg_init_13_0_reg[0]_0 ;
  input \dac11_dg_init_12_0_reg[0]_0 ;
  input \dac11_dg_init_11_0_reg[0]_0 ;
  input \dac11_dg_init_10_0_reg[0]_0 ;
  input \dac11_dg_init_9_0_reg[0]_0 ;
  input \dac11_dg_init_8_0_reg[0]_0 ;
  input \dac11_dg_init_6_0_reg[0]_0 ;
  input \dac11_dg_init_5_0_reg[0]_0 ;
  input \dac11_dg_init_4_0_reg[0]_0 ;
  input \dac11_dg_init_3_0_reg[0]_0 ;
  input \dac11_dg_init_2_0_reg[0]_0 ;
  input \dac11_dg_init_1_0_reg[0]_0 ;
  input \dac11_dg_init_0_0_reg[0]_0 ;
  input \dac11_dg_enable_0_reg[0]_0 ;
  input \slv_rdata_reg[0]_0 ;
  input \slv_rdata_reg[0]_1 ;
  input \slv_rdata[15]_i_2_0 ;
  input \slv_rdata_reg[1]_i_6__0_0 ;
  input \slv_rdata_reg[3]_i_17__0_0 ;
  input \slv_rdata_reg[3]_i_17__0_1 ;
  input \slv_rdata[15]_i_2_1 ;
  input \slv_rdata_reg[10]_i_11__0_0 ;
  input \slv_rdata_reg[11]_i_15__0_0 ;
  input \slv_rdata_reg[6]_0 ;
  input \slv_rdata_reg[15]_0 ;
  input \slv_rdata_reg[9]_0 ;
  input \slv_rdata_reg[15]_i_12__0_0 ;
  input \slv_rdata_reg[15]_i_12__0_1 ;
  input s_axi_wvalid;
  input dac1axi_map_wready;
  input [0:0]E;
  input [15:0]s_axi_wdata;
  input [0:0]\dac10_dg_enable_0_reg[15]_0 ;
  input \dac10_dg_inc_0_reg[0]_0 ;
  input \dac10_dg_type_0_reg[0]_0 ;
  input \dac10_dg_control_0_reg[0]_0 ;
  input \dac10_dg_control_0_reg[0]_1 ;
  input [0:0]\dac10_dg_i_value_0_reg[0]_0 ;
  input [0:0]\dac10_dg_q_value_0_reg[0]_0 ;
  input [0:0]\dac10_dg_mult_control_0_reg[0]_0 ;
  input [0:0]\dac10_dg_init_0_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_1_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_2_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_3_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_4_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_5_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_6_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_8_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_9_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_10_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_11_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_12_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_13_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_14_0_reg[15]_0 ;
  input [0:0]\dac10_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac11_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac11_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac13_dg_enable_0_reg[15]_0 ;
  input \dac13_dg_control_0_reg[0]_0 ;
  input \dac13_dg_control_0_reg[0]_1 ;
  input [0:0]\dac13_dg_init_15_0_reg[15]_0 ;
  input \slv_rdata_reg[15]_1 ;
  input \slv_rdata_reg[15]_2 ;
  input \slv_rdata_reg[14]_0 ;
  input \slv_rdata_reg[13]_0 ;
  input \slv_rdata_reg[12]_0 ;
  input \slv_rdata_reg[11]_0 ;
  input \slv_rdata_reg[10]_0 ;
  input \slv_rdata_reg[9]_1 ;
  input \slv_rdata_reg[8]_0 ;
  input \slv_rdata_reg[7]_0 ;
  input \slv_rdata_reg[6]_1 ;
  input \slv_rdata_reg[5]_0 ;
  input \slv_rdata_reg[4]_0 ;
  input \slv_rdata_reg[3]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire clk2clk_handshake_pulse_gen_i_n_10;
  wire clk2clk_handshake_pulse_gen_i_n_11;
  wire clk2clk_handshake_pulse_gen_i_n_12;
  wire clk2clk_handshake_pulse_gen_i_n_13;
  wire clk2clk_handshake_pulse_gen_i_n_14;
  wire clk2clk_handshake_pulse_gen_i_n_15;
  wire clk2clk_handshake_pulse_gen_i_n_16;
  wire clk2clk_handshake_pulse_gen_i_n_17;
  wire clk2clk_handshake_pulse_gen_i_n_18;
  wire clk2clk_handshake_pulse_gen_i_n_19;
  wire clk2clk_handshake_pulse_gen_i_n_2;
  wire clk2clk_handshake_pulse_gen_i_n_20;
  wire clk2clk_handshake_pulse_gen_i_n_21;
  wire clk2clk_handshake_pulse_gen_i_n_22;
  wire clk2clk_handshake_pulse_gen_i_n_23;
  wire clk2clk_handshake_pulse_gen_i_n_24;
  wire clk2clk_handshake_pulse_gen_i_n_25;
  wire clk2clk_handshake_pulse_gen_i_n_26;
  wire clk2clk_handshake_pulse_gen_i_n_27;
  wire clk2clk_handshake_pulse_gen_i_n_28;
  wire clk2clk_handshake_pulse_gen_i_n_29;
  wire clk2clk_handshake_pulse_gen_i_n_3;
  wire clk2clk_handshake_pulse_gen_i_n_30;
  wire clk2clk_handshake_pulse_gen_i_n_31;
  wire clk2clk_handshake_pulse_gen_i_n_32;
  wire clk2clk_handshake_pulse_gen_i_n_33;
  wire clk2clk_handshake_pulse_gen_i_n_34;
  wire clk2clk_handshake_pulse_gen_i_n_35;
  wire clk2clk_handshake_pulse_gen_i_n_36;
  wire clk2clk_handshake_pulse_gen_i_n_37;
  wire clk2clk_handshake_pulse_gen_i_n_38;
  wire clk2clk_handshake_pulse_gen_i_n_39;
  wire clk2clk_handshake_pulse_gen_i_n_4;
  wire clk2clk_handshake_pulse_gen_i_n_40;
  wire clk2clk_handshake_pulse_gen_i_n_41;
  wire clk2clk_handshake_pulse_gen_i_n_42;
  wire clk2clk_handshake_pulse_gen_i_n_43;
  wire clk2clk_handshake_pulse_gen_i_n_44;
  wire clk2clk_handshake_pulse_gen_i_n_45;
  wire clk2clk_handshake_pulse_gen_i_n_46;
  wire clk2clk_handshake_pulse_gen_i_n_47;
  wire clk2clk_handshake_pulse_gen_i_n_48;
  wire clk2clk_handshake_pulse_gen_i_n_49;
  wire clk2clk_handshake_pulse_gen_i_n_5;
  wire clk2clk_handshake_pulse_gen_i_n_50;
  wire clk2clk_handshake_pulse_gen_i_n_51;
  wire clk2clk_handshake_pulse_gen_i_n_52;
  wire clk2clk_handshake_pulse_gen_i_n_53;
  wire clk2clk_handshake_pulse_gen_i_n_54;
  wire clk2clk_handshake_pulse_gen_i_n_55;
  wire clk2clk_handshake_pulse_gen_i_n_56;
  wire clk2clk_handshake_pulse_gen_i_n_57;
  wire clk2clk_handshake_pulse_gen_i_n_58;
  wire clk2clk_handshake_pulse_gen_i_n_59;
  wire clk2clk_handshake_pulse_gen_i_n_6;
  wire clk2clk_handshake_pulse_gen_i_n_60;
  wire clk2clk_handshake_pulse_gen_i_n_61;
  wire clk2clk_handshake_pulse_gen_i_n_62;
  wire clk2clk_handshake_pulse_gen_i_n_63;
  wire clk2clk_handshake_pulse_gen_i_n_64;
  wire clk2clk_handshake_pulse_gen_i_n_65;
  wire clk2clk_handshake_pulse_gen_i_n_66;
  wire clk2clk_handshake_pulse_gen_i_n_67;
  wire clk2clk_handshake_pulse_gen_i_n_69;
  wire clk2clk_handshake_pulse_gen_i_n_7;
  wire clk2clk_handshake_pulse_gen_i_n_8;
  wire clk2clk_handshake_pulse_gen_i_n_9;
  wire \dac10_dg_control_0[7]_i_1_n_0 ;
  wire \dac10_dg_control_0_reg[0]_0 ;
  wire \dac10_dg_control_0_reg[0]_1 ;
  wire \dac10_dg_control_0_reg_n_0_[0] ;
  wire \dac10_dg_control_0_reg_n_0_[1] ;
  wire \dac10_dg_control_0_reg_n_0_[2] ;
  wire \dac10_dg_control_0_reg_n_0_[3] ;
  wire \dac10_dg_control_0_reg_n_0_[4] ;
  wire \dac10_dg_control_0_reg_n_0_[5] ;
  wire \dac10_dg_control_0_reg_n_0_[6] ;
  wire \dac10_dg_control_0_reg_n_0_[7] ;
  wire dac10_dg_enable_01;
  wire [0:0]\dac10_dg_enable_0_reg[15]_0 ;
  wire \dac10_dg_enable_0_reg_n_0_[0] ;
  wire \dac10_dg_enable_0_reg_n_0_[10] ;
  wire \dac10_dg_enable_0_reg_n_0_[11] ;
  wire \dac10_dg_enable_0_reg_n_0_[12] ;
  wire \dac10_dg_enable_0_reg_n_0_[13] ;
  wire \dac10_dg_enable_0_reg_n_0_[14] ;
  wire \dac10_dg_enable_0_reg_n_0_[15] ;
  wire \dac10_dg_enable_0_reg_n_0_[1] ;
  wire \dac10_dg_enable_0_reg_n_0_[2] ;
  wire \dac10_dg_enable_0_reg_n_0_[3] ;
  wire \dac10_dg_enable_0_reg_n_0_[4] ;
  wire \dac10_dg_enable_0_reg_n_0_[5] ;
  wire \dac10_dg_enable_0_reg_n_0_[6] ;
  wire \dac10_dg_enable_0_reg_n_0_[7] ;
  wire \dac10_dg_enable_0_reg_n_0_[8] ;
  wire \dac10_dg_enable_0_reg_n_0_[9] ;
  wire \dac10_dg_i_value_0[10]_i_1_n_0 ;
  wire \dac10_dg_i_value_0[11]_i_1_n_0 ;
  wire \dac10_dg_i_value_0[12]_i_1_n_0 ;
  wire \dac10_dg_i_value_0[13]_i_1_n_0 ;
  wire \dac10_dg_i_value_0[14]_i_1_n_0 ;
  wire \dac10_dg_i_value_0[15]_i_2_n_0 ;
  wire \dac10_dg_i_value_0[7]_i_1_n_0 ;
  wire \dac10_dg_i_value_0[8]_i_1_n_0 ;
  wire \dac10_dg_i_value_0[9]_i_1_n_0 ;
  wire [0:0]\dac10_dg_i_value_0_reg[0]_0 ;
  wire \dac10_dg_i_value_0_reg_n_0_[0] ;
  wire \dac10_dg_i_value_0_reg_n_0_[10] ;
  wire \dac10_dg_i_value_0_reg_n_0_[11] ;
  wire \dac10_dg_i_value_0_reg_n_0_[12] ;
  wire \dac10_dg_i_value_0_reg_n_0_[13] ;
  wire \dac10_dg_i_value_0_reg_n_0_[14] ;
  wire \dac10_dg_i_value_0_reg_n_0_[15] ;
  wire \dac10_dg_i_value_0_reg_n_0_[1] ;
  wire \dac10_dg_i_value_0_reg_n_0_[2] ;
  wire \dac10_dg_i_value_0_reg_n_0_[3] ;
  wire \dac10_dg_i_value_0_reg_n_0_[4] ;
  wire \dac10_dg_i_value_0_reg_n_0_[5] ;
  wire \dac10_dg_i_value_0_reg_n_0_[6] ;
  wire \dac10_dg_i_value_0_reg_n_0_[7] ;
  wire \dac10_dg_i_value_0_reg_n_0_[8] ;
  wire \dac10_dg_i_value_0_reg_n_0_[9] ;
  wire \dac10_dg_inc_0_reg[0]_0 ;
  wire \dac10_dg_inc_0_reg_n_0_[0] ;
  wire \dac10_dg_inc_0_reg_n_0_[1] ;
  wire \dac10_dg_inc_0_reg_n_0_[2] ;
  wire \dac10_dg_inc_0_reg_n_0_[3] ;
  wire \dac10_dg_inc_0_reg_n_0_[4] ;
  wire \dac10_dg_inc_0_reg_n_0_[5] ;
  wire \dac10_dg_inc_0_reg_n_0_[6] ;
  wire [0:0]\dac10_dg_init_0_0_reg[15]_0 ;
  wire \dac10_dg_init_0_0_reg_n_0_[0] ;
  wire \dac10_dg_init_0_0_reg_n_0_[10] ;
  wire \dac10_dg_init_0_0_reg_n_0_[11] ;
  wire \dac10_dg_init_0_0_reg_n_0_[12] ;
  wire \dac10_dg_init_0_0_reg_n_0_[13] ;
  wire \dac10_dg_init_0_0_reg_n_0_[14] ;
  wire \dac10_dg_init_0_0_reg_n_0_[15] ;
  wire \dac10_dg_init_0_0_reg_n_0_[1] ;
  wire \dac10_dg_init_0_0_reg_n_0_[2] ;
  wire \dac10_dg_init_0_0_reg_n_0_[3] ;
  wire \dac10_dg_init_0_0_reg_n_0_[4] ;
  wire \dac10_dg_init_0_0_reg_n_0_[5] ;
  wire \dac10_dg_init_0_0_reg_n_0_[6] ;
  wire \dac10_dg_init_0_0_reg_n_0_[7] ;
  wire \dac10_dg_init_0_0_reg_n_0_[8] ;
  wire \dac10_dg_init_0_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_10_0_reg[15]_0 ;
  wire \dac10_dg_init_10_0_reg_n_0_[0] ;
  wire \dac10_dg_init_10_0_reg_n_0_[10] ;
  wire \dac10_dg_init_10_0_reg_n_0_[11] ;
  wire \dac10_dg_init_10_0_reg_n_0_[12] ;
  wire \dac10_dg_init_10_0_reg_n_0_[13] ;
  wire \dac10_dg_init_10_0_reg_n_0_[14] ;
  wire \dac10_dg_init_10_0_reg_n_0_[15] ;
  wire \dac10_dg_init_10_0_reg_n_0_[1] ;
  wire \dac10_dg_init_10_0_reg_n_0_[2] ;
  wire \dac10_dg_init_10_0_reg_n_0_[3] ;
  wire \dac10_dg_init_10_0_reg_n_0_[4] ;
  wire \dac10_dg_init_10_0_reg_n_0_[5] ;
  wire \dac10_dg_init_10_0_reg_n_0_[6] ;
  wire \dac10_dg_init_10_0_reg_n_0_[7] ;
  wire \dac10_dg_init_10_0_reg_n_0_[8] ;
  wire \dac10_dg_init_10_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_11_0_reg[15]_0 ;
  wire \dac10_dg_init_11_0_reg_n_0_[0] ;
  wire \dac10_dg_init_11_0_reg_n_0_[10] ;
  wire \dac10_dg_init_11_0_reg_n_0_[11] ;
  wire \dac10_dg_init_11_0_reg_n_0_[12] ;
  wire \dac10_dg_init_11_0_reg_n_0_[13] ;
  wire \dac10_dg_init_11_0_reg_n_0_[14] ;
  wire \dac10_dg_init_11_0_reg_n_0_[15] ;
  wire \dac10_dg_init_11_0_reg_n_0_[1] ;
  wire \dac10_dg_init_11_0_reg_n_0_[2] ;
  wire \dac10_dg_init_11_0_reg_n_0_[3] ;
  wire \dac10_dg_init_11_0_reg_n_0_[4] ;
  wire \dac10_dg_init_11_0_reg_n_0_[5] ;
  wire \dac10_dg_init_11_0_reg_n_0_[6] ;
  wire \dac10_dg_init_11_0_reg_n_0_[7] ;
  wire \dac10_dg_init_11_0_reg_n_0_[8] ;
  wire \dac10_dg_init_11_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_12_0_reg[15]_0 ;
  wire \dac10_dg_init_12_0_reg_n_0_[0] ;
  wire \dac10_dg_init_12_0_reg_n_0_[10] ;
  wire \dac10_dg_init_12_0_reg_n_0_[11] ;
  wire \dac10_dg_init_12_0_reg_n_0_[12] ;
  wire \dac10_dg_init_12_0_reg_n_0_[13] ;
  wire \dac10_dg_init_12_0_reg_n_0_[14] ;
  wire \dac10_dg_init_12_0_reg_n_0_[15] ;
  wire \dac10_dg_init_12_0_reg_n_0_[1] ;
  wire \dac10_dg_init_12_0_reg_n_0_[2] ;
  wire \dac10_dg_init_12_0_reg_n_0_[3] ;
  wire \dac10_dg_init_12_0_reg_n_0_[4] ;
  wire \dac10_dg_init_12_0_reg_n_0_[5] ;
  wire \dac10_dg_init_12_0_reg_n_0_[6] ;
  wire \dac10_dg_init_12_0_reg_n_0_[7] ;
  wire \dac10_dg_init_12_0_reg_n_0_[8] ;
  wire \dac10_dg_init_12_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_13_0_reg[15]_0 ;
  wire \dac10_dg_init_13_0_reg_n_0_[0] ;
  wire \dac10_dg_init_13_0_reg_n_0_[10] ;
  wire \dac10_dg_init_13_0_reg_n_0_[11] ;
  wire \dac10_dg_init_13_0_reg_n_0_[12] ;
  wire \dac10_dg_init_13_0_reg_n_0_[13] ;
  wire \dac10_dg_init_13_0_reg_n_0_[14] ;
  wire \dac10_dg_init_13_0_reg_n_0_[15] ;
  wire \dac10_dg_init_13_0_reg_n_0_[1] ;
  wire \dac10_dg_init_13_0_reg_n_0_[2] ;
  wire \dac10_dg_init_13_0_reg_n_0_[3] ;
  wire \dac10_dg_init_13_0_reg_n_0_[4] ;
  wire \dac10_dg_init_13_0_reg_n_0_[5] ;
  wire \dac10_dg_init_13_0_reg_n_0_[6] ;
  wire \dac10_dg_init_13_0_reg_n_0_[7] ;
  wire \dac10_dg_init_13_0_reg_n_0_[8] ;
  wire \dac10_dg_init_13_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_14_0_reg[15]_0 ;
  wire \dac10_dg_init_14_0_reg_n_0_[0] ;
  wire \dac10_dg_init_14_0_reg_n_0_[10] ;
  wire \dac10_dg_init_14_0_reg_n_0_[11] ;
  wire \dac10_dg_init_14_0_reg_n_0_[12] ;
  wire \dac10_dg_init_14_0_reg_n_0_[13] ;
  wire \dac10_dg_init_14_0_reg_n_0_[14] ;
  wire \dac10_dg_init_14_0_reg_n_0_[15] ;
  wire \dac10_dg_init_14_0_reg_n_0_[1] ;
  wire \dac10_dg_init_14_0_reg_n_0_[2] ;
  wire \dac10_dg_init_14_0_reg_n_0_[3] ;
  wire \dac10_dg_init_14_0_reg_n_0_[4] ;
  wire \dac10_dg_init_14_0_reg_n_0_[5] ;
  wire \dac10_dg_init_14_0_reg_n_0_[6] ;
  wire \dac10_dg_init_14_0_reg_n_0_[7] ;
  wire \dac10_dg_init_14_0_reg_n_0_[8] ;
  wire \dac10_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_15_0_reg[15]_0 ;
  wire \dac10_dg_init_15_0_reg_n_0_[0] ;
  wire \dac10_dg_init_15_0_reg_n_0_[10] ;
  wire \dac10_dg_init_15_0_reg_n_0_[11] ;
  wire \dac10_dg_init_15_0_reg_n_0_[12] ;
  wire \dac10_dg_init_15_0_reg_n_0_[13] ;
  wire \dac10_dg_init_15_0_reg_n_0_[14] ;
  wire \dac10_dg_init_15_0_reg_n_0_[15] ;
  wire \dac10_dg_init_15_0_reg_n_0_[1] ;
  wire \dac10_dg_init_15_0_reg_n_0_[2] ;
  wire \dac10_dg_init_15_0_reg_n_0_[3] ;
  wire \dac10_dg_init_15_0_reg_n_0_[4] ;
  wire \dac10_dg_init_15_0_reg_n_0_[5] ;
  wire \dac10_dg_init_15_0_reg_n_0_[6] ;
  wire \dac10_dg_init_15_0_reg_n_0_[7] ;
  wire \dac10_dg_init_15_0_reg_n_0_[8] ;
  wire \dac10_dg_init_15_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_1_0_reg[15]_0 ;
  wire \dac10_dg_init_1_0_reg_n_0_[0] ;
  wire \dac10_dg_init_1_0_reg_n_0_[10] ;
  wire \dac10_dg_init_1_0_reg_n_0_[11] ;
  wire \dac10_dg_init_1_0_reg_n_0_[12] ;
  wire \dac10_dg_init_1_0_reg_n_0_[13] ;
  wire \dac10_dg_init_1_0_reg_n_0_[14] ;
  wire \dac10_dg_init_1_0_reg_n_0_[15] ;
  wire \dac10_dg_init_1_0_reg_n_0_[1] ;
  wire \dac10_dg_init_1_0_reg_n_0_[2] ;
  wire \dac10_dg_init_1_0_reg_n_0_[3] ;
  wire \dac10_dg_init_1_0_reg_n_0_[4] ;
  wire \dac10_dg_init_1_0_reg_n_0_[5] ;
  wire \dac10_dg_init_1_0_reg_n_0_[6] ;
  wire \dac10_dg_init_1_0_reg_n_0_[7] ;
  wire \dac10_dg_init_1_0_reg_n_0_[8] ;
  wire \dac10_dg_init_1_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_2_0_reg[15]_0 ;
  wire \dac10_dg_init_2_0_reg_n_0_[0] ;
  wire \dac10_dg_init_2_0_reg_n_0_[10] ;
  wire \dac10_dg_init_2_0_reg_n_0_[11] ;
  wire \dac10_dg_init_2_0_reg_n_0_[12] ;
  wire \dac10_dg_init_2_0_reg_n_0_[13] ;
  wire \dac10_dg_init_2_0_reg_n_0_[14] ;
  wire \dac10_dg_init_2_0_reg_n_0_[15] ;
  wire \dac10_dg_init_2_0_reg_n_0_[1] ;
  wire \dac10_dg_init_2_0_reg_n_0_[2] ;
  wire \dac10_dg_init_2_0_reg_n_0_[3] ;
  wire \dac10_dg_init_2_0_reg_n_0_[4] ;
  wire \dac10_dg_init_2_0_reg_n_0_[5] ;
  wire \dac10_dg_init_2_0_reg_n_0_[6] ;
  wire \dac10_dg_init_2_0_reg_n_0_[7] ;
  wire \dac10_dg_init_2_0_reg_n_0_[8] ;
  wire \dac10_dg_init_2_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_3_0_reg[15]_0 ;
  wire \dac10_dg_init_3_0_reg_n_0_[0] ;
  wire \dac10_dg_init_3_0_reg_n_0_[10] ;
  wire \dac10_dg_init_3_0_reg_n_0_[11] ;
  wire \dac10_dg_init_3_0_reg_n_0_[12] ;
  wire \dac10_dg_init_3_0_reg_n_0_[13] ;
  wire \dac10_dg_init_3_0_reg_n_0_[14] ;
  wire \dac10_dg_init_3_0_reg_n_0_[15] ;
  wire \dac10_dg_init_3_0_reg_n_0_[1] ;
  wire \dac10_dg_init_3_0_reg_n_0_[2] ;
  wire \dac10_dg_init_3_0_reg_n_0_[3] ;
  wire \dac10_dg_init_3_0_reg_n_0_[4] ;
  wire \dac10_dg_init_3_0_reg_n_0_[5] ;
  wire \dac10_dg_init_3_0_reg_n_0_[6] ;
  wire \dac10_dg_init_3_0_reg_n_0_[7] ;
  wire \dac10_dg_init_3_0_reg_n_0_[8] ;
  wire \dac10_dg_init_3_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_4_0_reg[15]_0 ;
  wire \dac10_dg_init_4_0_reg_n_0_[0] ;
  wire \dac10_dg_init_4_0_reg_n_0_[10] ;
  wire \dac10_dg_init_4_0_reg_n_0_[11] ;
  wire \dac10_dg_init_4_0_reg_n_0_[12] ;
  wire \dac10_dg_init_4_0_reg_n_0_[13] ;
  wire \dac10_dg_init_4_0_reg_n_0_[14] ;
  wire \dac10_dg_init_4_0_reg_n_0_[15] ;
  wire \dac10_dg_init_4_0_reg_n_0_[1] ;
  wire \dac10_dg_init_4_0_reg_n_0_[2] ;
  wire \dac10_dg_init_4_0_reg_n_0_[3] ;
  wire \dac10_dg_init_4_0_reg_n_0_[4] ;
  wire \dac10_dg_init_4_0_reg_n_0_[5] ;
  wire \dac10_dg_init_4_0_reg_n_0_[6] ;
  wire \dac10_dg_init_4_0_reg_n_0_[7] ;
  wire \dac10_dg_init_4_0_reg_n_0_[8] ;
  wire \dac10_dg_init_4_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_5_0_reg[15]_0 ;
  wire \dac10_dg_init_5_0_reg_n_0_[0] ;
  wire \dac10_dg_init_5_0_reg_n_0_[10] ;
  wire \dac10_dg_init_5_0_reg_n_0_[11] ;
  wire \dac10_dg_init_5_0_reg_n_0_[12] ;
  wire \dac10_dg_init_5_0_reg_n_0_[13] ;
  wire \dac10_dg_init_5_0_reg_n_0_[14] ;
  wire \dac10_dg_init_5_0_reg_n_0_[15] ;
  wire \dac10_dg_init_5_0_reg_n_0_[1] ;
  wire \dac10_dg_init_5_0_reg_n_0_[2] ;
  wire \dac10_dg_init_5_0_reg_n_0_[3] ;
  wire \dac10_dg_init_5_0_reg_n_0_[4] ;
  wire \dac10_dg_init_5_0_reg_n_0_[5] ;
  wire \dac10_dg_init_5_0_reg_n_0_[6] ;
  wire \dac10_dg_init_5_0_reg_n_0_[7] ;
  wire \dac10_dg_init_5_0_reg_n_0_[8] ;
  wire \dac10_dg_init_5_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_6_0_reg[15]_0 ;
  wire \dac10_dg_init_6_0_reg_n_0_[0] ;
  wire \dac10_dg_init_6_0_reg_n_0_[10] ;
  wire \dac10_dg_init_6_0_reg_n_0_[11] ;
  wire \dac10_dg_init_6_0_reg_n_0_[12] ;
  wire \dac10_dg_init_6_0_reg_n_0_[13] ;
  wire \dac10_dg_init_6_0_reg_n_0_[14] ;
  wire \dac10_dg_init_6_0_reg_n_0_[15] ;
  wire \dac10_dg_init_6_0_reg_n_0_[1] ;
  wire \dac10_dg_init_6_0_reg_n_0_[2] ;
  wire \dac10_dg_init_6_0_reg_n_0_[3] ;
  wire \dac10_dg_init_6_0_reg_n_0_[4] ;
  wire \dac10_dg_init_6_0_reg_n_0_[5] ;
  wire \dac10_dg_init_6_0_reg_n_0_[6] ;
  wire \dac10_dg_init_6_0_reg_n_0_[7] ;
  wire \dac10_dg_init_6_0_reg_n_0_[8] ;
  wire \dac10_dg_init_6_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_7_0_reg[15]_0 ;
  wire \dac10_dg_init_7_0_reg_n_0_[0] ;
  wire \dac10_dg_init_7_0_reg_n_0_[10] ;
  wire \dac10_dg_init_7_0_reg_n_0_[11] ;
  wire \dac10_dg_init_7_0_reg_n_0_[12] ;
  wire \dac10_dg_init_7_0_reg_n_0_[13] ;
  wire \dac10_dg_init_7_0_reg_n_0_[14] ;
  wire \dac10_dg_init_7_0_reg_n_0_[15] ;
  wire \dac10_dg_init_7_0_reg_n_0_[1] ;
  wire \dac10_dg_init_7_0_reg_n_0_[2] ;
  wire \dac10_dg_init_7_0_reg_n_0_[3] ;
  wire \dac10_dg_init_7_0_reg_n_0_[4] ;
  wire \dac10_dg_init_7_0_reg_n_0_[5] ;
  wire \dac10_dg_init_7_0_reg_n_0_[6] ;
  wire \dac10_dg_init_7_0_reg_n_0_[7] ;
  wire \dac10_dg_init_7_0_reg_n_0_[8] ;
  wire \dac10_dg_init_7_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_8_0_reg[15]_0 ;
  wire \dac10_dg_init_8_0_reg_n_0_[0] ;
  wire \dac10_dg_init_8_0_reg_n_0_[10] ;
  wire \dac10_dg_init_8_0_reg_n_0_[11] ;
  wire \dac10_dg_init_8_0_reg_n_0_[12] ;
  wire \dac10_dg_init_8_0_reg_n_0_[13] ;
  wire \dac10_dg_init_8_0_reg_n_0_[14] ;
  wire \dac10_dg_init_8_0_reg_n_0_[15] ;
  wire \dac10_dg_init_8_0_reg_n_0_[1] ;
  wire \dac10_dg_init_8_0_reg_n_0_[2] ;
  wire \dac10_dg_init_8_0_reg_n_0_[3] ;
  wire \dac10_dg_init_8_0_reg_n_0_[4] ;
  wire \dac10_dg_init_8_0_reg_n_0_[5] ;
  wire \dac10_dg_init_8_0_reg_n_0_[6] ;
  wire \dac10_dg_init_8_0_reg_n_0_[7] ;
  wire \dac10_dg_init_8_0_reg_n_0_[8] ;
  wire \dac10_dg_init_8_0_reg_n_0_[9] ;
  wire [0:0]\dac10_dg_init_9_0_reg[15]_0 ;
  wire \dac10_dg_init_9_0_reg_n_0_[0] ;
  wire \dac10_dg_init_9_0_reg_n_0_[10] ;
  wire \dac10_dg_init_9_0_reg_n_0_[11] ;
  wire \dac10_dg_init_9_0_reg_n_0_[12] ;
  wire \dac10_dg_init_9_0_reg_n_0_[13] ;
  wire \dac10_dg_init_9_0_reg_n_0_[14] ;
  wire \dac10_dg_init_9_0_reg_n_0_[15] ;
  wire \dac10_dg_init_9_0_reg_n_0_[1] ;
  wire \dac10_dg_init_9_0_reg_n_0_[2] ;
  wire \dac10_dg_init_9_0_reg_n_0_[3] ;
  wire \dac10_dg_init_9_0_reg_n_0_[4] ;
  wire \dac10_dg_init_9_0_reg_n_0_[5] ;
  wire \dac10_dg_init_9_0_reg_n_0_[6] ;
  wire \dac10_dg_init_9_0_reg_n_0_[7] ;
  wire \dac10_dg_init_9_0_reg_n_0_[8] ;
  wire \dac10_dg_init_9_0_reg_n_0_[9] ;
  wire \dac10_dg_mult_control_0[0]_i_1_n_0 ;
  wire \dac10_dg_mult_control_0[1]_i_1_n_0 ;
  wire \dac10_dg_mult_control_0[2]_i_2_n_0 ;
  wire [0:0]\dac10_dg_mult_control_0_reg[0]_0 ;
  wire \dac10_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac10_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac10_dg_mult_control_0_reg_n_0_[2] ;
  wire [0:0]\dac10_dg_q_value_0_reg[0]_0 ;
  wire \dac10_dg_q_value_0_reg_n_0_[0] ;
  wire \dac10_dg_q_value_0_reg_n_0_[10] ;
  wire \dac10_dg_q_value_0_reg_n_0_[11] ;
  wire \dac10_dg_q_value_0_reg_n_0_[12] ;
  wire \dac10_dg_q_value_0_reg_n_0_[13] ;
  wire \dac10_dg_q_value_0_reg_n_0_[14] ;
  wire \dac10_dg_q_value_0_reg_n_0_[15] ;
  wire \dac10_dg_q_value_0_reg_n_0_[1] ;
  wire \dac10_dg_q_value_0_reg_n_0_[2] ;
  wire \dac10_dg_q_value_0_reg_n_0_[3] ;
  wire \dac10_dg_q_value_0_reg_n_0_[4] ;
  wire \dac10_dg_q_value_0_reg_n_0_[5] ;
  wire \dac10_dg_q_value_0_reg_n_0_[6] ;
  wire \dac10_dg_q_value_0_reg_n_0_[7] ;
  wire \dac10_dg_q_value_0_reg_n_0_[8] ;
  wire \dac10_dg_q_value_0_reg_n_0_[9] ;
  wire \dac10_dg_type_0_reg[0]_0 ;
  wire \dac10_dg_type_0_reg_n_0_[0] ;
  wire \dac10_dg_type_0_reg_n_0_[1] ;
  wire \dac10_dg_type_0_reg_n_0_[2] ;
  wire \dac10_dg_type_0_reg_n_0_[3] ;
  wire \dac11_dg_control_0_reg[7]_0 ;
  wire \dac11_dg_control_0_reg_n_0_[0] ;
  wire \dac11_dg_control_0_reg_n_0_[1] ;
  wire \dac11_dg_control_0_reg_n_0_[2] ;
  wire \dac11_dg_control_0_reg_n_0_[3] ;
  wire \dac11_dg_control_0_reg_n_0_[4] ;
  wire \dac11_dg_control_0_reg_n_0_[5] ;
  wire \dac11_dg_control_0_reg_n_0_[6] ;
  wire \dac11_dg_control_0_reg_n_0_[7] ;
  wire \dac11_dg_enable_0_reg[0]_0 ;
  wire \dac11_dg_enable_0_reg_n_0_[0] ;
  wire \dac11_dg_enable_0_reg_n_0_[10] ;
  wire \dac11_dg_enable_0_reg_n_0_[11] ;
  wire \dac11_dg_enable_0_reg_n_0_[12] ;
  wire \dac11_dg_enable_0_reg_n_0_[13] ;
  wire \dac11_dg_enable_0_reg_n_0_[14] ;
  wire \dac11_dg_enable_0_reg_n_0_[15] ;
  wire \dac11_dg_enable_0_reg_n_0_[1] ;
  wire \dac11_dg_enable_0_reg_n_0_[2] ;
  wire \dac11_dg_enable_0_reg_n_0_[3] ;
  wire \dac11_dg_enable_0_reg_n_0_[4] ;
  wire \dac11_dg_enable_0_reg_n_0_[5] ;
  wire \dac11_dg_enable_0_reg_n_0_[6] ;
  wire \dac11_dg_enable_0_reg_n_0_[7] ;
  wire \dac11_dg_enable_0_reg_n_0_[8] ;
  wire \dac11_dg_enable_0_reg_n_0_[9] ;
  wire \dac11_dg_i_value_0_reg[15]_0 ;
  wire \dac11_dg_i_value_0_reg_n_0_[0] ;
  wire \dac11_dg_i_value_0_reg_n_0_[10] ;
  wire \dac11_dg_i_value_0_reg_n_0_[11] ;
  wire \dac11_dg_i_value_0_reg_n_0_[12] ;
  wire \dac11_dg_i_value_0_reg_n_0_[13] ;
  wire \dac11_dg_i_value_0_reg_n_0_[14] ;
  wire \dac11_dg_i_value_0_reg_n_0_[15] ;
  wire \dac11_dg_i_value_0_reg_n_0_[1] ;
  wire \dac11_dg_i_value_0_reg_n_0_[2] ;
  wire \dac11_dg_i_value_0_reg_n_0_[3] ;
  wire \dac11_dg_i_value_0_reg_n_0_[4] ;
  wire \dac11_dg_i_value_0_reg_n_0_[5] ;
  wire \dac11_dg_i_value_0_reg_n_0_[6] ;
  wire \dac11_dg_i_value_0_reg_n_0_[7] ;
  wire \dac11_dg_i_value_0_reg_n_0_[8] ;
  wire \dac11_dg_i_value_0_reg_n_0_[9] ;
  wire \dac11_dg_inc_0_reg[6]_0 ;
  wire \dac11_dg_inc_0_reg_n_0_[0] ;
  wire \dac11_dg_inc_0_reg_n_0_[1] ;
  wire \dac11_dg_inc_0_reg_n_0_[2] ;
  wire \dac11_dg_inc_0_reg_n_0_[3] ;
  wire \dac11_dg_inc_0_reg_n_0_[4] ;
  wire \dac11_dg_inc_0_reg_n_0_[5] ;
  wire \dac11_dg_inc_0_reg_n_0_[6] ;
  wire \dac11_dg_init_0_0_reg[0]_0 ;
  wire \dac11_dg_init_0_0_reg_n_0_[0] ;
  wire \dac11_dg_init_0_0_reg_n_0_[10] ;
  wire \dac11_dg_init_0_0_reg_n_0_[11] ;
  wire \dac11_dg_init_0_0_reg_n_0_[12] ;
  wire \dac11_dg_init_0_0_reg_n_0_[13] ;
  wire \dac11_dg_init_0_0_reg_n_0_[14] ;
  wire \dac11_dg_init_0_0_reg_n_0_[15] ;
  wire \dac11_dg_init_0_0_reg_n_0_[1] ;
  wire \dac11_dg_init_0_0_reg_n_0_[2] ;
  wire \dac11_dg_init_0_0_reg_n_0_[3] ;
  wire \dac11_dg_init_0_0_reg_n_0_[4] ;
  wire \dac11_dg_init_0_0_reg_n_0_[5] ;
  wire \dac11_dg_init_0_0_reg_n_0_[6] ;
  wire \dac11_dg_init_0_0_reg_n_0_[7] ;
  wire \dac11_dg_init_0_0_reg_n_0_[8] ;
  wire \dac11_dg_init_0_0_reg_n_0_[9] ;
  wire \dac11_dg_init_10_0_reg[0]_0 ;
  wire \dac11_dg_init_10_0_reg_n_0_[0] ;
  wire \dac11_dg_init_10_0_reg_n_0_[10] ;
  wire \dac11_dg_init_10_0_reg_n_0_[11] ;
  wire \dac11_dg_init_10_0_reg_n_0_[12] ;
  wire \dac11_dg_init_10_0_reg_n_0_[13] ;
  wire \dac11_dg_init_10_0_reg_n_0_[14] ;
  wire \dac11_dg_init_10_0_reg_n_0_[15] ;
  wire \dac11_dg_init_10_0_reg_n_0_[1] ;
  wire \dac11_dg_init_10_0_reg_n_0_[2] ;
  wire \dac11_dg_init_10_0_reg_n_0_[3] ;
  wire \dac11_dg_init_10_0_reg_n_0_[4] ;
  wire \dac11_dg_init_10_0_reg_n_0_[5] ;
  wire \dac11_dg_init_10_0_reg_n_0_[6] ;
  wire \dac11_dg_init_10_0_reg_n_0_[7] ;
  wire \dac11_dg_init_10_0_reg_n_0_[8] ;
  wire \dac11_dg_init_10_0_reg_n_0_[9] ;
  wire \dac11_dg_init_11_0_reg[0]_0 ;
  wire \dac11_dg_init_11_0_reg_n_0_[0] ;
  wire \dac11_dg_init_11_0_reg_n_0_[10] ;
  wire \dac11_dg_init_11_0_reg_n_0_[11] ;
  wire \dac11_dg_init_11_0_reg_n_0_[12] ;
  wire \dac11_dg_init_11_0_reg_n_0_[13] ;
  wire \dac11_dg_init_11_0_reg_n_0_[14] ;
  wire \dac11_dg_init_11_0_reg_n_0_[15] ;
  wire \dac11_dg_init_11_0_reg_n_0_[1] ;
  wire \dac11_dg_init_11_0_reg_n_0_[2] ;
  wire \dac11_dg_init_11_0_reg_n_0_[3] ;
  wire \dac11_dg_init_11_0_reg_n_0_[4] ;
  wire \dac11_dg_init_11_0_reg_n_0_[5] ;
  wire \dac11_dg_init_11_0_reg_n_0_[6] ;
  wire \dac11_dg_init_11_0_reg_n_0_[7] ;
  wire \dac11_dg_init_11_0_reg_n_0_[8] ;
  wire \dac11_dg_init_11_0_reg_n_0_[9] ;
  wire \dac11_dg_init_12_0_reg[0]_0 ;
  wire \dac11_dg_init_12_0_reg_n_0_[0] ;
  wire \dac11_dg_init_12_0_reg_n_0_[10] ;
  wire \dac11_dg_init_12_0_reg_n_0_[11] ;
  wire \dac11_dg_init_12_0_reg_n_0_[12] ;
  wire \dac11_dg_init_12_0_reg_n_0_[13] ;
  wire \dac11_dg_init_12_0_reg_n_0_[14] ;
  wire \dac11_dg_init_12_0_reg_n_0_[15] ;
  wire \dac11_dg_init_12_0_reg_n_0_[1] ;
  wire \dac11_dg_init_12_0_reg_n_0_[2] ;
  wire \dac11_dg_init_12_0_reg_n_0_[3] ;
  wire \dac11_dg_init_12_0_reg_n_0_[4] ;
  wire \dac11_dg_init_12_0_reg_n_0_[5] ;
  wire \dac11_dg_init_12_0_reg_n_0_[6] ;
  wire \dac11_dg_init_12_0_reg_n_0_[7] ;
  wire \dac11_dg_init_12_0_reg_n_0_[8] ;
  wire \dac11_dg_init_12_0_reg_n_0_[9] ;
  wire \dac11_dg_init_13_0_reg[0]_0 ;
  wire \dac11_dg_init_13_0_reg_n_0_[0] ;
  wire \dac11_dg_init_13_0_reg_n_0_[10] ;
  wire \dac11_dg_init_13_0_reg_n_0_[11] ;
  wire \dac11_dg_init_13_0_reg_n_0_[12] ;
  wire \dac11_dg_init_13_0_reg_n_0_[13] ;
  wire \dac11_dg_init_13_0_reg_n_0_[14] ;
  wire \dac11_dg_init_13_0_reg_n_0_[15] ;
  wire \dac11_dg_init_13_0_reg_n_0_[1] ;
  wire \dac11_dg_init_13_0_reg_n_0_[2] ;
  wire \dac11_dg_init_13_0_reg_n_0_[3] ;
  wire \dac11_dg_init_13_0_reg_n_0_[4] ;
  wire \dac11_dg_init_13_0_reg_n_0_[5] ;
  wire \dac11_dg_init_13_0_reg_n_0_[6] ;
  wire \dac11_dg_init_13_0_reg_n_0_[7] ;
  wire \dac11_dg_init_13_0_reg_n_0_[8] ;
  wire \dac11_dg_init_13_0_reg_n_0_[9] ;
  wire \dac11_dg_init_14_0_reg[0]_0 ;
  wire \dac11_dg_init_14_0_reg_n_0_[0] ;
  wire \dac11_dg_init_14_0_reg_n_0_[10] ;
  wire \dac11_dg_init_14_0_reg_n_0_[11] ;
  wire \dac11_dg_init_14_0_reg_n_0_[12] ;
  wire \dac11_dg_init_14_0_reg_n_0_[13] ;
  wire \dac11_dg_init_14_0_reg_n_0_[14] ;
  wire \dac11_dg_init_14_0_reg_n_0_[15] ;
  wire \dac11_dg_init_14_0_reg_n_0_[1] ;
  wire \dac11_dg_init_14_0_reg_n_0_[2] ;
  wire \dac11_dg_init_14_0_reg_n_0_[3] ;
  wire \dac11_dg_init_14_0_reg_n_0_[4] ;
  wire \dac11_dg_init_14_0_reg_n_0_[5] ;
  wire \dac11_dg_init_14_0_reg_n_0_[6] ;
  wire \dac11_dg_init_14_0_reg_n_0_[7] ;
  wire \dac11_dg_init_14_0_reg_n_0_[8] ;
  wire \dac11_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac11_dg_init_15_0_reg[15]_0 ;
  wire \dac11_dg_init_15_0_reg_n_0_[0] ;
  wire \dac11_dg_init_15_0_reg_n_0_[10] ;
  wire \dac11_dg_init_15_0_reg_n_0_[11] ;
  wire \dac11_dg_init_15_0_reg_n_0_[12] ;
  wire \dac11_dg_init_15_0_reg_n_0_[13] ;
  wire \dac11_dg_init_15_0_reg_n_0_[14] ;
  wire \dac11_dg_init_15_0_reg_n_0_[15] ;
  wire \dac11_dg_init_15_0_reg_n_0_[1] ;
  wire \dac11_dg_init_15_0_reg_n_0_[2] ;
  wire \dac11_dg_init_15_0_reg_n_0_[3] ;
  wire \dac11_dg_init_15_0_reg_n_0_[4] ;
  wire \dac11_dg_init_15_0_reg_n_0_[5] ;
  wire \dac11_dg_init_15_0_reg_n_0_[6] ;
  wire \dac11_dg_init_15_0_reg_n_0_[7] ;
  wire \dac11_dg_init_15_0_reg_n_0_[8] ;
  wire \dac11_dg_init_15_0_reg_n_0_[9] ;
  wire \dac11_dg_init_1_0_reg[0]_0 ;
  wire \dac11_dg_init_1_0_reg_n_0_[0] ;
  wire \dac11_dg_init_1_0_reg_n_0_[10] ;
  wire \dac11_dg_init_1_0_reg_n_0_[11] ;
  wire \dac11_dg_init_1_0_reg_n_0_[12] ;
  wire \dac11_dg_init_1_0_reg_n_0_[13] ;
  wire \dac11_dg_init_1_0_reg_n_0_[14] ;
  wire \dac11_dg_init_1_0_reg_n_0_[15] ;
  wire \dac11_dg_init_1_0_reg_n_0_[1] ;
  wire \dac11_dg_init_1_0_reg_n_0_[2] ;
  wire \dac11_dg_init_1_0_reg_n_0_[3] ;
  wire \dac11_dg_init_1_0_reg_n_0_[4] ;
  wire \dac11_dg_init_1_0_reg_n_0_[5] ;
  wire \dac11_dg_init_1_0_reg_n_0_[6] ;
  wire \dac11_dg_init_1_0_reg_n_0_[7] ;
  wire \dac11_dg_init_1_0_reg_n_0_[8] ;
  wire \dac11_dg_init_1_0_reg_n_0_[9] ;
  wire \dac11_dg_init_2_0_reg[0]_0 ;
  wire \dac11_dg_init_2_0_reg_n_0_[0] ;
  wire \dac11_dg_init_2_0_reg_n_0_[10] ;
  wire \dac11_dg_init_2_0_reg_n_0_[11] ;
  wire \dac11_dg_init_2_0_reg_n_0_[12] ;
  wire \dac11_dg_init_2_0_reg_n_0_[13] ;
  wire \dac11_dg_init_2_0_reg_n_0_[14] ;
  wire \dac11_dg_init_2_0_reg_n_0_[15] ;
  wire \dac11_dg_init_2_0_reg_n_0_[1] ;
  wire \dac11_dg_init_2_0_reg_n_0_[2] ;
  wire \dac11_dg_init_2_0_reg_n_0_[3] ;
  wire \dac11_dg_init_2_0_reg_n_0_[4] ;
  wire \dac11_dg_init_2_0_reg_n_0_[5] ;
  wire \dac11_dg_init_2_0_reg_n_0_[6] ;
  wire \dac11_dg_init_2_0_reg_n_0_[7] ;
  wire \dac11_dg_init_2_0_reg_n_0_[8] ;
  wire \dac11_dg_init_2_0_reg_n_0_[9] ;
  wire \dac11_dg_init_3_0_reg[0]_0 ;
  wire \dac11_dg_init_3_0_reg_n_0_[0] ;
  wire \dac11_dg_init_3_0_reg_n_0_[10] ;
  wire \dac11_dg_init_3_0_reg_n_0_[11] ;
  wire \dac11_dg_init_3_0_reg_n_0_[12] ;
  wire \dac11_dg_init_3_0_reg_n_0_[13] ;
  wire \dac11_dg_init_3_0_reg_n_0_[14] ;
  wire \dac11_dg_init_3_0_reg_n_0_[15] ;
  wire \dac11_dg_init_3_0_reg_n_0_[1] ;
  wire \dac11_dg_init_3_0_reg_n_0_[2] ;
  wire \dac11_dg_init_3_0_reg_n_0_[3] ;
  wire \dac11_dg_init_3_0_reg_n_0_[4] ;
  wire \dac11_dg_init_3_0_reg_n_0_[5] ;
  wire \dac11_dg_init_3_0_reg_n_0_[6] ;
  wire \dac11_dg_init_3_0_reg_n_0_[7] ;
  wire \dac11_dg_init_3_0_reg_n_0_[8] ;
  wire \dac11_dg_init_3_0_reg_n_0_[9] ;
  wire \dac11_dg_init_4_0_reg[0]_0 ;
  wire \dac11_dg_init_4_0_reg_n_0_[0] ;
  wire \dac11_dg_init_4_0_reg_n_0_[10] ;
  wire \dac11_dg_init_4_0_reg_n_0_[11] ;
  wire \dac11_dg_init_4_0_reg_n_0_[12] ;
  wire \dac11_dg_init_4_0_reg_n_0_[13] ;
  wire \dac11_dg_init_4_0_reg_n_0_[14] ;
  wire \dac11_dg_init_4_0_reg_n_0_[15] ;
  wire \dac11_dg_init_4_0_reg_n_0_[1] ;
  wire \dac11_dg_init_4_0_reg_n_0_[2] ;
  wire \dac11_dg_init_4_0_reg_n_0_[3] ;
  wire \dac11_dg_init_4_0_reg_n_0_[4] ;
  wire \dac11_dg_init_4_0_reg_n_0_[5] ;
  wire \dac11_dg_init_4_0_reg_n_0_[6] ;
  wire \dac11_dg_init_4_0_reg_n_0_[7] ;
  wire \dac11_dg_init_4_0_reg_n_0_[8] ;
  wire \dac11_dg_init_4_0_reg_n_0_[9] ;
  wire \dac11_dg_init_5_0_reg[0]_0 ;
  wire \dac11_dg_init_5_0_reg_n_0_[0] ;
  wire \dac11_dg_init_5_0_reg_n_0_[10] ;
  wire \dac11_dg_init_5_0_reg_n_0_[11] ;
  wire \dac11_dg_init_5_0_reg_n_0_[12] ;
  wire \dac11_dg_init_5_0_reg_n_0_[13] ;
  wire \dac11_dg_init_5_0_reg_n_0_[14] ;
  wire \dac11_dg_init_5_0_reg_n_0_[15] ;
  wire \dac11_dg_init_5_0_reg_n_0_[1] ;
  wire \dac11_dg_init_5_0_reg_n_0_[2] ;
  wire \dac11_dg_init_5_0_reg_n_0_[3] ;
  wire \dac11_dg_init_5_0_reg_n_0_[4] ;
  wire \dac11_dg_init_5_0_reg_n_0_[5] ;
  wire \dac11_dg_init_5_0_reg_n_0_[6] ;
  wire \dac11_dg_init_5_0_reg_n_0_[7] ;
  wire \dac11_dg_init_5_0_reg_n_0_[8] ;
  wire \dac11_dg_init_5_0_reg_n_0_[9] ;
  wire \dac11_dg_init_6_0_reg[0]_0 ;
  wire \dac11_dg_init_6_0_reg_n_0_[0] ;
  wire \dac11_dg_init_6_0_reg_n_0_[10] ;
  wire \dac11_dg_init_6_0_reg_n_0_[11] ;
  wire \dac11_dg_init_6_0_reg_n_0_[12] ;
  wire \dac11_dg_init_6_0_reg_n_0_[13] ;
  wire \dac11_dg_init_6_0_reg_n_0_[14] ;
  wire \dac11_dg_init_6_0_reg_n_0_[15] ;
  wire \dac11_dg_init_6_0_reg_n_0_[1] ;
  wire \dac11_dg_init_6_0_reg_n_0_[2] ;
  wire \dac11_dg_init_6_0_reg_n_0_[3] ;
  wire \dac11_dg_init_6_0_reg_n_0_[4] ;
  wire \dac11_dg_init_6_0_reg_n_0_[5] ;
  wire \dac11_dg_init_6_0_reg_n_0_[6] ;
  wire \dac11_dg_init_6_0_reg_n_0_[7] ;
  wire \dac11_dg_init_6_0_reg_n_0_[8] ;
  wire \dac11_dg_init_6_0_reg_n_0_[9] ;
  wire [0:0]\dac11_dg_init_7_0_reg[15]_0 ;
  wire \dac11_dg_init_7_0_reg_n_0_[0] ;
  wire \dac11_dg_init_7_0_reg_n_0_[10] ;
  wire \dac11_dg_init_7_0_reg_n_0_[11] ;
  wire \dac11_dg_init_7_0_reg_n_0_[12] ;
  wire \dac11_dg_init_7_0_reg_n_0_[13] ;
  wire \dac11_dg_init_7_0_reg_n_0_[14] ;
  wire \dac11_dg_init_7_0_reg_n_0_[15] ;
  wire \dac11_dg_init_7_0_reg_n_0_[1] ;
  wire \dac11_dg_init_7_0_reg_n_0_[2] ;
  wire \dac11_dg_init_7_0_reg_n_0_[3] ;
  wire \dac11_dg_init_7_0_reg_n_0_[4] ;
  wire \dac11_dg_init_7_0_reg_n_0_[5] ;
  wire \dac11_dg_init_7_0_reg_n_0_[6] ;
  wire \dac11_dg_init_7_0_reg_n_0_[7] ;
  wire \dac11_dg_init_7_0_reg_n_0_[8] ;
  wire \dac11_dg_init_7_0_reg_n_0_[9] ;
  wire \dac11_dg_init_8_0_reg[0]_0 ;
  wire \dac11_dg_init_8_0_reg_n_0_[0] ;
  wire \dac11_dg_init_8_0_reg_n_0_[10] ;
  wire \dac11_dg_init_8_0_reg_n_0_[11] ;
  wire \dac11_dg_init_8_0_reg_n_0_[12] ;
  wire \dac11_dg_init_8_0_reg_n_0_[13] ;
  wire \dac11_dg_init_8_0_reg_n_0_[14] ;
  wire \dac11_dg_init_8_0_reg_n_0_[15] ;
  wire \dac11_dg_init_8_0_reg_n_0_[1] ;
  wire \dac11_dg_init_8_0_reg_n_0_[2] ;
  wire \dac11_dg_init_8_0_reg_n_0_[3] ;
  wire \dac11_dg_init_8_0_reg_n_0_[4] ;
  wire \dac11_dg_init_8_0_reg_n_0_[5] ;
  wire \dac11_dg_init_8_0_reg_n_0_[6] ;
  wire \dac11_dg_init_8_0_reg_n_0_[7] ;
  wire \dac11_dg_init_8_0_reg_n_0_[8] ;
  wire \dac11_dg_init_8_0_reg_n_0_[9] ;
  wire \dac11_dg_init_9_0_reg[0]_0 ;
  wire \dac11_dg_init_9_0_reg_n_0_[0] ;
  wire \dac11_dg_init_9_0_reg_n_0_[10] ;
  wire \dac11_dg_init_9_0_reg_n_0_[11] ;
  wire \dac11_dg_init_9_0_reg_n_0_[12] ;
  wire \dac11_dg_init_9_0_reg_n_0_[13] ;
  wire \dac11_dg_init_9_0_reg_n_0_[14] ;
  wire \dac11_dg_init_9_0_reg_n_0_[15] ;
  wire \dac11_dg_init_9_0_reg_n_0_[1] ;
  wire \dac11_dg_init_9_0_reg_n_0_[2] ;
  wire \dac11_dg_init_9_0_reg_n_0_[3] ;
  wire \dac11_dg_init_9_0_reg_n_0_[4] ;
  wire \dac11_dg_init_9_0_reg_n_0_[5] ;
  wire \dac11_dg_init_9_0_reg_n_0_[6] ;
  wire \dac11_dg_init_9_0_reg_n_0_[7] ;
  wire \dac11_dg_init_9_0_reg_n_0_[8] ;
  wire \dac11_dg_init_9_0_reg_n_0_[9] ;
  wire \dac11_dg_mult_control_0_reg[2]_0 ;
  wire \dac11_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac11_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac11_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac11_dg_q_value_0_reg[15]_0 ;
  wire \dac11_dg_q_value_0_reg_n_0_[0] ;
  wire \dac11_dg_q_value_0_reg_n_0_[10] ;
  wire \dac11_dg_q_value_0_reg_n_0_[11] ;
  wire \dac11_dg_q_value_0_reg_n_0_[12] ;
  wire \dac11_dg_q_value_0_reg_n_0_[13] ;
  wire \dac11_dg_q_value_0_reg_n_0_[14] ;
  wire \dac11_dg_q_value_0_reg_n_0_[15] ;
  wire \dac11_dg_q_value_0_reg_n_0_[1] ;
  wire \dac11_dg_q_value_0_reg_n_0_[2] ;
  wire \dac11_dg_q_value_0_reg_n_0_[3] ;
  wire \dac11_dg_q_value_0_reg_n_0_[4] ;
  wire \dac11_dg_q_value_0_reg_n_0_[5] ;
  wire \dac11_dg_q_value_0_reg_n_0_[6] ;
  wire \dac11_dg_q_value_0_reg_n_0_[7] ;
  wire \dac11_dg_q_value_0_reg_n_0_[8] ;
  wire \dac11_dg_q_value_0_reg_n_0_[9] ;
  wire \dac11_dg_type_0_reg[3]_0 ;
  wire \dac11_dg_type_0_reg_n_0_[0] ;
  wire \dac11_dg_type_0_reg_n_0_[1] ;
  wire \dac11_dg_type_0_reg_n_0_[2] ;
  wire \dac11_dg_type_0_reg_n_0_[3] ;
  wire \dac12_dg_control_0_reg[7]_0 ;
  wire \dac12_dg_control_0_reg_n_0_[0] ;
  wire \dac12_dg_control_0_reg_n_0_[1] ;
  wire \dac12_dg_control_0_reg_n_0_[2] ;
  wire \dac12_dg_control_0_reg_n_0_[3] ;
  wire \dac12_dg_control_0_reg_n_0_[4] ;
  wire \dac12_dg_control_0_reg_n_0_[5] ;
  wire \dac12_dg_control_0_reg_n_0_[6] ;
  wire \dac12_dg_control_0_reg_n_0_[7] ;
  wire \dac12_dg_enable_0_reg[0]_0 ;
  wire \dac12_dg_enable_0_reg_n_0_[0] ;
  wire \dac12_dg_enable_0_reg_n_0_[10] ;
  wire \dac12_dg_enable_0_reg_n_0_[11] ;
  wire \dac12_dg_enable_0_reg_n_0_[12] ;
  wire \dac12_dg_enable_0_reg_n_0_[13] ;
  wire \dac12_dg_enable_0_reg_n_0_[14] ;
  wire \dac12_dg_enable_0_reg_n_0_[15] ;
  wire \dac12_dg_enable_0_reg_n_0_[1] ;
  wire \dac12_dg_enable_0_reg_n_0_[2] ;
  wire \dac12_dg_enable_0_reg_n_0_[3] ;
  wire \dac12_dg_enable_0_reg_n_0_[4] ;
  wire \dac12_dg_enable_0_reg_n_0_[5] ;
  wire \dac12_dg_enable_0_reg_n_0_[6] ;
  wire \dac12_dg_enable_0_reg_n_0_[7] ;
  wire \dac12_dg_enable_0_reg_n_0_[8] ;
  wire \dac12_dg_enable_0_reg_n_0_[9] ;
  wire \dac12_dg_i_value_0_reg[15]_0 ;
  wire \dac12_dg_i_value_0_reg_n_0_[0] ;
  wire \dac12_dg_i_value_0_reg_n_0_[10] ;
  wire \dac12_dg_i_value_0_reg_n_0_[11] ;
  wire \dac12_dg_i_value_0_reg_n_0_[12] ;
  wire \dac12_dg_i_value_0_reg_n_0_[13] ;
  wire \dac12_dg_i_value_0_reg_n_0_[14] ;
  wire \dac12_dg_i_value_0_reg_n_0_[15] ;
  wire \dac12_dg_i_value_0_reg_n_0_[1] ;
  wire \dac12_dg_i_value_0_reg_n_0_[2] ;
  wire \dac12_dg_i_value_0_reg_n_0_[3] ;
  wire \dac12_dg_i_value_0_reg_n_0_[4] ;
  wire \dac12_dg_i_value_0_reg_n_0_[5] ;
  wire \dac12_dg_i_value_0_reg_n_0_[6] ;
  wire \dac12_dg_i_value_0_reg_n_0_[7] ;
  wire \dac12_dg_i_value_0_reg_n_0_[8] ;
  wire \dac12_dg_i_value_0_reg_n_0_[9] ;
  wire \dac12_dg_inc_0_reg[6]_0 ;
  wire \dac12_dg_inc_0_reg_n_0_[0] ;
  wire \dac12_dg_inc_0_reg_n_0_[1] ;
  wire \dac12_dg_inc_0_reg_n_0_[2] ;
  wire \dac12_dg_inc_0_reg_n_0_[3] ;
  wire \dac12_dg_inc_0_reg_n_0_[4] ;
  wire \dac12_dg_inc_0_reg_n_0_[5] ;
  wire \dac12_dg_inc_0_reg_n_0_[6] ;
  wire \dac12_dg_init_0_0_reg[0]_0 ;
  wire \dac12_dg_init_0_0_reg_n_0_[0] ;
  wire \dac12_dg_init_0_0_reg_n_0_[10] ;
  wire \dac12_dg_init_0_0_reg_n_0_[11] ;
  wire \dac12_dg_init_0_0_reg_n_0_[12] ;
  wire \dac12_dg_init_0_0_reg_n_0_[13] ;
  wire \dac12_dg_init_0_0_reg_n_0_[14] ;
  wire \dac12_dg_init_0_0_reg_n_0_[15] ;
  wire \dac12_dg_init_0_0_reg_n_0_[1] ;
  wire \dac12_dg_init_0_0_reg_n_0_[2] ;
  wire \dac12_dg_init_0_0_reg_n_0_[3] ;
  wire \dac12_dg_init_0_0_reg_n_0_[4] ;
  wire \dac12_dg_init_0_0_reg_n_0_[5] ;
  wire \dac12_dg_init_0_0_reg_n_0_[6] ;
  wire \dac12_dg_init_0_0_reg_n_0_[7] ;
  wire \dac12_dg_init_0_0_reg_n_0_[8] ;
  wire \dac12_dg_init_0_0_reg_n_0_[9] ;
  wire \dac12_dg_init_10_0_reg[0]_0 ;
  wire \dac12_dg_init_10_0_reg_n_0_[0] ;
  wire \dac12_dg_init_10_0_reg_n_0_[10] ;
  wire \dac12_dg_init_10_0_reg_n_0_[11] ;
  wire \dac12_dg_init_10_0_reg_n_0_[12] ;
  wire \dac12_dg_init_10_0_reg_n_0_[13] ;
  wire \dac12_dg_init_10_0_reg_n_0_[14] ;
  wire \dac12_dg_init_10_0_reg_n_0_[15] ;
  wire \dac12_dg_init_10_0_reg_n_0_[1] ;
  wire \dac12_dg_init_10_0_reg_n_0_[2] ;
  wire \dac12_dg_init_10_0_reg_n_0_[3] ;
  wire \dac12_dg_init_10_0_reg_n_0_[4] ;
  wire \dac12_dg_init_10_0_reg_n_0_[5] ;
  wire \dac12_dg_init_10_0_reg_n_0_[6] ;
  wire \dac12_dg_init_10_0_reg_n_0_[7] ;
  wire \dac12_dg_init_10_0_reg_n_0_[8] ;
  wire \dac12_dg_init_10_0_reg_n_0_[9] ;
  wire \dac12_dg_init_11_0_reg[0]_0 ;
  wire \dac12_dg_init_11_0_reg_n_0_[0] ;
  wire \dac12_dg_init_11_0_reg_n_0_[10] ;
  wire \dac12_dg_init_11_0_reg_n_0_[11] ;
  wire \dac12_dg_init_11_0_reg_n_0_[12] ;
  wire \dac12_dg_init_11_0_reg_n_0_[13] ;
  wire \dac12_dg_init_11_0_reg_n_0_[14] ;
  wire \dac12_dg_init_11_0_reg_n_0_[15] ;
  wire \dac12_dg_init_11_0_reg_n_0_[1] ;
  wire \dac12_dg_init_11_0_reg_n_0_[2] ;
  wire \dac12_dg_init_11_0_reg_n_0_[3] ;
  wire \dac12_dg_init_11_0_reg_n_0_[4] ;
  wire \dac12_dg_init_11_0_reg_n_0_[5] ;
  wire \dac12_dg_init_11_0_reg_n_0_[6] ;
  wire \dac12_dg_init_11_0_reg_n_0_[7] ;
  wire \dac12_dg_init_11_0_reg_n_0_[8] ;
  wire \dac12_dg_init_11_0_reg_n_0_[9] ;
  wire \dac12_dg_init_12_0_reg[0]_0 ;
  wire \dac12_dg_init_12_0_reg_n_0_[0] ;
  wire \dac12_dg_init_12_0_reg_n_0_[10] ;
  wire \dac12_dg_init_12_0_reg_n_0_[11] ;
  wire \dac12_dg_init_12_0_reg_n_0_[12] ;
  wire \dac12_dg_init_12_0_reg_n_0_[13] ;
  wire \dac12_dg_init_12_0_reg_n_0_[14] ;
  wire \dac12_dg_init_12_0_reg_n_0_[15] ;
  wire \dac12_dg_init_12_0_reg_n_0_[1] ;
  wire \dac12_dg_init_12_0_reg_n_0_[2] ;
  wire \dac12_dg_init_12_0_reg_n_0_[3] ;
  wire \dac12_dg_init_12_0_reg_n_0_[4] ;
  wire \dac12_dg_init_12_0_reg_n_0_[5] ;
  wire \dac12_dg_init_12_0_reg_n_0_[6] ;
  wire \dac12_dg_init_12_0_reg_n_0_[7] ;
  wire \dac12_dg_init_12_0_reg_n_0_[8] ;
  wire \dac12_dg_init_12_0_reg_n_0_[9] ;
  wire \dac12_dg_init_13_0_reg[0]_0 ;
  wire \dac12_dg_init_13_0_reg_n_0_[0] ;
  wire \dac12_dg_init_13_0_reg_n_0_[10] ;
  wire \dac12_dg_init_13_0_reg_n_0_[11] ;
  wire \dac12_dg_init_13_0_reg_n_0_[12] ;
  wire \dac12_dg_init_13_0_reg_n_0_[13] ;
  wire \dac12_dg_init_13_0_reg_n_0_[14] ;
  wire \dac12_dg_init_13_0_reg_n_0_[15] ;
  wire \dac12_dg_init_13_0_reg_n_0_[1] ;
  wire \dac12_dg_init_13_0_reg_n_0_[2] ;
  wire \dac12_dg_init_13_0_reg_n_0_[3] ;
  wire \dac12_dg_init_13_0_reg_n_0_[4] ;
  wire \dac12_dg_init_13_0_reg_n_0_[5] ;
  wire \dac12_dg_init_13_0_reg_n_0_[6] ;
  wire \dac12_dg_init_13_0_reg_n_0_[7] ;
  wire \dac12_dg_init_13_0_reg_n_0_[8] ;
  wire \dac12_dg_init_13_0_reg_n_0_[9] ;
  wire \dac12_dg_init_14_0_reg[0]_0 ;
  wire \dac12_dg_init_14_0_reg_n_0_[0] ;
  wire \dac12_dg_init_14_0_reg_n_0_[10] ;
  wire \dac12_dg_init_14_0_reg_n_0_[11] ;
  wire \dac12_dg_init_14_0_reg_n_0_[12] ;
  wire \dac12_dg_init_14_0_reg_n_0_[13] ;
  wire \dac12_dg_init_14_0_reg_n_0_[14] ;
  wire \dac12_dg_init_14_0_reg_n_0_[15] ;
  wire \dac12_dg_init_14_0_reg_n_0_[1] ;
  wire \dac12_dg_init_14_0_reg_n_0_[2] ;
  wire \dac12_dg_init_14_0_reg_n_0_[3] ;
  wire \dac12_dg_init_14_0_reg_n_0_[4] ;
  wire \dac12_dg_init_14_0_reg_n_0_[5] ;
  wire \dac12_dg_init_14_0_reg_n_0_[6] ;
  wire \dac12_dg_init_14_0_reg_n_0_[7] ;
  wire \dac12_dg_init_14_0_reg_n_0_[8] ;
  wire \dac12_dg_init_14_0_reg_n_0_[9] ;
  wire \dac12_dg_init_15_0_reg[0]_0 ;
  wire \dac12_dg_init_15_0_reg_n_0_[0] ;
  wire \dac12_dg_init_15_0_reg_n_0_[10] ;
  wire \dac12_dg_init_15_0_reg_n_0_[11] ;
  wire \dac12_dg_init_15_0_reg_n_0_[12] ;
  wire \dac12_dg_init_15_0_reg_n_0_[13] ;
  wire \dac12_dg_init_15_0_reg_n_0_[14] ;
  wire \dac12_dg_init_15_0_reg_n_0_[15] ;
  wire \dac12_dg_init_15_0_reg_n_0_[1] ;
  wire \dac12_dg_init_15_0_reg_n_0_[2] ;
  wire \dac12_dg_init_15_0_reg_n_0_[3] ;
  wire \dac12_dg_init_15_0_reg_n_0_[4] ;
  wire \dac12_dg_init_15_0_reg_n_0_[5] ;
  wire \dac12_dg_init_15_0_reg_n_0_[6] ;
  wire \dac12_dg_init_15_0_reg_n_0_[7] ;
  wire \dac12_dg_init_15_0_reg_n_0_[8] ;
  wire \dac12_dg_init_15_0_reg_n_0_[9] ;
  wire \dac12_dg_init_1_0_reg[0]_0 ;
  wire \dac12_dg_init_1_0_reg_n_0_[0] ;
  wire \dac12_dg_init_1_0_reg_n_0_[10] ;
  wire \dac12_dg_init_1_0_reg_n_0_[11] ;
  wire \dac12_dg_init_1_0_reg_n_0_[12] ;
  wire \dac12_dg_init_1_0_reg_n_0_[13] ;
  wire \dac12_dg_init_1_0_reg_n_0_[14] ;
  wire \dac12_dg_init_1_0_reg_n_0_[15] ;
  wire \dac12_dg_init_1_0_reg_n_0_[1] ;
  wire \dac12_dg_init_1_0_reg_n_0_[2] ;
  wire \dac12_dg_init_1_0_reg_n_0_[3] ;
  wire \dac12_dg_init_1_0_reg_n_0_[4] ;
  wire \dac12_dg_init_1_0_reg_n_0_[5] ;
  wire \dac12_dg_init_1_0_reg_n_0_[6] ;
  wire \dac12_dg_init_1_0_reg_n_0_[7] ;
  wire \dac12_dg_init_1_0_reg_n_0_[8] ;
  wire \dac12_dg_init_1_0_reg_n_0_[9] ;
  wire \dac12_dg_init_2_0_reg[0]_0 ;
  wire \dac12_dg_init_2_0_reg_n_0_[0] ;
  wire \dac12_dg_init_2_0_reg_n_0_[10] ;
  wire \dac12_dg_init_2_0_reg_n_0_[11] ;
  wire \dac12_dg_init_2_0_reg_n_0_[12] ;
  wire \dac12_dg_init_2_0_reg_n_0_[13] ;
  wire \dac12_dg_init_2_0_reg_n_0_[14] ;
  wire \dac12_dg_init_2_0_reg_n_0_[15] ;
  wire \dac12_dg_init_2_0_reg_n_0_[1] ;
  wire \dac12_dg_init_2_0_reg_n_0_[2] ;
  wire \dac12_dg_init_2_0_reg_n_0_[3] ;
  wire \dac12_dg_init_2_0_reg_n_0_[4] ;
  wire \dac12_dg_init_2_0_reg_n_0_[5] ;
  wire \dac12_dg_init_2_0_reg_n_0_[6] ;
  wire \dac12_dg_init_2_0_reg_n_0_[7] ;
  wire \dac12_dg_init_2_0_reg_n_0_[8] ;
  wire \dac12_dg_init_2_0_reg_n_0_[9] ;
  wire \dac12_dg_init_3_0_reg[0]_0 ;
  wire \dac12_dg_init_3_0_reg_n_0_[0] ;
  wire \dac12_dg_init_3_0_reg_n_0_[10] ;
  wire \dac12_dg_init_3_0_reg_n_0_[11] ;
  wire \dac12_dg_init_3_0_reg_n_0_[12] ;
  wire \dac12_dg_init_3_0_reg_n_0_[13] ;
  wire \dac12_dg_init_3_0_reg_n_0_[14] ;
  wire \dac12_dg_init_3_0_reg_n_0_[15] ;
  wire \dac12_dg_init_3_0_reg_n_0_[1] ;
  wire \dac12_dg_init_3_0_reg_n_0_[2] ;
  wire \dac12_dg_init_3_0_reg_n_0_[3] ;
  wire \dac12_dg_init_3_0_reg_n_0_[4] ;
  wire \dac12_dg_init_3_0_reg_n_0_[5] ;
  wire \dac12_dg_init_3_0_reg_n_0_[6] ;
  wire \dac12_dg_init_3_0_reg_n_0_[7] ;
  wire \dac12_dg_init_3_0_reg_n_0_[8] ;
  wire \dac12_dg_init_3_0_reg_n_0_[9] ;
  wire \dac12_dg_init_4_0_reg[0]_0 ;
  wire \dac12_dg_init_4_0_reg_n_0_[0] ;
  wire \dac12_dg_init_4_0_reg_n_0_[10] ;
  wire \dac12_dg_init_4_0_reg_n_0_[11] ;
  wire \dac12_dg_init_4_0_reg_n_0_[12] ;
  wire \dac12_dg_init_4_0_reg_n_0_[13] ;
  wire \dac12_dg_init_4_0_reg_n_0_[14] ;
  wire \dac12_dg_init_4_0_reg_n_0_[15] ;
  wire \dac12_dg_init_4_0_reg_n_0_[1] ;
  wire \dac12_dg_init_4_0_reg_n_0_[2] ;
  wire \dac12_dg_init_4_0_reg_n_0_[3] ;
  wire \dac12_dg_init_4_0_reg_n_0_[4] ;
  wire \dac12_dg_init_4_0_reg_n_0_[5] ;
  wire \dac12_dg_init_4_0_reg_n_0_[6] ;
  wire \dac12_dg_init_4_0_reg_n_0_[7] ;
  wire \dac12_dg_init_4_0_reg_n_0_[8] ;
  wire \dac12_dg_init_4_0_reg_n_0_[9] ;
  wire \dac12_dg_init_5_0_reg[0]_0 ;
  wire \dac12_dg_init_5_0_reg_n_0_[0] ;
  wire \dac12_dg_init_5_0_reg_n_0_[10] ;
  wire \dac12_dg_init_5_0_reg_n_0_[11] ;
  wire \dac12_dg_init_5_0_reg_n_0_[12] ;
  wire \dac12_dg_init_5_0_reg_n_0_[13] ;
  wire \dac12_dg_init_5_0_reg_n_0_[14] ;
  wire \dac12_dg_init_5_0_reg_n_0_[15] ;
  wire \dac12_dg_init_5_0_reg_n_0_[1] ;
  wire \dac12_dg_init_5_0_reg_n_0_[2] ;
  wire \dac12_dg_init_5_0_reg_n_0_[3] ;
  wire \dac12_dg_init_5_0_reg_n_0_[4] ;
  wire \dac12_dg_init_5_0_reg_n_0_[5] ;
  wire \dac12_dg_init_5_0_reg_n_0_[6] ;
  wire \dac12_dg_init_5_0_reg_n_0_[7] ;
  wire \dac12_dg_init_5_0_reg_n_0_[8] ;
  wire \dac12_dg_init_5_0_reg_n_0_[9] ;
  wire \dac12_dg_init_6_0_reg[0]_0 ;
  wire \dac12_dg_init_6_0_reg_n_0_[0] ;
  wire \dac12_dg_init_6_0_reg_n_0_[10] ;
  wire \dac12_dg_init_6_0_reg_n_0_[11] ;
  wire \dac12_dg_init_6_0_reg_n_0_[12] ;
  wire \dac12_dg_init_6_0_reg_n_0_[13] ;
  wire \dac12_dg_init_6_0_reg_n_0_[14] ;
  wire \dac12_dg_init_6_0_reg_n_0_[15] ;
  wire \dac12_dg_init_6_0_reg_n_0_[1] ;
  wire \dac12_dg_init_6_0_reg_n_0_[2] ;
  wire \dac12_dg_init_6_0_reg_n_0_[3] ;
  wire \dac12_dg_init_6_0_reg_n_0_[4] ;
  wire \dac12_dg_init_6_0_reg_n_0_[5] ;
  wire \dac12_dg_init_6_0_reg_n_0_[6] ;
  wire \dac12_dg_init_6_0_reg_n_0_[7] ;
  wire \dac12_dg_init_6_0_reg_n_0_[8] ;
  wire \dac12_dg_init_6_0_reg_n_0_[9] ;
  wire \dac12_dg_init_7_0_reg[0]_0 ;
  wire \dac12_dg_init_7_0_reg_n_0_[0] ;
  wire \dac12_dg_init_7_0_reg_n_0_[10] ;
  wire \dac12_dg_init_7_0_reg_n_0_[11] ;
  wire \dac12_dg_init_7_0_reg_n_0_[12] ;
  wire \dac12_dg_init_7_0_reg_n_0_[13] ;
  wire \dac12_dg_init_7_0_reg_n_0_[14] ;
  wire \dac12_dg_init_7_0_reg_n_0_[15] ;
  wire \dac12_dg_init_7_0_reg_n_0_[1] ;
  wire \dac12_dg_init_7_0_reg_n_0_[2] ;
  wire \dac12_dg_init_7_0_reg_n_0_[3] ;
  wire \dac12_dg_init_7_0_reg_n_0_[4] ;
  wire \dac12_dg_init_7_0_reg_n_0_[5] ;
  wire \dac12_dg_init_7_0_reg_n_0_[6] ;
  wire \dac12_dg_init_7_0_reg_n_0_[7] ;
  wire \dac12_dg_init_7_0_reg_n_0_[8] ;
  wire \dac12_dg_init_7_0_reg_n_0_[9] ;
  wire \dac12_dg_init_8_0_reg[0]_0 ;
  wire \dac12_dg_init_8_0_reg_n_0_[0] ;
  wire \dac12_dg_init_8_0_reg_n_0_[10] ;
  wire \dac12_dg_init_8_0_reg_n_0_[11] ;
  wire \dac12_dg_init_8_0_reg_n_0_[12] ;
  wire \dac12_dg_init_8_0_reg_n_0_[13] ;
  wire \dac12_dg_init_8_0_reg_n_0_[14] ;
  wire \dac12_dg_init_8_0_reg_n_0_[15] ;
  wire \dac12_dg_init_8_0_reg_n_0_[1] ;
  wire \dac12_dg_init_8_0_reg_n_0_[2] ;
  wire \dac12_dg_init_8_0_reg_n_0_[3] ;
  wire \dac12_dg_init_8_0_reg_n_0_[4] ;
  wire \dac12_dg_init_8_0_reg_n_0_[5] ;
  wire \dac12_dg_init_8_0_reg_n_0_[6] ;
  wire \dac12_dg_init_8_0_reg_n_0_[7] ;
  wire \dac12_dg_init_8_0_reg_n_0_[8] ;
  wire \dac12_dg_init_8_0_reg_n_0_[9] ;
  wire \dac12_dg_init_9_0_reg[0]_0 ;
  wire \dac12_dg_init_9_0_reg_n_0_[0] ;
  wire \dac12_dg_init_9_0_reg_n_0_[10] ;
  wire \dac12_dg_init_9_0_reg_n_0_[11] ;
  wire \dac12_dg_init_9_0_reg_n_0_[12] ;
  wire \dac12_dg_init_9_0_reg_n_0_[13] ;
  wire \dac12_dg_init_9_0_reg_n_0_[14] ;
  wire \dac12_dg_init_9_0_reg_n_0_[15] ;
  wire \dac12_dg_init_9_0_reg_n_0_[1] ;
  wire \dac12_dg_init_9_0_reg_n_0_[2] ;
  wire \dac12_dg_init_9_0_reg_n_0_[3] ;
  wire \dac12_dg_init_9_0_reg_n_0_[4] ;
  wire \dac12_dg_init_9_0_reg_n_0_[5] ;
  wire \dac12_dg_init_9_0_reg_n_0_[6] ;
  wire \dac12_dg_init_9_0_reg_n_0_[7] ;
  wire \dac12_dg_init_9_0_reg_n_0_[8] ;
  wire \dac12_dg_init_9_0_reg_n_0_[9] ;
  wire \dac12_dg_mult_control_0_reg[2]_0 ;
  wire \dac12_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac12_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac12_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac12_dg_q_value_0_reg[15]_0 ;
  wire \dac12_dg_q_value_0_reg_n_0_[0] ;
  wire \dac12_dg_q_value_0_reg_n_0_[10] ;
  wire \dac12_dg_q_value_0_reg_n_0_[11] ;
  wire \dac12_dg_q_value_0_reg_n_0_[12] ;
  wire \dac12_dg_q_value_0_reg_n_0_[13] ;
  wire \dac12_dg_q_value_0_reg_n_0_[14] ;
  wire \dac12_dg_q_value_0_reg_n_0_[15] ;
  wire \dac12_dg_q_value_0_reg_n_0_[1] ;
  wire \dac12_dg_q_value_0_reg_n_0_[2] ;
  wire \dac12_dg_q_value_0_reg_n_0_[3] ;
  wire \dac12_dg_q_value_0_reg_n_0_[4] ;
  wire \dac12_dg_q_value_0_reg_n_0_[5] ;
  wire \dac12_dg_q_value_0_reg_n_0_[6] ;
  wire \dac12_dg_q_value_0_reg_n_0_[7] ;
  wire \dac12_dg_q_value_0_reg_n_0_[8] ;
  wire \dac12_dg_q_value_0_reg_n_0_[9] ;
  wire \dac12_dg_type_0_reg[3]_0 ;
  wire \dac12_dg_type_0_reg_n_0_[0] ;
  wire \dac12_dg_type_0_reg_n_0_[1] ;
  wire \dac12_dg_type_0_reg_n_0_[2] ;
  wire \dac12_dg_type_0_reg_n_0_[3] ;
  wire \dac13_dg_control_0[7]_i_1_n_0 ;
  wire \dac13_dg_control_0_reg[0]_0 ;
  wire \dac13_dg_control_0_reg[0]_1 ;
  wire \dac13_dg_control_0_reg_n_0_[0] ;
  wire \dac13_dg_control_0_reg_n_0_[1] ;
  wire \dac13_dg_control_0_reg_n_0_[2] ;
  wire \dac13_dg_control_0_reg_n_0_[3] ;
  wire \dac13_dg_control_0_reg_n_0_[4] ;
  wire \dac13_dg_control_0_reg_n_0_[5] ;
  wire \dac13_dg_control_0_reg_n_0_[6] ;
  wire \dac13_dg_control_0_reg_n_0_[7] ;
  wire [0:0]\dac13_dg_enable_0_reg[15]_0 ;
  wire \dac13_dg_enable_0_reg_n_0_[0] ;
  wire \dac13_dg_enable_0_reg_n_0_[10] ;
  wire \dac13_dg_enable_0_reg_n_0_[11] ;
  wire \dac13_dg_enable_0_reg_n_0_[12] ;
  wire \dac13_dg_enable_0_reg_n_0_[13] ;
  wire \dac13_dg_enable_0_reg_n_0_[14] ;
  wire \dac13_dg_enable_0_reg_n_0_[15] ;
  wire \dac13_dg_enable_0_reg_n_0_[1] ;
  wire \dac13_dg_enable_0_reg_n_0_[2] ;
  wire \dac13_dg_enable_0_reg_n_0_[3] ;
  wire \dac13_dg_enable_0_reg_n_0_[4] ;
  wire \dac13_dg_enable_0_reg_n_0_[5] ;
  wire \dac13_dg_enable_0_reg_n_0_[6] ;
  wire \dac13_dg_enable_0_reg_n_0_[7] ;
  wire \dac13_dg_enable_0_reg_n_0_[8] ;
  wire \dac13_dg_enable_0_reg_n_0_[9] ;
  wire \dac13_dg_i_value_0_reg[15]_0 ;
  wire \dac13_dg_i_value_0_reg_n_0_[0] ;
  wire \dac13_dg_i_value_0_reg_n_0_[10] ;
  wire \dac13_dg_i_value_0_reg_n_0_[11] ;
  wire \dac13_dg_i_value_0_reg_n_0_[12] ;
  wire \dac13_dg_i_value_0_reg_n_0_[13] ;
  wire \dac13_dg_i_value_0_reg_n_0_[14] ;
  wire \dac13_dg_i_value_0_reg_n_0_[15] ;
  wire \dac13_dg_i_value_0_reg_n_0_[1] ;
  wire \dac13_dg_i_value_0_reg_n_0_[2] ;
  wire \dac13_dg_i_value_0_reg_n_0_[3] ;
  wire \dac13_dg_i_value_0_reg_n_0_[4] ;
  wire \dac13_dg_i_value_0_reg_n_0_[5] ;
  wire \dac13_dg_i_value_0_reg_n_0_[6] ;
  wire \dac13_dg_i_value_0_reg_n_0_[7] ;
  wire \dac13_dg_i_value_0_reg_n_0_[8] ;
  wire \dac13_dg_i_value_0_reg_n_0_[9] ;
  wire \dac13_dg_inc_0_reg[6]_0 ;
  wire \dac13_dg_inc_0_reg_n_0_[0] ;
  wire \dac13_dg_inc_0_reg_n_0_[1] ;
  wire \dac13_dg_inc_0_reg_n_0_[2] ;
  wire \dac13_dg_inc_0_reg_n_0_[3] ;
  wire \dac13_dg_inc_0_reg_n_0_[4] ;
  wire \dac13_dg_inc_0_reg_n_0_[5] ;
  wire \dac13_dg_inc_0_reg_n_0_[6] ;
  wire \dac13_dg_init_0_0_reg[0]_0 ;
  wire \dac13_dg_init_0_0_reg_n_0_[0] ;
  wire \dac13_dg_init_0_0_reg_n_0_[10] ;
  wire \dac13_dg_init_0_0_reg_n_0_[11] ;
  wire \dac13_dg_init_0_0_reg_n_0_[12] ;
  wire \dac13_dg_init_0_0_reg_n_0_[13] ;
  wire \dac13_dg_init_0_0_reg_n_0_[14] ;
  wire \dac13_dg_init_0_0_reg_n_0_[15] ;
  wire \dac13_dg_init_0_0_reg_n_0_[1] ;
  wire \dac13_dg_init_0_0_reg_n_0_[2] ;
  wire \dac13_dg_init_0_0_reg_n_0_[3] ;
  wire \dac13_dg_init_0_0_reg_n_0_[4] ;
  wire \dac13_dg_init_0_0_reg_n_0_[5] ;
  wire \dac13_dg_init_0_0_reg_n_0_[6] ;
  wire \dac13_dg_init_0_0_reg_n_0_[7] ;
  wire \dac13_dg_init_0_0_reg_n_0_[8] ;
  wire \dac13_dg_init_0_0_reg_n_0_[9] ;
  wire \dac13_dg_init_10_0_reg[0]_0 ;
  wire \dac13_dg_init_10_0_reg_n_0_[0] ;
  wire \dac13_dg_init_10_0_reg_n_0_[10] ;
  wire \dac13_dg_init_10_0_reg_n_0_[11] ;
  wire \dac13_dg_init_10_0_reg_n_0_[12] ;
  wire \dac13_dg_init_10_0_reg_n_0_[13] ;
  wire \dac13_dg_init_10_0_reg_n_0_[14] ;
  wire \dac13_dg_init_10_0_reg_n_0_[15] ;
  wire \dac13_dg_init_10_0_reg_n_0_[1] ;
  wire \dac13_dg_init_10_0_reg_n_0_[2] ;
  wire \dac13_dg_init_10_0_reg_n_0_[3] ;
  wire \dac13_dg_init_10_0_reg_n_0_[4] ;
  wire \dac13_dg_init_10_0_reg_n_0_[5] ;
  wire \dac13_dg_init_10_0_reg_n_0_[6] ;
  wire \dac13_dg_init_10_0_reg_n_0_[7] ;
  wire \dac13_dg_init_10_0_reg_n_0_[8] ;
  wire \dac13_dg_init_10_0_reg_n_0_[9] ;
  wire \dac13_dg_init_11_0_reg[0]_0 ;
  wire \dac13_dg_init_11_0_reg_n_0_[0] ;
  wire \dac13_dg_init_11_0_reg_n_0_[10] ;
  wire \dac13_dg_init_11_0_reg_n_0_[11] ;
  wire \dac13_dg_init_11_0_reg_n_0_[12] ;
  wire \dac13_dg_init_11_0_reg_n_0_[13] ;
  wire \dac13_dg_init_11_0_reg_n_0_[14] ;
  wire \dac13_dg_init_11_0_reg_n_0_[15] ;
  wire \dac13_dg_init_11_0_reg_n_0_[1] ;
  wire \dac13_dg_init_11_0_reg_n_0_[2] ;
  wire \dac13_dg_init_11_0_reg_n_0_[3] ;
  wire \dac13_dg_init_11_0_reg_n_0_[4] ;
  wire \dac13_dg_init_11_0_reg_n_0_[5] ;
  wire \dac13_dg_init_11_0_reg_n_0_[6] ;
  wire \dac13_dg_init_11_0_reg_n_0_[7] ;
  wire \dac13_dg_init_11_0_reg_n_0_[8] ;
  wire \dac13_dg_init_11_0_reg_n_0_[9] ;
  wire \dac13_dg_init_12_0_reg[0]_0 ;
  wire \dac13_dg_init_12_0_reg_n_0_[0] ;
  wire \dac13_dg_init_12_0_reg_n_0_[10] ;
  wire \dac13_dg_init_12_0_reg_n_0_[11] ;
  wire \dac13_dg_init_12_0_reg_n_0_[12] ;
  wire \dac13_dg_init_12_0_reg_n_0_[13] ;
  wire \dac13_dg_init_12_0_reg_n_0_[14] ;
  wire \dac13_dg_init_12_0_reg_n_0_[15] ;
  wire \dac13_dg_init_12_0_reg_n_0_[1] ;
  wire \dac13_dg_init_12_0_reg_n_0_[2] ;
  wire \dac13_dg_init_12_0_reg_n_0_[3] ;
  wire \dac13_dg_init_12_0_reg_n_0_[4] ;
  wire \dac13_dg_init_12_0_reg_n_0_[5] ;
  wire \dac13_dg_init_12_0_reg_n_0_[6] ;
  wire \dac13_dg_init_12_0_reg_n_0_[7] ;
  wire \dac13_dg_init_12_0_reg_n_0_[8] ;
  wire \dac13_dg_init_12_0_reg_n_0_[9] ;
  wire \dac13_dg_init_13_0_reg[0]_0 ;
  wire \dac13_dg_init_13_0_reg_n_0_[0] ;
  wire \dac13_dg_init_13_0_reg_n_0_[10] ;
  wire \dac13_dg_init_13_0_reg_n_0_[11] ;
  wire \dac13_dg_init_13_0_reg_n_0_[12] ;
  wire \dac13_dg_init_13_0_reg_n_0_[13] ;
  wire \dac13_dg_init_13_0_reg_n_0_[14] ;
  wire \dac13_dg_init_13_0_reg_n_0_[15] ;
  wire \dac13_dg_init_13_0_reg_n_0_[1] ;
  wire \dac13_dg_init_13_0_reg_n_0_[2] ;
  wire \dac13_dg_init_13_0_reg_n_0_[3] ;
  wire \dac13_dg_init_13_0_reg_n_0_[4] ;
  wire \dac13_dg_init_13_0_reg_n_0_[5] ;
  wire \dac13_dg_init_13_0_reg_n_0_[6] ;
  wire \dac13_dg_init_13_0_reg_n_0_[7] ;
  wire \dac13_dg_init_13_0_reg_n_0_[8] ;
  wire \dac13_dg_init_13_0_reg_n_0_[9] ;
  wire \dac13_dg_init_14_0_reg[0]_0 ;
  wire \dac13_dg_init_14_0_reg_n_0_[0] ;
  wire \dac13_dg_init_14_0_reg_n_0_[10] ;
  wire \dac13_dg_init_14_0_reg_n_0_[11] ;
  wire \dac13_dg_init_14_0_reg_n_0_[12] ;
  wire \dac13_dg_init_14_0_reg_n_0_[13] ;
  wire \dac13_dg_init_14_0_reg_n_0_[14] ;
  wire \dac13_dg_init_14_0_reg_n_0_[15] ;
  wire \dac13_dg_init_14_0_reg_n_0_[1] ;
  wire \dac13_dg_init_14_0_reg_n_0_[2] ;
  wire \dac13_dg_init_14_0_reg_n_0_[3] ;
  wire \dac13_dg_init_14_0_reg_n_0_[4] ;
  wire \dac13_dg_init_14_0_reg_n_0_[5] ;
  wire \dac13_dg_init_14_0_reg_n_0_[6] ;
  wire \dac13_dg_init_14_0_reg_n_0_[7] ;
  wire \dac13_dg_init_14_0_reg_n_0_[8] ;
  wire \dac13_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac13_dg_init_15_0_reg[15]_0 ;
  wire \dac13_dg_init_15_0_reg_n_0_[0] ;
  wire \dac13_dg_init_15_0_reg_n_0_[10] ;
  wire \dac13_dg_init_15_0_reg_n_0_[11] ;
  wire \dac13_dg_init_15_0_reg_n_0_[12] ;
  wire \dac13_dg_init_15_0_reg_n_0_[13] ;
  wire \dac13_dg_init_15_0_reg_n_0_[14] ;
  wire \dac13_dg_init_15_0_reg_n_0_[15] ;
  wire \dac13_dg_init_15_0_reg_n_0_[1] ;
  wire \dac13_dg_init_15_0_reg_n_0_[2] ;
  wire \dac13_dg_init_15_0_reg_n_0_[3] ;
  wire \dac13_dg_init_15_0_reg_n_0_[4] ;
  wire \dac13_dg_init_15_0_reg_n_0_[5] ;
  wire \dac13_dg_init_15_0_reg_n_0_[6] ;
  wire \dac13_dg_init_15_0_reg_n_0_[7] ;
  wire \dac13_dg_init_15_0_reg_n_0_[8] ;
  wire \dac13_dg_init_15_0_reg_n_0_[9] ;
  wire \dac13_dg_init_1_0_reg[0]_0 ;
  wire \dac13_dg_init_1_0_reg_n_0_[0] ;
  wire \dac13_dg_init_1_0_reg_n_0_[10] ;
  wire \dac13_dg_init_1_0_reg_n_0_[11] ;
  wire \dac13_dg_init_1_0_reg_n_0_[12] ;
  wire \dac13_dg_init_1_0_reg_n_0_[13] ;
  wire \dac13_dg_init_1_0_reg_n_0_[14] ;
  wire \dac13_dg_init_1_0_reg_n_0_[15] ;
  wire \dac13_dg_init_1_0_reg_n_0_[1] ;
  wire \dac13_dg_init_1_0_reg_n_0_[2] ;
  wire \dac13_dg_init_1_0_reg_n_0_[3] ;
  wire \dac13_dg_init_1_0_reg_n_0_[4] ;
  wire \dac13_dg_init_1_0_reg_n_0_[5] ;
  wire \dac13_dg_init_1_0_reg_n_0_[6] ;
  wire \dac13_dg_init_1_0_reg_n_0_[7] ;
  wire \dac13_dg_init_1_0_reg_n_0_[8] ;
  wire \dac13_dg_init_1_0_reg_n_0_[9] ;
  wire \dac13_dg_init_2_0_reg[0]_0 ;
  wire \dac13_dg_init_2_0_reg_n_0_[0] ;
  wire \dac13_dg_init_2_0_reg_n_0_[10] ;
  wire \dac13_dg_init_2_0_reg_n_0_[11] ;
  wire \dac13_dg_init_2_0_reg_n_0_[12] ;
  wire \dac13_dg_init_2_0_reg_n_0_[13] ;
  wire \dac13_dg_init_2_0_reg_n_0_[14] ;
  wire \dac13_dg_init_2_0_reg_n_0_[15] ;
  wire \dac13_dg_init_2_0_reg_n_0_[1] ;
  wire \dac13_dg_init_2_0_reg_n_0_[2] ;
  wire \dac13_dg_init_2_0_reg_n_0_[3] ;
  wire \dac13_dg_init_2_0_reg_n_0_[4] ;
  wire \dac13_dg_init_2_0_reg_n_0_[5] ;
  wire \dac13_dg_init_2_0_reg_n_0_[6] ;
  wire \dac13_dg_init_2_0_reg_n_0_[7] ;
  wire \dac13_dg_init_2_0_reg_n_0_[8] ;
  wire \dac13_dg_init_2_0_reg_n_0_[9] ;
  wire \dac13_dg_init_3_0_reg[0]_0 ;
  wire \dac13_dg_init_3_0_reg_n_0_[0] ;
  wire \dac13_dg_init_3_0_reg_n_0_[10] ;
  wire \dac13_dg_init_3_0_reg_n_0_[11] ;
  wire \dac13_dg_init_3_0_reg_n_0_[12] ;
  wire \dac13_dg_init_3_0_reg_n_0_[13] ;
  wire \dac13_dg_init_3_0_reg_n_0_[14] ;
  wire \dac13_dg_init_3_0_reg_n_0_[15] ;
  wire \dac13_dg_init_3_0_reg_n_0_[1] ;
  wire \dac13_dg_init_3_0_reg_n_0_[2] ;
  wire \dac13_dg_init_3_0_reg_n_0_[3] ;
  wire \dac13_dg_init_3_0_reg_n_0_[4] ;
  wire \dac13_dg_init_3_0_reg_n_0_[5] ;
  wire \dac13_dg_init_3_0_reg_n_0_[6] ;
  wire \dac13_dg_init_3_0_reg_n_0_[7] ;
  wire \dac13_dg_init_3_0_reg_n_0_[8] ;
  wire \dac13_dg_init_3_0_reg_n_0_[9] ;
  wire \dac13_dg_init_4_0_reg[0]_0 ;
  wire \dac13_dg_init_4_0_reg_n_0_[0] ;
  wire \dac13_dg_init_4_0_reg_n_0_[10] ;
  wire \dac13_dg_init_4_0_reg_n_0_[11] ;
  wire \dac13_dg_init_4_0_reg_n_0_[12] ;
  wire \dac13_dg_init_4_0_reg_n_0_[13] ;
  wire \dac13_dg_init_4_0_reg_n_0_[14] ;
  wire \dac13_dg_init_4_0_reg_n_0_[15] ;
  wire \dac13_dg_init_4_0_reg_n_0_[1] ;
  wire \dac13_dg_init_4_0_reg_n_0_[2] ;
  wire \dac13_dg_init_4_0_reg_n_0_[3] ;
  wire \dac13_dg_init_4_0_reg_n_0_[4] ;
  wire \dac13_dg_init_4_0_reg_n_0_[5] ;
  wire \dac13_dg_init_4_0_reg_n_0_[6] ;
  wire \dac13_dg_init_4_0_reg_n_0_[7] ;
  wire \dac13_dg_init_4_0_reg_n_0_[8] ;
  wire \dac13_dg_init_4_0_reg_n_0_[9] ;
  wire \dac13_dg_init_5_0_reg[0]_0 ;
  wire \dac13_dg_init_5_0_reg_n_0_[0] ;
  wire \dac13_dg_init_5_0_reg_n_0_[10] ;
  wire \dac13_dg_init_5_0_reg_n_0_[11] ;
  wire \dac13_dg_init_5_0_reg_n_0_[12] ;
  wire \dac13_dg_init_5_0_reg_n_0_[13] ;
  wire \dac13_dg_init_5_0_reg_n_0_[14] ;
  wire \dac13_dg_init_5_0_reg_n_0_[15] ;
  wire \dac13_dg_init_5_0_reg_n_0_[1] ;
  wire \dac13_dg_init_5_0_reg_n_0_[2] ;
  wire \dac13_dg_init_5_0_reg_n_0_[3] ;
  wire \dac13_dg_init_5_0_reg_n_0_[4] ;
  wire \dac13_dg_init_5_0_reg_n_0_[5] ;
  wire \dac13_dg_init_5_0_reg_n_0_[6] ;
  wire \dac13_dg_init_5_0_reg_n_0_[7] ;
  wire \dac13_dg_init_5_0_reg_n_0_[8] ;
  wire \dac13_dg_init_5_0_reg_n_0_[9] ;
  wire \dac13_dg_init_6_0_reg[0]_0 ;
  wire \dac13_dg_init_6_0_reg_n_0_[0] ;
  wire \dac13_dg_init_6_0_reg_n_0_[10] ;
  wire \dac13_dg_init_6_0_reg_n_0_[11] ;
  wire \dac13_dg_init_6_0_reg_n_0_[12] ;
  wire \dac13_dg_init_6_0_reg_n_0_[13] ;
  wire \dac13_dg_init_6_0_reg_n_0_[14] ;
  wire \dac13_dg_init_6_0_reg_n_0_[15] ;
  wire \dac13_dg_init_6_0_reg_n_0_[1] ;
  wire \dac13_dg_init_6_0_reg_n_0_[2] ;
  wire \dac13_dg_init_6_0_reg_n_0_[3] ;
  wire \dac13_dg_init_6_0_reg_n_0_[4] ;
  wire \dac13_dg_init_6_0_reg_n_0_[5] ;
  wire \dac13_dg_init_6_0_reg_n_0_[6] ;
  wire \dac13_dg_init_6_0_reg_n_0_[7] ;
  wire \dac13_dg_init_6_0_reg_n_0_[8] ;
  wire \dac13_dg_init_6_0_reg_n_0_[9] ;
  wire \dac13_dg_init_7_0_reg[0]_0 ;
  wire \dac13_dg_init_7_0_reg_n_0_[0] ;
  wire \dac13_dg_init_7_0_reg_n_0_[10] ;
  wire \dac13_dg_init_7_0_reg_n_0_[11] ;
  wire \dac13_dg_init_7_0_reg_n_0_[12] ;
  wire \dac13_dg_init_7_0_reg_n_0_[13] ;
  wire \dac13_dg_init_7_0_reg_n_0_[14] ;
  wire \dac13_dg_init_7_0_reg_n_0_[15] ;
  wire \dac13_dg_init_7_0_reg_n_0_[1] ;
  wire \dac13_dg_init_7_0_reg_n_0_[2] ;
  wire \dac13_dg_init_7_0_reg_n_0_[3] ;
  wire \dac13_dg_init_7_0_reg_n_0_[4] ;
  wire \dac13_dg_init_7_0_reg_n_0_[5] ;
  wire \dac13_dg_init_7_0_reg_n_0_[6] ;
  wire \dac13_dg_init_7_0_reg_n_0_[7] ;
  wire \dac13_dg_init_7_0_reg_n_0_[8] ;
  wire \dac13_dg_init_7_0_reg_n_0_[9] ;
  wire \dac13_dg_init_8_0_reg[0]_0 ;
  wire \dac13_dg_init_8_0_reg_n_0_[0] ;
  wire \dac13_dg_init_8_0_reg_n_0_[10] ;
  wire \dac13_dg_init_8_0_reg_n_0_[11] ;
  wire \dac13_dg_init_8_0_reg_n_0_[12] ;
  wire \dac13_dg_init_8_0_reg_n_0_[13] ;
  wire \dac13_dg_init_8_0_reg_n_0_[14] ;
  wire \dac13_dg_init_8_0_reg_n_0_[15] ;
  wire \dac13_dg_init_8_0_reg_n_0_[1] ;
  wire \dac13_dg_init_8_0_reg_n_0_[2] ;
  wire \dac13_dg_init_8_0_reg_n_0_[3] ;
  wire \dac13_dg_init_8_0_reg_n_0_[4] ;
  wire \dac13_dg_init_8_0_reg_n_0_[5] ;
  wire \dac13_dg_init_8_0_reg_n_0_[6] ;
  wire \dac13_dg_init_8_0_reg_n_0_[7] ;
  wire \dac13_dg_init_8_0_reg_n_0_[8] ;
  wire \dac13_dg_init_8_0_reg_n_0_[9] ;
  wire \dac13_dg_init_9_0_reg[0]_0 ;
  wire \dac13_dg_init_9_0_reg_n_0_[0] ;
  wire \dac13_dg_init_9_0_reg_n_0_[10] ;
  wire \dac13_dg_init_9_0_reg_n_0_[11] ;
  wire \dac13_dg_init_9_0_reg_n_0_[12] ;
  wire \dac13_dg_init_9_0_reg_n_0_[13] ;
  wire \dac13_dg_init_9_0_reg_n_0_[14] ;
  wire \dac13_dg_init_9_0_reg_n_0_[15] ;
  wire \dac13_dg_init_9_0_reg_n_0_[1] ;
  wire \dac13_dg_init_9_0_reg_n_0_[2] ;
  wire \dac13_dg_init_9_0_reg_n_0_[3] ;
  wire \dac13_dg_init_9_0_reg_n_0_[4] ;
  wire \dac13_dg_init_9_0_reg_n_0_[5] ;
  wire \dac13_dg_init_9_0_reg_n_0_[6] ;
  wire \dac13_dg_init_9_0_reg_n_0_[7] ;
  wire \dac13_dg_init_9_0_reg_n_0_[8] ;
  wire \dac13_dg_init_9_0_reg_n_0_[9] ;
  wire \dac13_dg_mult_control_0_reg[2]_0 ;
  wire \dac13_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac13_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac13_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac13_dg_q_value_0_reg[15]_0 ;
  wire \dac13_dg_q_value_0_reg_n_0_[0] ;
  wire \dac13_dg_q_value_0_reg_n_0_[10] ;
  wire \dac13_dg_q_value_0_reg_n_0_[11] ;
  wire \dac13_dg_q_value_0_reg_n_0_[12] ;
  wire \dac13_dg_q_value_0_reg_n_0_[13] ;
  wire \dac13_dg_q_value_0_reg_n_0_[14] ;
  wire \dac13_dg_q_value_0_reg_n_0_[15] ;
  wire \dac13_dg_q_value_0_reg_n_0_[1] ;
  wire \dac13_dg_q_value_0_reg_n_0_[2] ;
  wire \dac13_dg_q_value_0_reg_n_0_[3] ;
  wire \dac13_dg_q_value_0_reg_n_0_[4] ;
  wire \dac13_dg_q_value_0_reg_n_0_[5] ;
  wire \dac13_dg_q_value_0_reg_n_0_[6] ;
  wire \dac13_dg_q_value_0_reg_n_0_[7] ;
  wire \dac13_dg_q_value_0_reg_n_0_[8] ;
  wire \dac13_dg_q_value_0_reg_n_0_[9] ;
  wire \dac13_dg_type_0_reg[3]_0 ;
  wire \dac13_dg_type_0_reg_n_0_[0] ;
  wire \dac13_dg_type_0_reg_n_0_[1] ;
  wire \dac13_dg_type_0_reg_n_0_[2] ;
  wire \dac13_dg_type_0_reg_n_0_[3] ;
  wire dac1axi_map_wready;
  wire [15:0]dac1slv_rdata;
  wire dac1slv_rden;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [15:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire slv_access_valid_hold;
  wire \slv_addr_reg[2]_rep__2 ;
  wire \slv_addr_reg[2]_rep__3 ;
  wire \slv_addr_reg[2]_rep__3_0 ;
  wire \slv_addr_reg[2]_rep__3_1 ;
  wire \slv_addr_reg[2]_rep__3_2 ;
  wire \slv_addr_reg[2]_rep__3_3 ;
  wire \slv_addr_reg[2]_rep__3_4 ;
  wire \slv_addr_reg[2]_rep__3_5 ;
  wire \slv_addr_reg[3]_rep__0 ;
  wire \slv_addr_reg[3]_rep__0_0 ;
  wire \slv_addr_reg[3]_rep__0_1 ;
  wire \slv_addr_reg[3]_rep__2 ;
  wire \slv_addr_reg[3]_rep__2_0 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire \slv_addr_reg[5]_10 ;
  wire \slv_addr_reg[5]_11 ;
  wire \slv_addr_reg[5]_2 ;
  wire \slv_addr_reg[5]_3 ;
  wire \slv_addr_reg[5]_4 ;
  wire \slv_addr_reg[5]_5 ;
  wire \slv_addr_reg[5]_6 ;
  wire \slv_addr_reg[5]_7 ;
  wire \slv_addr_reg[5]_8 ;
  wire \slv_addr_reg[5]_9 ;
  wire \slv_rdata[0]_i_14__0_n_0 ;
  wire \slv_rdata[0]_i_15__0_n_0 ;
  wire \slv_rdata[0]_i_16__0_n_0 ;
  wire \slv_rdata[0]_i_17__0_n_0 ;
  wire \slv_rdata[0]_i_1__0_n_0 ;
  wire \slv_rdata[0]_i_26__0_n_0 ;
  wire \slv_rdata[0]_i_27__0_n_0 ;
  wire \slv_rdata[0]_i_28__0_n_0 ;
  wire \slv_rdata[0]_i_29__0_n_0 ;
  wire \slv_rdata[0]_i_30__0_n_0 ;
  wire \slv_rdata[0]_i_31__0_n_0 ;
  wire \slv_rdata[0]_i_32__0_n_0 ;
  wire \slv_rdata[0]_i_33__0_n_0 ;
  wire \slv_rdata[0]_i_34__0_n_0 ;
  wire \slv_rdata[0]_i_35__0_n_0 ;
  wire \slv_rdata[0]_i_36__0_n_0 ;
  wire \slv_rdata[0]_i_37__0_n_0 ;
  wire \slv_rdata[0]_i_38__0_n_0 ;
  wire \slv_rdata[0]_i_39__0_n_0 ;
  wire \slv_rdata[0]_i_3__0_n_0 ;
  wire \slv_rdata[0]_i_40__0_n_0 ;
  wire \slv_rdata[0]_i_41__0_n_0 ;
  wire \slv_rdata[0]_i_4__0_n_0 ;
  wire \slv_rdata[0]_i_7__0_n_0 ;
  wire \slv_rdata[0]_i_8__0_n_0 ;
  wire \slv_rdata[0]_i_9__0_n_0 ;
  wire \slv_rdata[10]_i_19__0_n_0 ;
  wire \slv_rdata[10]_i_20__0_n_0 ;
  wire \slv_rdata[10]_i_21__0_n_0 ;
  wire \slv_rdata[10]_i_22__0_n_0 ;
  wire \slv_rdata[10]_i_23__0_n_0 ;
  wire \slv_rdata[10]_i_24__0_n_0 ;
  wire \slv_rdata[10]_i_25__0_n_0 ;
  wire \slv_rdata[10]_i_26__0_n_0 ;
  wire \slv_rdata[10]_i_27__0_n_0 ;
  wire \slv_rdata[10]_i_28__0_n_0 ;
  wire \slv_rdata[10]_i_29__0_n_0 ;
  wire \slv_rdata[10]_i_30__0_n_0 ;
  wire \slv_rdata[10]_i_31__0_n_0 ;
  wire \slv_rdata[10]_i_32__0_n_0 ;
  wire \slv_rdata[10]_i_33__0_n_0 ;
  wire \slv_rdata[10]_i_34__0_n_0 ;
  wire \slv_rdata[10]_i_4__0_n_0 ;
  wire \slv_rdata[10]_i_5__0_n_0 ;
  wire \slv_rdata[10]_i_6__0_n_0 ;
  wire \slv_rdata[11]_i_19__0_n_0 ;
  wire \slv_rdata[11]_i_20__0_n_0 ;
  wire \slv_rdata[11]_i_21__0_n_0 ;
  wire \slv_rdata[11]_i_22__0_n_0 ;
  wire \slv_rdata[11]_i_23__0_n_0 ;
  wire \slv_rdata[11]_i_24__0_n_0 ;
  wire \slv_rdata[11]_i_25__0_n_0 ;
  wire \slv_rdata[11]_i_26__0_n_0 ;
  wire \slv_rdata[11]_i_27__0_n_0 ;
  wire \slv_rdata[11]_i_28__0_n_0 ;
  wire \slv_rdata[11]_i_29__0_n_0 ;
  wire \slv_rdata[11]_i_30__0_n_0 ;
  wire \slv_rdata[11]_i_31__0_n_0 ;
  wire \slv_rdata[11]_i_32__0_n_0 ;
  wire \slv_rdata[11]_i_33__0_n_0 ;
  wire \slv_rdata[11]_i_34__0_n_0 ;
  wire \slv_rdata[11]_i_4__0_n_0 ;
  wire \slv_rdata[11]_i_5__0_n_0 ;
  wire \slv_rdata[11]_i_6__0_n_0 ;
  wire \slv_rdata[12]_i_19__0_n_0 ;
  wire \slv_rdata[12]_i_20__0_n_0 ;
  wire \slv_rdata[12]_i_21__0_n_0 ;
  wire \slv_rdata[12]_i_22__0_n_0 ;
  wire \slv_rdata[12]_i_23__0_n_0 ;
  wire \slv_rdata[12]_i_24__0_n_0 ;
  wire \slv_rdata[12]_i_25__0_n_0 ;
  wire \slv_rdata[12]_i_26__0_n_0 ;
  wire \slv_rdata[12]_i_27__0_n_0 ;
  wire \slv_rdata[12]_i_28__0_n_0 ;
  wire \slv_rdata[12]_i_29__0_n_0 ;
  wire \slv_rdata[12]_i_30__0_n_0 ;
  wire \slv_rdata[12]_i_31__0_n_0 ;
  wire \slv_rdata[12]_i_32__0_n_0 ;
  wire \slv_rdata[12]_i_33__0_n_0 ;
  wire \slv_rdata[12]_i_34__0_n_0 ;
  wire \slv_rdata[12]_i_4__0_n_0 ;
  wire \slv_rdata[12]_i_5__0_n_0 ;
  wire \slv_rdata[12]_i_6__0_n_0 ;
  wire \slv_rdata[13]_i_19__0_n_0 ;
  wire \slv_rdata[13]_i_20__0_n_0 ;
  wire \slv_rdata[13]_i_21__0_n_0 ;
  wire \slv_rdata[13]_i_22__0_n_0 ;
  wire \slv_rdata[13]_i_23__0_n_0 ;
  wire \slv_rdata[13]_i_24__0_n_0 ;
  wire \slv_rdata[13]_i_25__0_n_0 ;
  wire \slv_rdata[13]_i_26__0_n_0 ;
  wire \slv_rdata[13]_i_27__0_n_0 ;
  wire \slv_rdata[13]_i_28__0_n_0 ;
  wire \slv_rdata[13]_i_29__0_n_0 ;
  wire \slv_rdata[13]_i_30__0_n_0 ;
  wire \slv_rdata[13]_i_31__0_n_0 ;
  wire \slv_rdata[13]_i_32__0_n_0 ;
  wire \slv_rdata[13]_i_33__0_n_0 ;
  wire \slv_rdata[13]_i_34__0_n_0 ;
  wire \slv_rdata[13]_i_4__0_n_0 ;
  wire \slv_rdata[13]_i_5__0_n_0 ;
  wire \slv_rdata[13]_i_6__0_n_0 ;
  wire \slv_rdata[14]_i_19__0_n_0 ;
  wire \slv_rdata[14]_i_20__0_n_0 ;
  wire \slv_rdata[14]_i_21__0_n_0 ;
  wire \slv_rdata[14]_i_22__0_n_0 ;
  wire \slv_rdata[14]_i_23__0_n_0 ;
  wire \slv_rdata[14]_i_24__0_n_0 ;
  wire \slv_rdata[14]_i_25__0_n_0 ;
  wire \slv_rdata[14]_i_26__0_n_0 ;
  wire \slv_rdata[14]_i_27__0_n_0 ;
  wire \slv_rdata[14]_i_28__0_n_0 ;
  wire \slv_rdata[14]_i_29__0_n_0 ;
  wire \slv_rdata[14]_i_30__0_n_0 ;
  wire \slv_rdata[14]_i_31__0_n_0 ;
  wire \slv_rdata[14]_i_32__0_n_0 ;
  wire \slv_rdata[14]_i_33__0_n_0 ;
  wire \slv_rdata[14]_i_34__0_n_0 ;
  wire \slv_rdata[14]_i_4__0_n_0 ;
  wire \slv_rdata[14]_i_5__0_n_0 ;
  wire \slv_rdata[14]_i_6__0_n_0 ;
  wire \slv_rdata[15]_i_19_n_0 ;
  wire \slv_rdata[15]_i_20_n_0 ;
  wire \slv_rdata[15]_i_21__0_n_0 ;
  wire \slv_rdata[15]_i_22__0_n_0 ;
  wire \slv_rdata[15]_i_23__0_n_0 ;
  wire \slv_rdata[15]_i_24__0_n_0 ;
  wire \slv_rdata[15]_i_25__0_n_0 ;
  wire \slv_rdata[15]_i_26__0_n_0 ;
  wire \slv_rdata[15]_i_27__0_n_0 ;
  wire \slv_rdata[15]_i_28__0_n_0 ;
  wire \slv_rdata[15]_i_29__0_n_0 ;
  wire \slv_rdata[15]_i_2_0 ;
  wire \slv_rdata[15]_i_2_1 ;
  wire \slv_rdata[15]_i_30__0_n_0 ;
  wire \slv_rdata[15]_i_31__0_n_0 ;
  wire \slv_rdata[15]_i_32__0_n_0 ;
  wire \slv_rdata[15]_i_33__0_n_0 ;
  wire \slv_rdata[15]_i_34__0_n_0 ;
  wire \slv_rdata[15]_i_4__0_n_0 ;
  wire \slv_rdata[15]_i_5_n_0 ;
  wire \slv_rdata[15]_i_6__0_n_0 ;
  wire \slv_rdata[1]_i_14__0_n_0 ;
  wire \slv_rdata[1]_i_15__0_n_0 ;
  wire \slv_rdata[1]_i_16__0_n_0 ;
  wire \slv_rdata[1]_i_17__0_n_0 ;
  wire \slv_rdata[1]_i_1__0_n_0 ;
  wire \slv_rdata[1]_i_26__0_n_0 ;
  wire \slv_rdata[1]_i_27__0_n_0 ;
  wire \slv_rdata[1]_i_28__0_n_0 ;
  wire \slv_rdata[1]_i_29__0_n_0 ;
  wire \slv_rdata[1]_i_30__0_n_0 ;
  wire \slv_rdata[1]_i_31__0_n_0 ;
  wire \slv_rdata[1]_i_32__0_n_0 ;
  wire \slv_rdata[1]_i_33__0_n_0 ;
  wire \slv_rdata[1]_i_34__0_n_0 ;
  wire \slv_rdata[1]_i_35__0_n_0 ;
  wire \slv_rdata[1]_i_36__0_n_0 ;
  wire \slv_rdata[1]_i_37__0_n_0 ;
  wire \slv_rdata[1]_i_38__0_n_0 ;
  wire \slv_rdata[1]_i_39__0_n_0 ;
  wire \slv_rdata[1]_i_3__0_n_0 ;
  wire \slv_rdata[1]_i_40__0_n_0 ;
  wire \slv_rdata[1]_i_41__0_n_0 ;
  wire \slv_rdata[1]_i_4__0_n_0 ;
  wire \slv_rdata[1]_i_7__0_n_0 ;
  wire \slv_rdata[1]_i_8__0_n_0 ;
  wire \slv_rdata[1]_i_9__0_n_0 ;
  wire \slv_rdata[2]_i_14_n_0 ;
  wire \slv_rdata[2]_i_15__0_n_0 ;
  wire \slv_rdata[2]_i_16__0_n_0 ;
  wire \slv_rdata[2]_i_17__0_n_0 ;
  wire \slv_rdata[2]_i_1__0_n_0 ;
  wire \slv_rdata[2]_i_26_n_0 ;
  wire \slv_rdata[2]_i_27__0_n_0 ;
  wire \slv_rdata[2]_i_28__0_n_0 ;
  wire \slv_rdata[2]_i_29__0_n_0 ;
  wire \slv_rdata[2]_i_30__0_n_0 ;
  wire \slv_rdata[2]_i_31__0_n_0 ;
  wire \slv_rdata[2]_i_32__0_n_0 ;
  wire \slv_rdata[2]_i_33__0_n_0 ;
  wire \slv_rdata[2]_i_34__0_n_0 ;
  wire \slv_rdata[2]_i_35__0_n_0 ;
  wire \slv_rdata[2]_i_36__0_n_0 ;
  wire \slv_rdata[2]_i_37__0_n_0 ;
  wire \slv_rdata[2]_i_38__0_n_0 ;
  wire \slv_rdata[2]_i_39__0_n_0 ;
  wire \slv_rdata[2]_i_3__0_n_0 ;
  wire \slv_rdata[2]_i_40__0_n_0 ;
  wire \slv_rdata[2]_i_41__0_n_0 ;
  wire \slv_rdata[2]_i_4_n_0 ;
  wire \slv_rdata[2]_i_7_n_0 ;
  wire \slv_rdata[2]_i_8__0_n_0 ;
  wire \slv_rdata[2]_i_9__0_n_0 ;
  wire \slv_rdata[3]_i_21__0_n_0 ;
  wire \slv_rdata[3]_i_22__0_n_0 ;
  wire \slv_rdata[3]_i_23__0_n_0 ;
  wire \slv_rdata[3]_i_24__0_n_0 ;
  wire \slv_rdata[3]_i_25__0_n_0 ;
  wire \slv_rdata[3]_i_26__0_n_0 ;
  wire \slv_rdata[3]_i_27__0_n_0 ;
  wire \slv_rdata[3]_i_28__0_n_0 ;
  wire \slv_rdata[3]_i_29__0_n_0 ;
  wire \slv_rdata[3]_i_30__0_n_0 ;
  wire \slv_rdata[3]_i_31__0_n_0 ;
  wire \slv_rdata[3]_i_32__0_n_0 ;
  wire \slv_rdata[3]_i_33__0_n_0 ;
  wire \slv_rdata[3]_i_34__0_n_0 ;
  wire \slv_rdata[3]_i_35__0_n_0 ;
  wire \slv_rdata[3]_i_36__0_n_0 ;
  wire \slv_rdata[3]_i_37__0_n_0 ;
  wire \slv_rdata[3]_i_38__0_n_0 ;
  wire \slv_rdata[3]_i_39__0_n_0 ;
  wire \slv_rdata[3]_i_40__0_n_0 ;
  wire \slv_rdata[3]_i_4__0_n_0 ;
  wire \slv_rdata[3]_i_5__0_n_0 ;
  wire \slv_rdata[4]_i_11__0_n_0 ;
  wire \slv_rdata[4]_i_12__0_n_0 ;
  wire \slv_rdata[4]_i_13__0_n_0 ;
  wire \slv_rdata[4]_i_22__0_n_0 ;
  wire \slv_rdata[4]_i_23__0_n_0 ;
  wire \slv_rdata[4]_i_24__0_n_0 ;
  wire \slv_rdata[4]_i_25__0_n_0 ;
  wire \slv_rdata[4]_i_26__0_n_0 ;
  wire \slv_rdata[4]_i_27__0_n_0 ;
  wire \slv_rdata[4]_i_28__0_n_0 ;
  wire \slv_rdata[4]_i_29__0_n_0 ;
  wire \slv_rdata[4]_i_30__0_n_0 ;
  wire \slv_rdata[4]_i_31__0_n_0 ;
  wire \slv_rdata[4]_i_32__0_n_0 ;
  wire \slv_rdata[4]_i_33__0_n_0 ;
  wire \slv_rdata[4]_i_34__0_n_0 ;
  wire \slv_rdata[4]_i_35__0_n_0 ;
  wire \slv_rdata[4]_i_36__0_n_0 ;
  wire \slv_rdata[4]_i_37__0_n_0 ;
  wire \slv_rdata[4]_i_4__0_n_0 ;
  wire \slv_rdata[4]_i_5__0_n_0 ;
  wire \slv_rdata[4]_i_6__0_n_0 ;
  wire \slv_rdata[5]_i_11__0_n_0 ;
  wire \slv_rdata[5]_i_12__0_n_0 ;
  wire \slv_rdata[5]_i_13__0_n_0 ;
  wire \slv_rdata[5]_i_22__0_n_0 ;
  wire \slv_rdata[5]_i_23__0_n_0 ;
  wire \slv_rdata[5]_i_24__0_n_0 ;
  wire \slv_rdata[5]_i_25__0_n_0 ;
  wire \slv_rdata[5]_i_26__0_n_0 ;
  wire \slv_rdata[5]_i_27__0_n_0 ;
  wire \slv_rdata[5]_i_28__0_n_0 ;
  wire \slv_rdata[5]_i_29__0_n_0 ;
  wire \slv_rdata[5]_i_30__0_n_0 ;
  wire \slv_rdata[5]_i_31__0_n_0 ;
  wire \slv_rdata[5]_i_32__0_n_0 ;
  wire \slv_rdata[5]_i_33__0_n_0 ;
  wire \slv_rdata[5]_i_34__0_n_0 ;
  wire \slv_rdata[5]_i_35__0_n_0 ;
  wire \slv_rdata[5]_i_36__0_n_0 ;
  wire \slv_rdata[5]_i_37__0_n_0 ;
  wire \slv_rdata[5]_i_4__0_n_0 ;
  wire \slv_rdata[5]_i_5__0_n_0 ;
  wire \slv_rdata[5]_i_6__0_n_0 ;
  wire \slv_rdata[6]_i_11__0_n_0 ;
  wire \slv_rdata[6]_i_12__0_n_0 ;
  wire \slv_rdata[6]_i_13__0_n_0 ;
  wire \slv_rdata[6]_i_22__0_n_0 ;
  wire \slv_rdata[6]_i_23__0_n_0 ;
  wire \slv_rdata[6]_i_24__0_n_0 ;
  wire \slv_rdata[6]_i_25__0_n_0 ;
  wire \slv_rdata[6]_i_26__0_n_0 ;
  wire \slv_rdata[6]_i_27__0_n_0 ;
  wire \slv_rdata[6]_i_28__0_n_0 ;
  wire \slv_rdata[6]_i_29__0_n_0 ;
  wire \slv_rdata[6]_i_30__0_n_0 ;
  wire \slv_rdata[6]_i_31__0_n_0 ;
  wire \slv_rdata[6]_i_32__0_n_0 ;
  wire \slv_rdata[6]_i_33__0_n_0 ;
  wire \slv_rdata[6]_i_34__0_n_0 ;
  wire \slv_rdata[6]_i_35__0_n_0 ;
  wire \slv_rdata[6]_i_36__0_n_0 ;
  wire \slv_rdata[6]_i_37__0_n_0 ;
  wire \slv_rdata[6]_i_4__0_n_0 ;
  wire \slv_rdata[6]_i_5__0_n_0 ;
  wire \slv_rdata[6]_i_6__0_n_0 ;
  wire \slv_rdata[7]_i_11__0_n_0 ;
  wire \slv_rdata[7]_i_12__0_n_0 ;
  wire \slv_rdata[7]_i_21__0_n_0 ;
  wire \slv_rdata[7]_i_22__0_n_0 ;
  wire \slv_rdata[7]_i_23__0_n_0 ;
  wire \slv_rdata[7]_i_24__0_n_0 ;
  wire \slv_rdata[7]_i_25__0_n_0 ;
  wire \slv_rdata[7]_i_26__0_n_0 ;
  wire \slv_rdata[7]_i_27__0_n_0 ;
  wire \slv_rdata[7]_i_28__0_n_0 ;
  wire \slv_rdata[7]_i_29__0_n_0 ;
  wire \slv_rdata[7]_i_30__0_n_0 ;
  wire \slv_rdata[7]_i_31__0_n_0 ;
  wire \slv_rdata[7]_i_32__0_n_0 ;
  wire \slv_rdata[7]_i_33__0_n_0 ;
  wire \slv_rdata[7]_i_34__0_n_0 ;
  wire \slv_rdata[7]_i_35__0_n_0 ;
  wire \slv_rdata[7]_i_36__0_n_0 ;
  wire \slv_rdata[7]_i_4__0_n_0 ;
  wire \slv_rdata[7]_i_5__0_n_0 ;
  wire \slv_rdata[7]_i_6__0_n_0 ;
  wire \slv_rdata[8]_i_19__0_n_0 ;
  wire \slv_rdata[8]_i_20__0_n_0 ;
  wire \slv_rdata[8]_i_21__0_n_0 ;
  wire \slv_rdata[8]_i_22__0_n_0 ;
  wire \slv_rdata[8]_i_23__0_n_0 ;
  wire \slv_rdata[8]_i_24__0_n_0 ;
  wire \slv_rdata[8]_i_25__0_n_0 ;
  wire \slv_rdata[8]_i_26__0_n_0 ;
  wire \slv_rdata[8]_i_27__0_n_0 ;
  wire \slv_rdata[8]_i_28__0_n_0 ;
  wire \slv_rdata[8]_i_29__0_n_0 ;
  wire \slv_rdata[8]_i_30__0_n_0 ;
  wire \slv_rdata[8]_i_31__0_n_0 ;
  wire \slv_rdata[8]_i_32__0_n_0 ;
  wire \slv_rdata[8]_i_33__0_n_0 ;
  wire \slv_rdata[8]_i_34__0_n_0 ;
  wire \slv_rdata[8]_i_4__0_n_0 ;
  wire \slv_rdata[8]_i_5__0_n_0 ;
  wire \slv_rdata[8]_i_6__0_n_0 ;
  wire \slv_rdata[9]_i_19__0_n_0 ;
  wire \slv_rdata[9]_i_20__0_n_0 ;
  wire \slv_rdata[9]_i_21__0_n_0 ;
  wire \slv_rdata[9]_i_22__0_n_0 ;
  wire \slv_rdata[9]_i_23__0_n_0 ;
  wire \slv_rdata[9]_i_24__0_n_0 ;
  wire \slv_rdata[9]_i_25__0_n_0 ;
  wire \slv_rdata[9]_i_26__0_n_0 ;
  wire \slv_rdata[9]_i_27__0_n_0 ;
  wire \slv_rdata[9]_i_28__0_n_0 ;
  wire \slv_rdata[9]_i_29__0_n_0 ;
  wire \slv_rdata[9]_i_30__0_n_0 ;
  wire \slv_rdata[9]_i_31__0_n_0 ;
  wire \slv_rdata[9]_i_32__0_n_0 ;
  wire \slv_rdata[9]_i_33__0_n_0 ;
  wire \slv_rdata[9]_i_34__0_n_0 ;
  wire \slv_rdata[9]_i_4__0_n_0 ;
  wire \slv_rdata[9]_i_5__0_n_0 ;
  wire \slv_rdata[9]_i_6__0_n_0 ;
  wire \slv_rdata_reg[0]_0 ;
  wire \slv_rdata_reg[0]_1 ;
  wire \slv_rdata_reg[0]_i_10__0_n_0 ;
  wire \slv_rdata_reg[0]_i_11__0_n_0 ;
  wire \slv_rdata_reg[0]_i_12__0_n_0 ;
  wire \slv_rdata_reg[0]_i_13__0_n_0 ;
  wire \slv_rdata_reg[0]_i_18__0_n_0 ;
  wire \slv_rdata_reg[0]_i_19__0_n_0 ;
  wire \slv_rdata_reg[0]_i_20__0_n_0 ;
  wire \slv_rdata_reg[0]_i_21__0_n_0 ;
  wire \slv_rdata_reg[0]_i_22__0_n_0 ;
  wire \slv_rdata_reg[0]_i_23__0_n_0 ;
  wire \slv_rdata_reg[0]_i_24__0_n_0 ;
  wire \slv_rdata_reg[0]_i_25__0_n_0 ;
  wire \slv_rdata_reg[0]_i_2__0_n_0 ;
  wire \slv_rdata_reg[0]_i_5__0_n_0 ;
  wire \slv_rdata_reg[0]_i_6__0_n_0 ;
  wire \slv_rdata_reg[10]_0 ;
  wire \slv_rdata_reg[10]_i_10__0_n_0 ;
  wire \slv_rdata_reg[10]_i_11__0_0 ;
  wire \slv_rdata_reg[10]_i_11__0_n_0 ;
  wire \slv_rdata_reg[10]_i_12__0_n_0 ;
  wire \slv_rdata_reg[10]_i_13__0_n_0 ;
  wire \slv_rdata_reg[10]_i_14__0_n_0 ;
  wire \slv_rdata_reg[10]_i_15__0_n_0 ;
  wire \slv_rdata_reg[10]_i_16__0_n_0 ;
  wire \slv_rdata_reg[10]_i_17__0_n_0 ;
  wire \slv_rdata_reg[10]_i_18__0_n_0 ;
  wire \slv_rdata_reg[10]_i_7__0_n_0 ;
  wire \slv_rdata_reg[10]_i_8__0_n_0 ;
  wire \slv_rdata_reg[10]_i_9__0_n_0 ;
  wire \slv_rdata_reg[11]_0 ;
  wire \slv_rdata_reg[11]_i_10__0_n_0 ;
  wire \slv_rdata_reg[11]_i_11__0_n_0 ;
  wire \slv_rdata_reg[11]_i_12__0_n_0 ;
  wire \slv_rdata_reg[11]_i_13__0_n_0 ;
  wire \slv_rdata_reg[11]_i_14__0_n_0 ;
  wire \slv_rdata_reg[11]_i_15__0_0 ;
  wire \slv_rdata_reg[11]_i_15__0_n_0 ;
  wire \slv_rdata_reg[11]_i_16__0_n_0 ;
  wire \slv_rdata_reg[11]_i_17__0_n_0 ;
  wire \slv_rdata_reg[11]_i_18__0_n_0 ;
  wire \slv_rdata_reg[11]_i_7__0_n_0 ;
  wire \slv_rdata_reg[11]_i_8__0_n_0 ;
  wire \slv_rdata_reg[11]_i_9__0_n_0 ;
  wire \slv_rdata_reg[12]_0 ;
  wire \slv_rdata_reg[12]_i_10__0_n_0 ;
  wire \slv_rdata_reg[12]_i_11__0_n_0 ;
  wire \slv_rdata_reg[12]_i_12__0_n_0 ;
  wire \slv_rdata_reg[12]_i_13__0_n_0 ;
  wire \slv_rdata_reg[12]_i_14__0_n_0 ;
  wire \slv_rdata_reg[12]_i_15__0_n_0 ;
  wire \slv_rdata_reg[12]_i_16__0_n_0 ;
  wire \slv_rdata_reg[12]_i_17__0_n_0 ;
  wire \slv_rdata_reg[12]_i_18__0_n_0 ;
  wire \slv_rdata_reg[12]_i_7__0_n_0 ;
  wire \slv_rdata_reg[12]_i_8__0_n_0 ;
  wire \slv_rdata_reg[12]_i_9__0_n_0 ;
  wire \slv_rdata_reg[13]_0 ;
  wire \slv_rdata_reg[13]_i_10__0_n_0 ;
  wire \slv_rdata_reg[13]_i_11__0_n_0 ;
  wire \slv_rdata_reg[13]_i_12__0_n_0 ;
  wire \slv_rdata_reg[13]_i_13__0_n_0 ;
  wire \slv_rdata_reg[13]_i_14__0_n_0 ;
  wire \slv_rdata_reg[13]_i_15__0_n_0 ;
  wire \slv_rdata_reg[13]_i_16__0_n_0 ;
  wire \slv_rdata_reg[13]_i_17__0_n_0 ;
  wire \slv_rdata_reg[13]_i_18__0_n_0 ;
  wire \slv_rdata_reg[13]_i_7__0_n_0 ;
  wire \slv_rdata_reg[13]_i_8__0_n_0 ;
  wire \slv_rdata_reg[13]_i_9__0_n_0 ;
  wire \slv_rdata_reg[14]_0 ;
  wire \slv_rdata_reg[14]_i_10__0_n_0 ;
  wire \slv_rdata_reg[14]_i_11__0_n_0 ;
  wire \slv_rdata_reg[14]_i_12__0_n_0 ;
  wire \slv_rdata_reg[14]_i_13__0_n_0 ;
  wire \slv_rdata_reg[14]_i_14__0_n_0 ;
  wire \slv_rdata_reg[14]_i_15__0_n_0 ;
  wire \slv_rdata_reg[14]_i_16__0_n_0 ;
  wire \slv_rdata_reg[14]_i_17__0_n_0 ;
  wire \slv_rdata_reg[14]_i_18__0_n_0 ;
  wire \slv_rdata_reg[14]_i_7__0_n_0 ;
  wire \slv_rdata_reg[14]_i_8__0_n_0 ;
  wire \slv_rdata_reg[14]_i_9__0_n_0 ;
  wire \slv_rdata_reg[15]_0 ;
  wire \slv_rdata_reg[15]_1 ;
  wire \slv_rdata_reg[15]_2 ;
  wire \slv_rdata_reg[15]_i_10__0_n_0 ;
  wire \slv_rdata_reg[15]_i_11__0_n_0 ;
  wire \slv_rdata_reg[15]_i_12__0_0 ;
  wire \slv_rdata_reg[15]_i_12__0_1 ;
  wire \slv_rdata_reg[15]_i_12__0_n_0 ;
  wire \slv_rdata_reg[15]_i_13__0_n_0 ;
  wire \slv_rdata_reg[15]_i_14__0_n_0 ;
  wire \slv_rdata_reg[15]_i_15__0_n_0 ;
  wire \slv_rdata_reg[15]_i_16__0_n_0 ;
  wire \slv_rdata_reg[15]_i_17__0_n_0 ;
  wire \slv_rdata_reg[15]_i_18__0_n_0 ;
  wire \slv_rdata_reg[15]_i_7_n_0 ;
  wire \slv_rdata_reg[15]_i_8_n_0 ;
  wire \slv_rdata_reg[15]_i_9__0_n_0 ;
  wire \slv_rdata_reg[1]_i_10__0_n_0 ;
  wire \slv_rdata_reg[1]_i_11__0_n_0 ;
  wire \slv_rdata_reg[1]_i_12__0_n_0 ;
  wire \slv_rdata_reg[1]_i_13__0_n_0 ;
  wire \slv_rdata_reg[1]_i_18__0_n_0 ;
  wire \slv_rdata_reg[1]_i_19__0_n_0 ;
  wire \slv_rdata_reg[1]_i_20__0_n_0 ;
  wire \slv_rdata_reg[1]_i_21__0_n_0 ;
  wire \slv_rdata_reg[1]_i_22__0_n_0 ;
  wire \slv_rdata_reg[1]_i_23__0_n_0 ;
  wire \slv_rdata_reg[1]_i_24__0_n_0 ;
  wire \slv_rdata_reg[1]_i_25__0_n_0 ;
  wire \slv_rdata_reg[1]_i_2__0_n_0 ;
  wire \slv_rdata_reg[1]_i_5__0_n_0 ;
  wire \slv_rdata_reg[1]_i_6__0_0 ;
  wire \slv_rdata_reg[1]_i_6__0_n_0 ;
  wire \slv_rdata_reg[2]_0 ;
  wire \slv_rdata_reg[2]_1 ;
  wire \slv_rdata_reg[2]_i_10_n_0 ;
  wire \slv_rdata_reg[2]_i_11__0_n_0 ;
  wire \slv_rdata_reg[2]_i_12__0_n_0 ;
  wire \slv_rdata_reg[2]_i_13__0_n_0 ;
  wire \slv_rdata_reg[2]_i_18_n_0 ;
  wire \slv_rdata_reg[2]_i_19__0_n_0 ;
  wire \slv_rdata_reg[2]_i_20__0_n_0 ;
  wire \slv_rdata_reg[2]_i_21__0_n_0 ;
  wire \slv_rdata_reg[2]_i_22__0_n_0 ;
  wire \slv_rdata_reg[2]_i_23__0_n_0 ;
  wire \slv_rdata_reg[2]_i_24__0_n_0 ;
  wire \slv_rdata_reg[2]_i_25__0_n_0 ;
  wire \slv_rdata_reg[2]_i_2__0_n_0 ;
  wire \slv_rdata_reg[2]_i_5_n_0 ;
  wire \slv_rdata_reg[2]_i_6__0_n_0 ;
  wire \slv_rdata_reg[3]_0 ;
  wire \slv_rdata_reg[3]_i_10__0_n_0 ;
  wire \slv_rdata_reg[3]_i_11__0_n_0 ;
  wire \slv_rdata_reg[3]_i_12__0_n_0 ;
  wire \slv_rdata_reg[3]_i_13__0_n_0 ;
  wire \slv_rdata_reg[3]_i_14__0_n_0 ;
  wire \slv_rdata_reg[3]_i_15__0_n_0 ;
  wire \slv_rdata_reg[3]_i_16__0_n_0 ;
  wire \slv_rdata_reg[3]_i_17__0_0 ;
  wire \slv_rdata_reg[3]_i_17__0_1 ;
  wire \slv_rdata_reg[3]_i_17__0_n_0 ;
  wire \slv_rdata_reg[3]_i_18__0_n_0 ;
  wire \slv_rdata_reg[3]_i_19__0_n_0 ;
  wire \slv_rdata_reg[3]_i_20__0_n_0 ;
  wire \slv_rdata_reg[3]_i_6__0_n_0 ;
  wire \slv_rdata_reg[3]_i_7__0_n_0 ;
  wire \slv_rdata_reg[3]_i_8__0_n_0 ;
  wire \slv_rdata_reg[3]_i_9__0_n_0 ;
  wire \slv_rdata_reg[4]_0 ;
  wire \slv_rdata_reg[4]_i_10__0_n_0 ;
  wire \slv_rdata_reg[4]_i_14__0_n_0 ;
  wire \slv_rdata_reg[4]_i_15__0_n_0 ;
  wire \slv_rdata_reg[4]_i_16__0_n_0 ;
  wire \slv_rdata_reg[4]_i_17__0_n_0 ;
  wire \slv_rdata_reg[4]_i_18__0_n_0 ;
  wire \slv_rdata_reg[4]_i_19__0_n_0 ;
  wire \slv_rdata_reg[4]_i_20__0_n_0 ;
  wire \slv_rdata_reg[4]_i_21__0_n_0 ;
  wire \slv_rdata_reg[4]_i_7__0_n_0 ;
  wire \slv_rdata_reg[4]_i_8__0_n_0 ;
  wire \slv_rdata_reg[4]_i_9__0_n_0 ;
  wire \slv_rdata_reg[5]_0 ;
  wire \slv_rdata_reg[5]_i_10__0_n_0 ;
  wire \slv_rdata_reg[5]_i_14__0_n_0 ;
  wire \slv_rdata_reg[5]_i_15__0_n_0 ;
  wire \slv_rdata_reg[5]_i_16__0_n_0 ;
  wire \slv_rdata_reg[5]_i_17__0_n_0 ;
  wire \slv_rdata_reg[5]_i_18__0_n_0 ;
  wire \slv_rdata_reg[5]_i_19__0_n_0 ;
  wire \slv_rdata_reg[5]_i_20__0_n_0 ;
  wire \slv_rdata_reg[5]_i_21__0_n_0 ;
  wire \slv_rdata_reg[5]_i_7__0_n_0 ;
  wire \slv_rdata_reg[5]_i_8__0_n_0 ;
  wire \slv_rdata_reg[5]_i_9__0_n_0 ;
  wire \slv_rdata_reg[6]_0 ;
  wire \slv_rdata_reg[6]_1 ;
  wire \slv_rdata_reg[6]_i_10__0_n_0 ;
  wire \slv_rdata_reg[6]_i_14__0_n_0 ;
  wire \slv_rdata_reg[6]_i_15__0_n_0 ;
  wire \slv_rdata_reg[6]_i_16__0_n_0 ;
  wire \slv_rdata_reg[6]_i_17__0_n_0 ;
  wire \slv_rdata_reg[6]_i_18__0_n_0 ;
  wire \slv_rdata_reg[6]_i_19__0_n_0 ;
  wire \slv_rdata_reg[6]_i_20__0_n_0 ;
  wire \slv_rdata_reg[6]_i_21__0_n_0 ;
  wire \slv_rdata_reg[6]_i_7__0_n_0 ;
  wire \slv_rdata_reg[6]_i_8__0_n_0 ;
  wire \slv_rdata_reg[6]_i_9__0_n_0 ;
  wire \slv_rdata_reg[7]_0 ;
  wire \slv_rdata_reg[7]_i_10__0_n_0 ;
  wire \slv_rdata_reg[7]_i_13__0_n_0 ;
  wire \slv_rdata_reg[7]_i_14__0_n_0 ;
  wire \slv_rdata_reg[7]_i_15__0_n_0 ;
  wire \slv_rdata_reg[7]_i_16__0_n_0 ;
  wire \slv_rdata_reg[7]_i_17__0_n_0 ;
  wire \slv_rdata_reg[7]_i_18__0_n_0 ;
  wire \slv_rdata_reg[7]_i_19__0_n_0 ;
  wire \slv_rdata_reg[7]_i_20__0_n_0 ;
  wire \slv_rdata_reg[7]_i_7__0_n_0 ;
  wire \slv_rdata_reg[7]_i_8__0_n_0 ;
  wire \slv_rdata_reg[7]_i_9__0_n_0 ;
  wire \slv_rdata_reg[8]_0 ;
  wire \slv_rdata_reg[8]_i_10__0_n_0 ;
  wire \slv_rdata_reg[8]_i_11__0_n_0 ;
  wire \slv_rdata_reg[8]_i_12__0_n_0 ;
  wire \slv_rdata_reg[8]_i_13__0_n_0 ;
  wire \slv_rdata_reg[8]_i_14__0_n_0 ;
  wire \slv_rdata_reg[8]_i_15__0_n_0 ;
  wire \slv_rdata_reg[8]_i_16__0_n_0 ;
  wire \slv_rdata_reg[8]_i_17__0_n_0 ;
  wire \slv_rdata_reg[8]_i_18__0_n_0 ;
  wire \slv_rdata_reg[8]_i_7__0_n_0 ;
  wire \slv_rdata_reg[8]_i_8__0_n_0 ;
  wire \slv_rdata_reg[8]_i_9__0_n_0 ;
  wire \slv_rdata_reg[9]_0 ;
  wire \slv_rdata_reg[9]_1 ;
  wire \slv_rdata_reg[9]_i_10__0_n_0 ;
  wire \slv_rdata_reg[9]_i_11__0_n_0 ;
  wire \slv_rdata_reg[9]_i_12__0_n_0 ;
  wire \slv_rdata_reg[9]_i_13__0_n_0 ;
  wire \slv_rdata_reg[9]_i_14__0_n_0 ;
  wire \slv_rdata_reg[9]_i_15__0_n_0 ;
  wire \slv_rdata_reg[9]_i_16__0_n_0 ;
  wire \slv_rdata_reg[9]_i_17__0_n_0 ;
  wire \slv_rdata_reg[9]_i_18__0_n_0 ;
  wire \slv_rdata_reg[9]_i_7__0_n_0 ;
  wire \slv_rdata_reg[9]_i_8__0_n_0 ;
  wire \slv_rdata_reg[9]_i_9__0_n_0 ;
  wire slv_rden_r;
  wire [6:0]slv_wdata_r_internal;
  wire \slv_wdata_r_internal_reg_n_0_[10] ;
  wire \slv_wdata_r_internal_reg_n_0_[11] ;
  wire \slv_wdata_r_internal_reg_n_0_[12] ;
  wire \slv_wdata_r_internal_reg_n_0_[13] ;
  wire \slv_wdata_r_internal_reg_n_0_[14] ;
  wire \slv_wdata_r_internal_reg_n_0_[15] ;
  wire \slv_wdata_r_internal_reg_n_0_[7] ;
  wire \slv_wdata_r_internal_reg_n_0_[8] ;
  wire \slv_wdata_r_internal_reg_n_0_[9] ;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen__xdcDup__2 clk2clk_handshake_pulse_gen_i
       (.E(clk2clk_handshake_pulse_gen_i_n_2),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .clk2_valid_pulse_reg_0(slv_wren_clk2),
        .clk2_valid_pulse_reg_1(clk2clk_handshake_pulse_gen_i_n_3),
        .clk2_valid_pulse_reg_10(clk2clk_handshake_pulse_gen_i_n_12),
        .clk2_valid_pulse_reg_11(clk2clk_handshake_pulse_gen_i_n_13),
        .clk2_valid_pulse_reg_12(clk2clk_handshake_pulse_gen_i_n_14),
        .clk2_valid_pulse_reg_13(clk2clk_handshake_pulse_gen_i_n_15),
        .clk2_valid_pulse_reg_14(clk2clk_handshake_pulse_gen_i_n_16),
        .clk2_valid_pulse_reg_15(clk2clk_handshake_pulse_gen_i_n_17),
        .clk2_valid_pulse_reg_16(clk2clk_handshake_pulse_gen_i_n_18),
        .clk2_valid_pulse_reg_17(clk2clk_handshake_pulse_gen_i_n_19),
        .clk2_valid_pulse_reg_18(clk2clk_handshake_pulse_gen_i_n_20),
        .clk2_valid_pulse_reg_2(clk2clk_handshake_pulse_gen_i_n_4),
        .clk2_valid_pulse_reg_3(clk2clk_handshake_pulse_gen_i_n_5),
        .clk2_valid_pulse_reg_4(clk2clk_handshake_pulse_gen_i_n_6),
        .clk2_valid_pulse_reg_5(clk2clk_handshake_pulse_gen_i_n_7),
        .clk2_valid_pulse_reg_6(clk2clk_handshake_pulse_gen_i_n_8),
        .clk2_valid_pulse_reg_7(clk2clk_handshake_pulse_gen_i_n_9),
        .clk2_valid_pulse_reg_8(clk2clk_handshake_pulse_gen_i_n_10),
        .clk2_valid_pulse_reg_9(clk2clk_handshake_pulse_gen_i_n_11),
        .dac10_dg_enable_01(dac10_dg_enable_01),
        .\dac11_dg_control_0_reg[7] (\dac11_dg_control_0_reg[7]_0 ),
        .\dac11_dg_control_0_reg[7]_0 (\dac11_dg_control_0_reg_n_0_[7] ),
        .\dac11_dg_enable_0_reg[0] (\dac11_dg_enable_0_reg[0]_0 ),
        .\dac11_dg_i_value_0_reg[15] (\dac11_dg_i_value_0_reg[15]_0 ),
        .\dac11_dg_inc_0_reg[6] (\dac11_dg_inc_0_reg[6]_0 ),
        .\dac11_dg_init_0_0_reg[0] (\dac11_dg_init_0_0_reg[0]_0 ),
        .\dac11_dg_init_10_0_reg[0] (\dac11_dg_init_10_0_reg[0]_0 ),
        .\dac11_dg_init_11_0_reg[0] (\dac11_dg_init_11_0_reg[0]_0 ),
        .\dac11_dg_init_12_0_reg[0] (\dac11_dg_init_12_0_reg[0]_0 ),
        .\dac11_dg_init_13_0_reg[0] (\dac11_dg_init_13_0_reg[0]_0 ),
        .\dac11_dg_init_14_0_reg[0] (\dac11_dg_init_14_0_reg[0]_0 ),
        .\dac11_dg_init_1_0_reg[0] (\dac11_dg_init_1_0_reg[0]_0 ),
        .\dac11_dg_init_2_0_reg[0] (\dac11_dg_init_2_0_reg[0]_0 ),
        .\dac11_dg_init_3_0_reg[0] (\dac11_dg_init_3_0_reg[0]_0 ),
        .\dac11_dg_init_4_0_reg[0] (\dac11_dg_init_4_0_reg[0]_0 ),
        .\dac11_dg_init_5_0_reg[0] (\dac11_dg_init_5_0_reg[0]_0 ),
        .\dac11_dg_init_6_0_reg[0] (\dac11_dg_init_6_0_reg[0]_0 ),
        .\dac11_dg_init_8_0_reg[0] (\dac11_dg_init_8_0_reg[0]_0 ),
        .\dac11_dg_init_9_0_reg[0] (\dac11_dg_init_9_0_reg[0]_0 ),
        .\dac11_dg_mult_control_0_reg[2] (\dac11_dg_mult_control_0_reg[2]_0 ),
        .\dac11_dg_q_value_0_reg[15] (\dac11_dg_q_value_0_reg[15]_0 ),
        .\dac11_dg_type_0_reg[3] (\dac11_dg_type_0_reg[3]_0 ),
        .\dac12_dg_control_0_reg[7] (\dac12_dg_control_0_reg[7]_0 ),
        .\dac12_dg_control_0_reg[7]_0 (\dac12_dg_control_0_reg_n_0_[7] ),
        .\dac12_dg_enable_0_reg[0] (\dac12_dg_enable_0_reg[0]_0 ),
        .\dac12_dg_i_value_0_reg[15] (\dac12_dg_i_value_0_reg[15]_0 ),
        .\dac12_dg_inc_0_reg[6] (\dac12_dg_inc_0_reg[6]_0 ),
        .\dac12_dg_init_0_0_reg[0] (\dac12_dg_init_0_0_reg[0]_0 ),
        .\dac12_dg_init_10_0_reg[0] (\dac12_dg_init_10_0_reg[0]_0 ),
        .\dac12_dg_init_11_0_reg[0] (\dac12_dg_init_11_0_reg[0]_0 ),
        .\dac12_dg_init_12_0_reg[0] (\dac12_dg_init_12_0_reg[0]_0 ),
        .\dac12_dg_init_13_0_reg[0] (\dac12_dg_init_13_0_reg[0]_0 ),
        .\dac12_dg_init_14_0_reg[0] (\dac12_dg_init_14_0_reg[0]_0 ),
        .\dac12_dg_init_15_0_reg[0] (\dac12_dg_init_15_0_reg[0]_0 ),
        .\dac12_dg_init_1_0_reg[0] (\dac12_dg_init_1_0_reg[0]_0 ),
        .\dac12_dg_init_2_0_reg[0] (\dac12_dg_init_2_0_reg[0]_0 ),
        .\dac12_dg_init_3_0_reg[0] (\dac12_dg_init_3_0_reg[0]_0 ),
        .\dac12_dg_init_4_0_reg[0] (\dac12_dg_init_4_0_reg[0]_0 ),
        .\dac12_dg_init_5_0_reg[0] (\dac12_dg_init_5_0_reg[0]_0 ),
        .\dac12_dg_init_6_0_reg[0] (\dac12_dg_init_6_0_reg[0]_0 ),
        .\dac12_dg_init_7_0_reg[0] (\dac12_dg_init_7_0_reg[0]_0 ),
        .\dac12_dg_init_8_0_reg[0] (\dac12_dg_init_8_0_reg[0]_0 ),
        .\dac12_dg_init_9_0_reg[0] (\dac12_dg_init_9_0_reg[0]_0 ),
        .\dac12_dg_mult_control_0_reg[2] (\dac12_dg_mult_control_0_reg[2]_0 ),
        .\dac12_dg_q_value_0_reg[15] (\dac12_dg_q_value_0_reg[15]_0 ),
        .\dac12_dg_type_0_reg[3] (\dac12_dg_type_0_reg[3]_0 ),
        .\dac13_dg_i_value_0_reg[15] (\dac13_dg_i_value_0_reg[15]_0 ),
        .\dac13_dg_inc_0_reg[6] (\dac13_dg_inc_0_reg[6]_0 ),
        .\dac13_dg_init_0_0_reg[0] (\dac13_dg_init_0_0_reg[0]_0 ),
        .\dac13_dg_init_10_0_reg[0] (\dac13_dg_init_10_0_reg[0]_0 ),
        .\dac13_dg_init_11_0_reg[0] (\dac13_dg_init_11_0_reg[0]_0 ),
        .\dac13_dg_init_12_0_reg[0] (\dac13_dg_init_12_0_reg[0]_0 ),
        .\dac13_dg_init_13_0_reg[0] (\dac13_dg_init_13_0_reg[0]_0 ),
        .\dac13_dg_init_14_0_reg[0] (\dac13_dg_init_14_0_reg[0]_0 ),
        .\dac13_dg_init_1_0_reg[0] (\dac13_dg_init_1_0_reg[0]_0 ),
        .\dac13_dg_init_2_0_reg[0] (\dac13_dg_init_2_0_reg[0]_0 ),
        .\dac13_dg_init_3_0_reg[0] (\dac13_dg_init_3_0_reg[0]_0 ),
        .\dac13_dg_init_4_0_reg[0] (\dac13_dg_init_4_0_reg[0]_0 ),
        .\dac13_dg_init_5_0_reg[0] (\dac13_dg_init_5_0_reg[0]_0 ),
        .\dac13_dg_init_6_0_reg[0] (\dac13_dg_init_6_0_reg[0]_0 ),
        .\dac13_dg_init_7_0_reg[0] (\dac13_dg_init_7_0_reg[0]_0 ),
        .\dac13_dg_init_8_0_reg[0] (\dac13_dg_init_8_0_reg[0]_0 ),
        .\dac13_dg_init_9_0_reg[0] (\dac13_dg_init_9_0_reg[0]_0 ),
        .\dac13_dg_mult_control_0_reg[2] (\dac13_dg_mult_control_0_reg[2]_0 ),
        .\dac13_dg_q_value_0_reg[15] (\dac13_dg_q_value_0_reg[15]_0 ),
        .\dac13_dg_type_0_reg[3] (\dac13_dg_type_0_reg[3]_0 ),
        .dac1axi_map_wready(dac1axi_map_wready),
        .dac1slv_rden(dac1slv_rden),
        .dac1slv_rden_reg(clk2clk_handshake_pulse_gen_i_n_69),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_rden_r),
        .slv_rden_r_reg(clk2clk_handshake_pulse_gen_i_n_21),
        .slv_rden_r_reg_0(clk2clk_handshake_pulse_gen_i_n_22),
        .slv_rden_r_reg_1(clk2clk_handshake_pulse_gen_i_n_23),
        .slv_rden_r_reg_10(clk2clk_handshake_pulse_gen_i_n_32),
        .slv_rden_r_reg_11(clk2clk_handshake_pulse_gen_i_n_33),
        .slv_rden_r_reg_12(clk2clk_handshake_pulse_gen_i_n_34),
        .slv_rden_r_reg_13(clk2clk_handshake_pulse_gen_i_n_35),
        .slv_rden_r_reg_14(clk2clk_handshake_pulse_gen_i_n_36),
        .slv_rden_r_reg_15(clk2clk_handshake_pulse_gen_i_n_37),
        .slv_rden_r_reg_16(clk2clk_handshake_pulse_gen_i_n_38),
        .slv_rden_r_reg_17(clk2clk_handshake_pulse_gen_i_n_39),
        .slv_rden_r_reg_18(clk2clk_handshake_pulse_gen_i_n_40),
        .slv_rden_r_reg_19(clk2clk_handshake_pulse_gen_i_n_41),
        .slv_rden_r_reg_2(clk2clk_handshake_pulse_gen_i_n_24),
        .slv_rden_r_reg_20(clk2clk_handshake_pulse_gen_i_n_42),
        .slv_rden_r_reg_21(clk2clk_handshake_pulse_gen_i_n_43),
        .slv_rden_r_reg_22(clk2clk_handshake_pulse_gen_i_n_44),
        .slv_rden_r_reg_23(clk2clk_handshake_pulse_gen_i_n_45),
        .slv_rden_r_reg_24(clk2clk_handshake_pulse_gen_i_n_46),
        .slv_rden_r_reg_25(clk2clk_handshake_pulse_gen_i_n_47),
        .slv_rden_r_reg_26(clk2clk_handshake_pulse_gen_i_n_48),
        .slv_rden_r_reg_27(clk2clk_handshake_pulse_gen_i_n_49),
        .slv_rden_r_reg_28(clk2clk_handshake_pulse_gen_i_n_50),
        .slv_rden_r_reg_29(clk2clk_handshake_pulse_gen_i_n_51),
        .slv_rden_r_reg_3(clk2clk_handshake_pulse_gen_i_n_25),
        .slv_rden_r_reg_30(clk2clk_handshake_pulse_gen_i_n_52),
        .slv_rden_r_reg_31(clk2clk_handshake_pulse_gen_i_n_53),
        .slv_rden_r_reg_32(clk2clk_handshake_pulse_gen_i_n_54),
        .slv_rden_r_reg_33(clk2clk_handshake_pulse_gen_i_n_55),
        .slv_rden_r_reg_34(clk2clk_handshake_pulse_gen_i_n_56),
        .slv_rden_r_reg_35(clk2clk_handshake_pulse_gen_i_n_57),
        .slv_rden_r_reg_36(clk2clk_handshake_pulse_gen_i_n_58),
        .slv_rden_r_reg_37(clk2clk_handshake_pulse_gen_i_n_59),
        .slv_rden_r_reg_38(clk2clk_handshake_pulse_gen_i_n_60),
        .slv_rden_r_reg_39(clk2clk_handshake_pulse_gen_i_n_61),
        .slv_rden_r_reg_4(clk2clk_handshake_pulse_gen_i_n_26),
        .slv_rden_r_reg_40(clk2clk_handshake_pulse_gen_i_n_62),
        .slv_rden_r_reg_41(clk2clk_handshake_pulse_gen_i_n_63),
        .slv_rden_r_reg_42(clk2clk_handshake_pulse_gen_i_n_64),
        .slv_rden_r_reg_43(clk2clk_handshake_pulse_gen_i_n_65),
        .slv_rden_r_reg_44(clk2clk_handshake_pulse_gen_i_n_66),
        .slv_rden_r_reg_45(clk2clk_handshake_pulse_gen_i_n_67),
        .slv_rden_r_reg_5(clk2clk_handshake_pulse_gen_i_n_27),
        .slv_rden_r_reg_6(clk2clk_handshake_pulse_gen_i_n_28),
        .slv_rden_r_reg_7(clk2clk_handshake_pulse_gen_i_n_29),
        .slv_rden_r_reg_8(clk2clk_handshake_pulse_gen_i_n_30),
        .slv_rden_r_reg_9(clk2clk_handshake_pulse_gen_i_n_31),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .src_in(slv_access_valid_hold));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac10_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .I2(\dac10_dg_control_0_reg[0]_1 ),
        .I3(\dac10_dg_control_0_reg_n_0_[7] ),
        .O(\dac10_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_control_0_reg_n_0_[0] ),
        .R(\dac10_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_control_0_reg_n_0_[1] ),
        .R(\dac10_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_control_0_reg_n_0_[2] ),
        .R(\dac10_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_control_0_reg_n_0_[3] ),
        .R(\dac10_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_control_0_reg_n_0_[4] ),
        .R(\dac10_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_control_0_reg_n_0_[5] ),
        .R(\dac10_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_control_0_reg_n_0_[6] ),
        .R(\dac10_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dac10_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac10_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[10]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[10] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[11]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[11] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[12]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[12] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[13]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[13] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[14]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[14] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[15]_i_2 
       (.I0(\slv_wdata_r_internal_reg_n_0_[15] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[8]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[8] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_i_value_0[9]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[9] ),
        .I1(s_axi_aresetn),
        .O(\dac10_dg_i_value_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_i_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac10_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac10_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac10_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_mult_control_0[0]_i_1 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[0]),
        .O(\dac10_dg_mult_control_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_mult_control_0[1]_i_1 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[1]),
        .O(\dac10_dg_mult_control_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac10_dg_mult_control_0[2]_i_2 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[2]),
        .O(\dac10_dg_mult_control_0[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_mult_control_0_reg[0]_0 ),
        .D(\dac10_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac10_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_mult_control_0_reg[0]_0 ),
        .D(\dac10_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac10_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_mult_control_0_reg[0]_0 ),
        .D(\dac10_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac10_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac10_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac10_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac10_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_q_value_0_reg[0]_0 ),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac10_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac10_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac10_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac10_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac10_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac10_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac10_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_control_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_control_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_control_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_control_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_control_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_control_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_control_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_20),
        .Q(\dac11_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac11_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac11_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac11_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac11_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac10_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac11_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac10_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac11_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac10_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac11_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac11_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac11_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac11_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac11_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac11_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac11_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac11_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac11_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac11_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_control_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_control_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_control_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_control_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_control_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_control_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_control_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_19),
        .Q(\dac12_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac12_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac12_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac12_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac10_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac12_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac10_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac12_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac10_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac12_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac12_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac12_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac12_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac12_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac12_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac12_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac12_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac12_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac12_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac13_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .I2(\dac13_dg_control_0_reg[0]_1 ),
        .I3(\dac13_dg_control_0_reg_n_0_[7] ),
        .O(\dac13_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_control_0_reg_n_0_[0] ),
        .R(\dac13_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_control_0_reg_n_0_[1] ),
        .R(\dac13_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_control_0_reg_n_0_[2] ),
        .R(\dac13_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_control_0_reg_n_0_[3] ),
        .R(\dac13_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_control_0_reg_n_0_[4] ),
        .R(\dac13_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_control_0_reg_n_0_[5] ),
        .R(\dac13_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_control_0_reg_n_0_[6] ),
        .R(\dac13_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dac13_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac13_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac13_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac13_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_21),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac13_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac13_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac10_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac13_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac10_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac13_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac10_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac13_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac13_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac13_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac13_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac10_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac13_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac13_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac13_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac13_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac13_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac13_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE slv_access_valid_hold_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_69),
        .Q(slv_access_valid_hold),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_14__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[0] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[0] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_15__0 
       (.I0(\dac13_dg_inc_0_reg_n_0_[0] ),
        .I1(\dac12_dg_inc_0_reg_n_0_[0] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_inc_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_inc_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_16__0 
       (.I0(\dac13_dg_type_0_reg_n_0_[0] ),
        .I1(\dac12_dg_type_0_reg_n_0_[0] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_type_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_type_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_17__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[0] ),
        .I1(\dac12_dg_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_control_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[0]_i_1__0 
       (.I0(\slv_rdata_reg[0]_i_2__0_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[0]_i_3__0_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[0]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_26__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_27__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_28__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_29__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_30__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_31__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_32__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_33__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_34__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_35__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_36__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_37__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_38__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_39__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[0]_i_3__0 
       (.I0(\slv_rdata[0]_i_7__0_n_0 ),
        .I1(\slv_rdata[0]_i_8__0_n_0 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[0]_i_9__0_n_0 ),
        .O(\slv_rdata[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_40__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_41__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[0] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_4__0 
       (.I0(\slv_rdata_reg[0]_i_10__0_n_0 ),
        .I1(\slv_rdata_reg[0]_i_11__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[0]_i_12__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[0]_i_13__0_n_0 ),
        .O(\slv_rdata[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_7__0 
       (.I0(\dac13_dg_mult_control_0_reg_n_0_[0] ),
        .I1(\dac12_dg_mult_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_mult_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_mult_control_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_8__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[0] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_9__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[0] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_19__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_20__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[10]_i_2__0 
       (.I0(\slv_rdata[10]_i_4__0_n_0 ),
        .I1(\slv_rdata[10]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata[10]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__3_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[10] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_3__0 
       (.I0(\slv_rdata_reg[10]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[10]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[10]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[10]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[10] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[10] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[10] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[10] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_19__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_20__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[11]_i_2__0 
       (.I0(\slv_rdata[11]_i_4__0_n_0 ),
        .I1(\slv_rdata[11]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata[11]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__3_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[11] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_3__0 
       (.I0(\slv_rdata_reg[11]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[11]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[11]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[11]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[11] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[11] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[11] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[11] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_19__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_20__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[12]_i_2__0 
       (.I0(\slv_rdata[12]_i_4__0_n_0 ),
        .I1(\slv_rdata[12]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata[12]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__3_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[12] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_3__0 
       (.I0(\slv_rdata_reg[12]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[12]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[12]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[12]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[12] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[12] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[12] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[12] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_19__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_20__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[13]_i_2__0 
       (.I0(\slv_rdata[13]_i_4__0_n_0 ),
        .I1(\slv_rdata[13]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata[13]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__3_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[13] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_3__0 
       (.I0(\slv_rdata_reg[13]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[13]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[13]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[13]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[13] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[13] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[13] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[13] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_19__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_20__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[14]_i_2__0 
       (.I0(\slv_rdata[14]_i_4__0_n_0 ),
        .I1(\slv_rdata[14]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata[14]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__3_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[14] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_3__0 
       (.I0(\slv_rdata_reg[14]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[14]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[14]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[14]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[14] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[14] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[14] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[14] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_19 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[15]_i_2 
       (.I0(\slv_rdata[15]_i_4__0_n_0 ),
        .I1(\slv_rdata[15]_i_5_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata[15]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__3_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_20 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[15] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_3__0 
       (.I0(\slv_rdata_reg[15]_i_7_n_0 ),
        .I1(\slv_rdata_reg[15]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[15]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[15]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[15] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_5 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[15] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[15] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[15] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_14__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[1] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[1] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_15__0 
       (.I0(\dac13_dg_inc_0_reg_n_0_[1] ),
        .I1(\dac12_dg_inc_0_reg_n_0_[1] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_inc_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_inc_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_16__0 
       (.I0(\dac13_dg_type_0_reg_n_0_[1] ),
        .I1(\dac12_dg_type_0_reg_n_0_[1] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_type_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[1]_i_6__0_0 ),
        .I5(\dac10_dg_type_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_17__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[1] ),
        .I1(\dac12_dg_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_control_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[1]_i_1__0 
       (.I0(\slv_rdata_reg[1]_i_2__0_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[1]_i_3__0_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[1]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_26__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_27__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_28__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_29__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_30__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_31__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_32__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_33__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_34__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_35__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_36__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_37__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_38__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_39__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[1]_i_3__0 
       (.I0(\slv_rdata[1]_i_7__0_n_0 ),
        .I1(\slv_rdata[1]_i_8__0_n_0 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[1]_i_9__0_n_0 ),
        .O(\slv_rdata[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_40__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_41__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[1] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_4__0 
       (.I0(\slv_rdata_reg[1]_i_10__0_n_0 ),
        .I1(\slv_rdata_reg[1]_i_11__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[1]_i_12__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[1]_i_13__0_n_0 ),
        .O(\slv_rdata[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_7__0 
       (.I0(\dac13_dg_mult_control_0_reg_n_0_[1] ),
        .I1(\dac12_dg_mult_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_mult_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_mult_control_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_8__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[1] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_9__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[1] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_14 
       (.I0(\dac13_dg_enable_0_reg_n_0_[2] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[2] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_15__0 
       (.I0(\dac13_dg_inc_0_reg_n_0_[2] ),
        .I1(\dac12_dg_inc_0_reg_n_0_[2] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_inc_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_inc_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_16__0 
       (.I0(\dac13_dg_type_0_reg_n_0_[2] ),
        .I1(\dac12_dg_type_0_reg_n_0_[2] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_type_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_type_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_17__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[2] ),
        .I1(\dac12_dg_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_control_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_17__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[2]_i_1__0 
       (.I0(\slv_rdata_reg[2]_i_2__0_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[2]_i_3__0_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[2]_i_4_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_26 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_27__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_28__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_29__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_30__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_31__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_32__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_33__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_34__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_35__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_36__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_37__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_38__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_39__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[2]_i_3__0 
       (.I0(\slv_rdata[2]_i_7_n_0 ),
        .I1(\slv_rdata[2]_i_8__0_n_0 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[2]_i_9__0_n_0 ),
        .O(\slv_rdata[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_4 
       (.I0(\slv_rdata_reg[2]_i_10_n_0 ),
        .I1(\slv_rdata_reg[2]_i_11__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[2]_i_12__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[2]_i_13__0_n_0 ),
        .O(\slv_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_40__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_41__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[2] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_7 
       (.I0(\dac13_dg_mult_control_0_reg_n_0_[2] ),
        .I1(\dac12_dg_mult_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_mult_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_mult_control_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_8__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[2] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_9__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[2] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_21__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[3] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[3] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_22__0 
       (.I0(\dac13_dg_inc_0_reg_n_0_[3] ),
        .I1(\dac12_dg_inc_0_reg_n_0_[3] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_inc_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_inc_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_23__0 
       (.I0(\dac13_dg_type_0_reg_n_0_[3] ),
        .I1(\dac12_dg_type_0_reg_n_0_[3] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_type_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_type_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_24__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[3] ),
        .I1(\dac12_dg_control_0_reg_n_0_[3] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_control_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_25__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_26__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_27__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_28__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_29__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[3]_i_2__0 
       (.I0(\slv_rdata[3]_i_4__0_n_0 ),
        .I1(\slv_rdata_reg[0]_0 ),
        .I2(\slv_rdata_reg[0]_1 ),
        .I3(\slv_rdata[3]_i_5__0_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata_reg[3]_i_6__0_n_0 ),
        .O(\slv_addr_reg[3]_rep__2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_30__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_31__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_32__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_33__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_34__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_35__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_36__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_37__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_38__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_39__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_39__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_3__0 
       (.I0(\slv_rdata_reg[3]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[3]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[3]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[3]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_40__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[3] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[3]_i_17__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[3]_i_17__0_1 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[3] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[3] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_11__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[4] ),
        .I1(\dac12_dg_control_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_control_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_12__0 
       (.I0(\dac13_dg_inc_0_reg_n_0_[4] ),
        .I1(\dac12_dg_inc_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_inc_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_inc_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_13__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[4] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_22__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_23__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_24__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_25__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_26__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_27__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_28__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_29__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[4]_i_2__0 
       (.I0(\slv_rdata[4]_i_4__0_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[0]_1 ),
        .I3(\slv_rdata[4]_i_5__0_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[4]_i_6__0_n_0 ),
        .O(\slv_addr_reg[3]_rep__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_30__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_31__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_32__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_33__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_34__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_35__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_36__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_37__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[4] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_3__0 
       (.I0(\slv_rdata_reg[4]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[4]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[4]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[4]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[4] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[4] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[4]_i_6__0 
       (.I0(\slv_rdata[4]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[4]_i_12__0_n_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[4]_i_13__0_n_0 ),
        .O(\slv_rdata[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_11__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[5] ),
        .I1(\dac12_dg_control_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_control_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_12__0 
       (.I0(\dac13_dg_inc_0_reg_n_0_[5] ),
        .I1(\dac12_dg_inc_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_inc_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_inc_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_13__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[5] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_22__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_23__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_24__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_25__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_26__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_27__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_28__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_29__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[5]_i_2__0 
       (.I0(\slv_rdata[5]_i_4__0_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[0]_1 ),
        .I3(\slv_rdata[5]_i_5__0_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[5]_i_6__0_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_30__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_31__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_32__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_33__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_34__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_35__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_36__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_37__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[5] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_3__0 
       (.I0(\slv_rdata_reg[5]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[5]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[5]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[5]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[5] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[5] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[5]_i_6__0 
       (.I0(\slv_rdata[5]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[5]_i_12__0_n_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[5]_i_13__0_n_0 ),
        .O(\slv_rdata[5]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_11__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[6] ),
        .I1(\dac12_dg_control_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_control_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_12__0 
       (.I0(\dac13_dg_inc_0_reg_n_0_[6] ),
        .I1(\dac12_dg_inc_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_inc_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_inc_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_13__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[6] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_22__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_23__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_24__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_25__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_26__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_27__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_28__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_29__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[6]_i_2__0 
       (.I0(\slv_rdata[6]_i_4__0_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[0]_1 ),
        .I3(\slv_rdata[6]_i_5__0_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[6]_i_6__0_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_30__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_31__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_32__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_33__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_34__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_35__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_36__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_37__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[6] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_3__0 
       (.I0(\slv_rdata_reg[6]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[6]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[6]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[6]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[6] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[6] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[6]_i_6__0 
       (.I0(\slv_rdata[6]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[6]_i_12__0_n_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[6]_i_13__0_n_0 ),
        .O(\slv_rdata[6]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_11__0 
       (.I0(\dac13_dg_control_0_reg_n_0_[7] ),
        .I1(\dac12_dg_control_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_control_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_control_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_12__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[7] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_21__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_22__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_23__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_24__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_25__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_26__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_27__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_28__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_29__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[7]_i_2__0 
       (.I0(\slv_rdata[7]_i_4__0_n_0 ),
        .I1(\slv_rdata_reg[0]_0 ),
        .I2(\slv_rdata_reg[0]_1 ),
        .I3(\slv_rdata[7]_i_5__0_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[7]_i_6__0_n_0 ),
        .O(\slv_addr_reg[3]_rep__2_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_30__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_31__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_32__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_33__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_34__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_35__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_36__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[7] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_3__0 
       (.I0(\slv_rdata_reg[7]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[7]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[7]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[7]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[7] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[7] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \slv_rdata[7]_i_6__0 
       (.I0(\slv_rdata[7]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[15]_0 ),
        .I2(\slv_rdata[7]_i_12__0_n_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .O(\slv_rdata[7]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_19__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_20__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[8]_i_2__0 
       (.I0(\slv_rdata[8]_i_4__0_n_0 ),
        .I1(\slv_rdata[8]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[0]_1 ),
        .I4(\slv_rdata[8]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[8] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_3__0 
       (.I0(\slv_rdata_reg[8]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[8]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[8]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[8]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[8] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[8] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[8] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[8] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_19__0 
       (.I0(\dac13_dg_init_12_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_12_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_12_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_12_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_20__0 
       (.I0(\dac13_dg_init_13_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_13_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_13_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_13_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_21__0 
       (.I0(\dac13_dg_init_14_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_14_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_14_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_14_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_22__0 
       (.I0(\dac13_dg_init_15_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_15_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_15_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_15_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_23__0 
       (.I0(\dac13_dg_init_8_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_8_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_8_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_8_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_24__0 
       (.I0(\dac13_dg_init_9_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_9_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_9_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_9_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_25__0 
       (.I0(\dac13_dg_init_10_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_10_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_10_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_10_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_26__0 
       (.I0(\dac13_dg_init_11_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_11_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_11_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_11_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_27__0 
       (.I0(\dac13_dg_init_4_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_4_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_4_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_4_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_28__0 
       (.I0(\dac13_dg_init_5_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_5_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_5_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_5_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_29__0 
       (.I0(\dac13_dg_init_6_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_6_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_6_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_6_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[9]_i_2__0 
       (.I0(\slv_rdata[9]_i_4__0_n_0 ),
        .I1(\slv_rdata[9]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata[9]_i_6__0_n_0 ),
        .I5(\slv_rdata_reg[15]_0 ),
        .O(\slv_addr_reg[2]_rep__3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_30__0 
       (.I0(\dac13_dg_init_7_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_7_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_7_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_7_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_31__0 
       (.I0(\dac13_dg_init_0_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_0_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_0_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_0_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_32__0 
       (.I0(\dac13_dg_init_1_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_1_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_1_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_1_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_33__0 
       (.I0(\dac13_dg_init_2_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_2_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_2_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_2_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_34__0 
       (.I0(\dac13_dg_init_3_0_reg_n_0_[9] ),
        .I1(\dac12_dg_init_3_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[10]_i_11__0_0 ),
        .I3(\dac11_dg_init_3_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[11]_i_15__0_0 ),
        .I5(\dac10_dg_init_3_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_3__0 
       (.I0(\slv_rdata_reg[9]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[9]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[9]_i_9__0_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[9]_i_10__0_n_0 ),
        .O(\slv_addr_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_4__0 
       (.I0(\dac13_dg_q_value_0_reg_n_0_[9] ),
        .I1(\dac12_dg_q_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_q_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_q_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_5__0 
       (.I0(\dac13_dg_i_value_0_reg_n_0_[9] ),
        .I1(\dac12_dg_i_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_i_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_i_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_6__0 
       (.I0(\dac13_dg_enable_0_reg_n_0_[9] ),
        .I1(\dac12_dg_enable_0_reg_n_0_[9] ),
        .I2(\slv_rdata[15]_i_2_0 ),
        .I3(\dac11_dg_enable_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2_1 ),
        .I5(\dac10_dg_enable_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_6__0_n_0 ));
  FDRE \slv_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[0]_i_1__0_n_0 ),
        .Q(dac1slv_rdata[0]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[0]_i_10__0 
       (.I0(\slv_rdata_reg[0]_i_18__0_n_0 ),
        .I1(\slv_rdata_reg[0]_i_19__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_11__0 
       (.I0(\slv_rdata_reg[0]_i_20__0_n_0 ),
        .I1(\slv_rdata_reg[0]_i_21__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_12__0 
       (.I0(\slv_rdata_reg[0]_i_22__0_n_0 ),
        .I1(\slv_rdata_reg[0]_i_23__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_13__0 
       (.I0(\slv_rdata_reg[0]_i_24__0_n_0 ),
        .I1(\slv_rdata_reg[0]_i_25__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_18__0 
       (.I0(\slv_rdata[0]_i_26__0_n_0 ),
        .I1(\slv_rdata[0]_i_27__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_19__0 
       (.I0(\slv_rdata[0]_i_28__0_n_0 ),
        .I1(\slv_rdata[0]_i_29__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_20__0 
       (.I0(\slv_rdata[0]_i_30__0_n_0 ),
        .I1(\slv_rdata[0]_i_31__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_21__0 
       (.I0(\slv_rdata[0]_i_32__0_n_0 ),
        .I1(\slv_rdata[0]_i_33__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_21__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_22__0 
       (.I0(\slv_rdata[0]_i_34__0_n_0 ),
        .I1(\slv_rdata[0]_i_35__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_22__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_23__0 
       (.I0(\slv_rdata[0]_i_36__0_n_0 ),
        .I1(\slv_rdata[0]_i_37__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_23__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_24__0 
       (.I0(\slv_rdata[0]_i_38__0_n_0 ),
        .I1(\slv_rdata[0]_i_39__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_24__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_25__0 
       (.I0(\slv_rdata[0]_i_40__0_n_0 ),
        .I1(\slv_rdata[0]_i_41__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_25__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[0]_i_2__0 
       (.I0(\slv_rdata_reg[0]_i_5__0_n_0 ),
        .I1(\slv_rdata_reg[0]_i_6__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_2__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_5__0 
       (.I0(\slv_rdata[0]_i_14__0_n_0 ),
        .I1(\slv_rdata[0]_i_15__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_5__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[0]_i_6__0 
       (.I0(\slv_rdata[0]_i_16__0_n_0 ),
        .I1(\slv_rdata[0]_i_17__0_n_0 ),
        .O(\slv_rdata_reg[0]_i_6__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  FDRE \slv_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[10]_0 ),
        .Q(dac1slv_rdata[10]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[10]_i_10__0 
       (.I0(\slv_rdata_reg[10]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[10]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_11__0 
       (.I0(\slv_rdata[10]_i_19__0_n_0 ),
        .I1(\slv_rdata[10]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_12__0 
       (.I0(\slv_rdata[10]_i_21__0_n_0 ),
        .I1(\slv_rdata[10]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_13__0 
       (.I0(\slv_rdata[10]_i_23__0_n_0 ),
        .I1(\slv_rdata[10]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_14__0 
       (.I0(\slv_rdata[10]_i_25__0_n_0 ),
        .I1(\slv_rdata[10]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_15__0 
       (.I0(\slv_rdata[10]_i_27__0_n_0 ),
        .I1(\slv_rdata[10]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_16__0 
       (.I0(\slv_rdata[10]_i_29__0_n_0 ),
        .I1(\slv_rdata[10]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_17__0 
       (.I0(\slv_rdata[10]_i_31__0_n_0 ),
        .I1(\slv_rdata[10]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_18__0 
       (.I0(\slv_rdata[10]_i_33__0_n_0 ),
        .I1(\slv_rdata[10]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_7__0 
       (.I0(\slv_rdata_reg[10]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[10]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_8__0 
       (.I0(\slv_rdata_reg[10]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[10]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_9__0 
       (.I0(\slv_rdata_reg[10]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[10]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[10]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE \slv_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[11]_0 ),
        .Q(dac1slv_rdata[11]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[11]_i_10__0 
       (.I0(\slv_rdata_reg[11]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[11]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_11__0 
       (.I0(\slv_rdata[11]_i_19__0_n_0 ),
        .I1(\slv_rdata[11]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_12__0 
       (.I0(\slv_rdata[11]_i_21__0_n_0 ),
        .I1(\slv_rdata[11]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_13__0 
       (.I0(\slv_rdata[11]_i_23__0_n_0 ),
        .I1(\slv_rdata[11]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_14__0 
       (.I0(\slv_rdata[11]_i_25__0_n_0 ),
        .I1(\slv_rdata[11]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_15__0 
       (.I0(\slv_rdata[11]_i_27__0_n_0 ),
        .I1(\slv_rdata[11]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_16__0 
       (.I0(\slv_rdata[11]_i_29__0_n_0 ),
        .I1(\slv_rdata[11]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_17__0 
       (.I0(\slv_rdata[11]_i_31__0_n_0 ),
        .I1(\slv_rdata[11]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_18__0 
       (.I0(\slv_rdata[11]_i_33__0_n_0 ),
        .I1(\slv_rdata[11]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_7__0 
       (.I0(\slv_rdata_reg[11]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[11]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_8__0 
       (.I0(\slv_rdata_reg[11]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[11]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_9__0 
       (.I0(\slv_rdata_reg[11]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[11]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[11]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE \slv_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[12]_0 ),
        .Q(dac1slv_rdata[12]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[12]_i_10__0 
       (.I0(\slv_rdata_reg[12]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[12]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_11__0 
       (.I0(\slv_rdata[12]_i_19__0_n_0 ),
        .I1(\slv_rdata[12]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_12__0 
       (.I0(\slv_rdata[12]_i_21__0_n_0 ),
        .I1(\slv_rdata[12]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_13__0 
       (.I0(\slv_rdata[12]_i_23__0_n_0 ),
        .I1(\slv_rdata[12]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_14__0 
       (.I0(\slv_rdata[12]_i_25__0_n_0 ),
        .I1(\slv_rdata[12]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_15__0 
       (.I0(\slv_rdata[12]_i_27__0_n_0 ),
        .I1(\slv_rdata[12]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_16__0 
       (.I0(\slv_rdata[12]_i_29__0_n_0 ),
        .I1(\slv_rdata[12]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_17__0 
       (.I0(\slv_rdata[12]_i_31__0_n_0 ),
        .I1(\slv_rdata[12]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_18__0 
       (.I0(\slv_rdata[12]_i_33__0_n_0 ),
        .I1(\slv_rdata[12]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_7__0 
       (.I0(\slv_rdata_reg[12]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[12]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_8__0 
       (.I0(\slv_rdata_reg[12]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[12]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_9__0 
       (.I0(\slv_rdata_reg[12]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[12]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[12]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE \slv_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[13]_0 ),
        .Q(dac1slv_rdata[13]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[13]_i_10__0 
       (.I0(\slv_rdata_reg[13]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[13]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_11__0 
       (.I0(\slv_rdata[13]_i_19__0_n_0 ),
        .I1(\slv_rdata[13]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_12__0 
       (.I0(\slv_rdata[13]_i_21__0_n_0 ),
        .I1(\slv_rdata[13]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_13__0 
       (.I0(\slv_rdata[13]_i_23__0_n_0 ),
        .I1(\slv_rdata[13]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_14__0 
       (.I0(\slv_rdata[13]_i_25__0_n_0 ),
        .I1(\slv_rdata[13]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_15__0 
       (.I0(\slv_rdata[13]_i_27__0_n_0 ),
        .I1(\slv_rdata[13]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_16__0 
       (.I0(\slv_rdata[13]_i_29__0_n_0 ),
        .I1(\slv_rdata[13]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_17__0 
       (.I0(\slv_rdata[13]_i_31__0_n_0 ),
        .I1(\slv_rdata[13]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_18__0 
       (.I0(\slv_rdata[13]_i_33__0_n_0 ),
        .I1(\slv_rdata[13]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_7__0 
       (.I0(\slv_rdata_reg[13]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[13]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_8__0 
       (.I0(\slv_rdata_reg[13]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[13]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_9__0 
       (.I0(\slv_rdata_reg[13]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[13]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[13]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE \slv_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[14]_0 ),
        .Q(dac1slv_rdata[14]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[14]_i_10__0 
       (.I0(\slv_rdata_reg[14]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[14]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_11__0 
       (.I0(\slv_rdata[14]_i_19__0_n_0 ),
        .I1(\slv_rdata[14]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_12__0 
       (.I0(\slv_rdata[14]_i_21__0_n_0 ),
        .I1(\slv_rdata[14]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_13__0 
       (.I0(\slv_rdata[14]_i_23__0_n_0 ),
        .I1(\slv_rdata[14]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_14__0 
       (.I0(\slv_rdata[14]_i_25__0_n_0 ),
        .I1(\slv_rdata[14]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_15__0 
       (.I0(\slv_rdata[14]_i_27__0_n_0 ),
        .I1(\slv_rdata[14]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_16__0 
       (.I0(\slv_rdata[14]_i_29__0_n_0 ),
        .I1(\slv_rdata[14]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_17__0 
       (.I0(\slv_rdata[14]_i_31__0_n_0 ),
        .I1(\slv_rdata[14]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_18__0 
       (.I0(\slv_rdata[14]_i_33__0_n_0 ),
        .I1(\slv_rdata[14]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_7__0 
       (.I0(\slv_rdata_reg[14]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[14]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_8__0 
       (.I0(\slv_rdata_reg[14]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[14]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_9__0 
       (.I0(\slv_rdata_reg[14]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[14]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[14]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE \slv_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[15]_2 ),
        .Q(dac1slv_rdata[15]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[15]_i_10__0 
       (.I0(\slv_rdata_reg[15]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[15]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_11__0 
       (.I0(\slv_rdata[15]_i_19_n_0 ),
        .I1(\slv_rdata[15]_i_20_n_0 ),
        .O(\slv_rdata_reg[15]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_12__0 
       (.I0(\slv_rdata[15]_i_21__0_n_0 ),
        .I1(\slv_rdata[15]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_13__0 
       (.I0(\slv_rdata[15]_i_23__0_n_0 ),
        .I1(\slv_rdata[15]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_14__0 
       (.I0(\slv_rdata[15]_i_25__0_n_0 ),
        .I1(\slv_rdata[15]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_15__0 
       (.I0(\slv_rdata[15]_i_27__0_n_0 ),
        .I1(\slv_rdata[15]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_16__0 
       (.I0(\slv_rdata[15]_i_29__0_n_0 ),
        .I1(\slv_rdata[15]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_17__0 
       (.I0(\slv_rdata[15]_i_31__0_n_0 ),
        .I1(\slv_rdata[15]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_18__0 
       (.I0(\slv_rdata[15]_i_33__0_n_0 ),
        .I1(\slv_rdata[15]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_7 
       (.I0(\slv_rdata_reg[15]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[15]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_7_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_8 
       (.I0(\slv_rdata_reg[15]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[15]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_8_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_9__0 
       (.I0(\slv_rdata_reg[15]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[15]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE \slv_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[1]_i_1__0_n_0 ),
        .Q(dac1slv_rdata[1]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[1]_i_10__0 
       (.I0(\slv_rdata_reg[1]_i_18__0_n_0 ),
        .I1(\slv_rdata_reg[1]_i_19__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_11__0 
       (.I0(\slv_rdata_reg[1]_i_20__0_n_0 ),
        .I1(\slv_rdata_reg[1]_i_21__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_12__0 
       (.I0(\slv_rdata_reg[1]_i_22__0_n_0 ),
        .I1(\slv_rdata_reg[1]_i_23__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_13__0 
       (.I0(\slv_rdata_reg[1]_i_24__0_n_0 ),
        .I1(\slv_rdata_reg[1]_i_25__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_18__0 
       (.I0(\slv_rdata[1]_i_26__0_n_0 ),
        .I1(\slv_rdata[1]_i_27__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_19__0 
       (.I0(\slv_rdata[1]_i_28__0_n_0 ),
        .I1(\slv_rdata[1]_i_29__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_20__0 
       (.I0(\slv_rdata[1]_i_30__0_n_0 ),
        .I1(\slv_rdata[1]_i_31__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_21__0 
       (.I0(\slv_rdata[1]_i_32__0_n_0 ),
        .I1(\slv_rdata[1]_i_33__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_21__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_22__0 
       (.I0(\slv_rdata[1]_i_34__0_n_0 ),
        .I1(\slv_rdata[1]_i_35__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_22__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_23__0 
       (.I0(\slv_rdata[1]_i_36__0_n_0 ),
        .I1(\slv_rdata[1]_i_37__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_23__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_24__0 
       (.I0(\slv_rdata[1]_i_38__0_n_0 ),
        .I1(\slv_rdata[1]_i_39__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_24__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_25__0 
       (.I0(\slv_rdata[1]_i_40__0_n_0 ),
        .I1(\slv_rdata[1]_i_41__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_25__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[1]_i_2__0 
       (.I0(\slv_rdata_reg[1]_i_5__0_n_0 ),
        .I1(\slv_rdata_reg[1]_i_6__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_2__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_5__0 
       (.I0(\slv_rdata[1]_i_14__0_n_0 ),
        .I1(\slv_rdata[1]_i_15__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_5__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[1]_i_6__0 
       (.I0(\slv_rdata[1]_i_16__0_n_0 ),
        .I1(\slv_rdata[1]_i_17__0_n_0 ),
        .O(\slv_rdata_reg[1]_i_6__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  FDRE \slv_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[2]_i_1__0_n_0 ),
        .Q(dac1slv_rdata[2]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[2]_i_10 
       (.I0(\slv_rdata_reg[2]_i_18_n_0 ),
        .I1(\slv_rdata_reg[2]_i_19__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_10_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_11__0 
       (.I0(\slv_rdata_reg[2]_i_20__0_n_0 ),
        .I1(\slv_rdata_reg[2]_i_21__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_12__0 
       (.I0(\slv_rdata_reg[2]_i_22__0_n_0 ),
        .I1(\slv_rdata_reg[2]_i_23__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_13__0 
       (.I0(\slv_rdata_reg[2]_i_24__0_n_0 ),
        .I1(\slv_rdata_reg[2]_i_25__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_18 
       (.I0(\slv_rdata[2]_i_26_n_0 ),
        .I1(\slv_rdata[2]_i_27__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_18_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_19__0 
       (.I0(\slv_rdata[2]_i_28__0_n_0 ),
        .I1(\slv_rdata[2]_i_29__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_20__0 
       (.I0(\slv_rdata[2]_i_30__0_n_0 ),
        .I1(\slv_rdata[2]_i_31__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_21__0 
       (.I0(\slv_rdata[2]_i_32__0_n_0 ),
        .I1(\slv_rdata[2]_i_33__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_21__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_22__0 
       (.I0(\slv_rdata[2]_i_34__0_n_0 ),
        .I1(\slv_rdata[2]_i_35__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_22__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_23__0 
       (.I0(\slv_rdata[2]_i_36__0_n_0 ),
        .I1(\slv_rdata[2]_i_37__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_23__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_24__0 
       (.I0(\slv_rdata[2]_i_38__0_n_0 ),
        .I1(\slv_rdata[2]_i_39__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_24__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_25__0 
       (.I0(\slv_rdata[2]_i_40__0_n_0 ),
        .I1(\slv_rdata[2]_i_41__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_25__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[2]_i_2__0 
       (.I0(\slv_rdata_reg[2]_i_5_n_0 ),
        .I1(\slv_rdata_reg[2]_i_6__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_2__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_5 
       (.I0(\slv_rdata[2]_i_14_n_0 ),
        .I1(\slv_rdata[2]_i_15__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_5_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[2]_i_6__0 
       (.I0(\slv_rdata[2]_i_16__0_n_0 ),
        .I1(\slv_rdata[2]_i_17__0_n_0 ),
        .O(\slv_rdata_reg[2]_i_6__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  FDRE \slv_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[3]_0 ),
        .Q(dac1slv_rdata[3]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[3]_i_10__0 
       (.I0(\slv_rdata_reg[3]_i_19__0_n_0 ),
        .I1(\slv_rdata_reg[3]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_11__0 
       (.I0(\slv_rdata[3]_i_21__0_n_0 ),
        .I1(\slv_rdata[3]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_12__0 
       (.I0(\slv_rdata[3]_i_23__0_n_0 ),
        .I1(\slv_rdata[3]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_13__0 
       (.I0(\slv_rdata[3]_i_25__0_n_0 ),
        .I1(\slv_rdata[3]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_14__0 
       (.I0(\slv_rdata[3]_i_27__0_n_0 ),
        .I1(\slv_rdata[3]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_15__0 
       (.I0(\slv_rdata[3]_i_29__0_n_0 ),
        .I1(\slv_rdata[3]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_16__0 
       (.I0(\slv_rdata[3]_i_31__0_n_0 ),
        .I1(\slv_rdata[3]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_17__0 
       (.I0(\slv_rdata[3]_i_33__0_n_0 ),
        .I1(\slv_rdata[3]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_18__0 
       (.I0(\slv_rdata[3]_i_35__0_n_0 ),
        .I1(\slv_rdata[3]_i_36__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_19__0 
       (.I0(\slv_rdata[3]_i_37__0_n_0 ),
        .I1(\slv_rdata[3]_i_38__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[3]_i_20__0 
       (.I0(\slv_rdata[3]_i_39__0_n_0 ),
        .I1(\slv_rdata[3]_i_40__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[3]_i_6__0 
       (.I0(\slv_rdata_reg[3]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[3]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_6__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_7__0 
       (.I0(\slv_rdata_reg[3]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[3]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_8__0 
       (.I0(\slv_rdata_reg[3]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[3]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_9__0 
       (.I0(\slv_rdata_reg[3]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[3]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[3]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[4]_0 ),
        .Q(dac1slv_rdata[4]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[4]_i_10__0 
       (.I0(\slv_rdata_reg[4]_i_20__0_n_0 ),
        .I1(\slv_rdata_reg[4]_i_21__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_14__0 
       (.I0(\slv_rdata[4]_i_22__0_n_0 ),
        .I1(\slv_rdata[4]_i_23__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_15__0 
       (.I0(\slv_rdata[4]_i_24__0_n_0 ),
        .I1(\slv_rdata[4]_i_25__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_16__0 
       (.I0(\slv_rdata[4]_i_26__0_n_0 ),
        .I1(\slv_rdata[4]_i_27__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_17__0 
       (.I0(\slv_rdata[4]_i_28__0_n_0 ),
        .I1(\slv_rdata[4]_i_29__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_18__0 
       (.I0(\slv_rdata[4]_i_30__0_n_0 ),
        .I1(\slv_rdata[4]_i_31__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_19__0 
       (.I0(\slv_rdata[4]_i_32__0_n_0 ),
        .I1(\slv_rdata[4]_i_33__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_20__0 
       (.I0(\slv_rdata[4]_i_34__0_n_0 ),
        .I1(\slv_rdata[4]_i_35__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_21__0 
       (.I0(\slv_rdata[4]_i_36__0_n_0 ),
        .I1(\slv_rdata[4]_i_37__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_21__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[4]_i_7__0 
       (.I0(\slv_rdata_reg[4]_i_14__0_n_0 ),
        .I1(\slv_rdata_reg[4]_i_15__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_8__0 
       (.I0(\slv_rdata_reg[4]_i_16__0_n_0 ),
        .I1(\slv_rdata_reg[4]_i_17__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_9__0 
       (.I0(\slv_rdata_reg[4]_i_18__0_n_0 ),
        .I1(\slv_rdata_reg[4]_i_19__0_n_0 ),
        .O(\slv_rdata_reg[4]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[5]_0 ),
        .Q(dac1slv_rdata[5]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[5]_i_10__0 
       (.I0(\slv_rdata_reg[5]_i_20__0_n_0 ),
        .I1(\slv_rdata_reg[5]_i_21__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_14__0 
       (.I0(\slv_rdata[5]_i_22__0_n_0 ),
        .I1(\slv_rdata[5]_i_23__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_15__0 
       (.I0(\slv_rdata[5]_i_24__0_n_0 ),
        .I1(\slv_rdata[5]_i_25__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_16__0 
       (.I0(\slv_rdata[5]_i_26__0_n_0 ),
        .I1(\slv_rdata[5]_i_27__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_17__0 
       (.I0(\slv_rdata[5]_i_28__0_n_0 ),
        .I1(\slv_rdata[5]_i_29__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_18__0 
       (.I0(\slv_rdata[5]_i_30__0_n_0 ),
        .I1(\slv_rdata[5]_i_31__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_19__0 
       (.I0(\slv_rdata[5]_i_32__0_n_0 ),
        .I1(\slv_rdata[5]_i_33__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_20__0 
       (.I0(\slv_rdata[5]_i_34__0_n_0 ),
        .I1(\slv_rdata[5]_i_35__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_21__0 
       (.I0(\slv_rdata[5]_i_36__0_n_0 ),
        .I1(\slv_rdata[5]_i_37__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_21__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[5]_i_7__0 
       (.I0(\slv_rdata_reg[5]_i_14__0_n_0 ),
        .I1(\slv_rdata_reg[5]_i_15__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_8__0 
       (.I0(\slv_rdata_reg[5]_i_16__0_n_0 ),
        .I1(\slv_rdata_reg[5]_i_17__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_9__0 
       (.I0(\slv_rdata_reg[5]_i_18__0_n_0 ),
        .I1(\slv_rdata_reg[5]_i_19__0_n_0 ),
        .O(\slv_rdata_reg[5]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[6]_1 ),
        .Q(dac1slv_rdata[6]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[6]_i_10__0 
       (.I0(\slv_rdata_reg[6]_i_20__0_n_0 ),
        .I1(\slv_rdata_reg[6]_i_21__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_14__0 
       (.I0(\slv_rdata[6]_i_22__0_n_0 ),
        .I1(\slv_rdata[6]_i_23__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_15__0 
       (.I0(\slv_rdata[6]_i_24__0_n_0 ),
        .I1(\slv_rdata[6]_i_25__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_16__0 
       (.I0(\slv_rdata[6]_i_26__0_n_0 ),
        .I1(\slv_rdata[6]_i_27__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_17__0 
       (.I0(\slv_rdata[6]_i_28__0_n_0 ),
        .I1(\slv_rdata[6]_i_29__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_18__0 
       (.I0(\slv_rdata[6]_i_30__0_n_0 ),
        .I1(\slv_rdata[6]_i_31__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_19__0 
       (.I0(\slv_rdata[6]_i_32__0_n_0 ),
        .I1(\slv_rdata[6]_i_33__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_20__0 
       (.I0(\slv_rdata[6]_i_34__0_n_0 ),
        .I1(\slv_rdata[6]_i_35__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_21__0 
       (.I0(\slv_rdata[6]_i_36__0_n_0 ),
        .I1(\slv_rdata[6]_i_37__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_21__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[6]_i_7__0 
       (.I0(\slv_rdata_reg[6]_i_14__0_n_0 ),
        .I1(\slv_rdata_reg[6]_i_15__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_8__0 
       (.I0(\slv_rdata_reg[6]_i_16__0_n_0 ),
        .I1(\slv_rdata_reg[6]_i_17__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_9__0 
       (.I0(\slv_rdata_reg[6]_i_18__0_n_0 ),
        .I1(\slv_rdata_reg[6]_i_19__0_n_0 ),
        .O(\slv_rdata_reg[6]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[7]_0 ),
        .Q(dac1slv_rdata[7]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[7]_i_10__0 
       (.I0(\slv_rdata_reg[7]_i_19__0_n_0 ),
        .I1(\slv_rdata_reg[7]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_13__0 
       (.I0(\slv_rdata[7]_i_21__0_n_0 ),
        .I1(\slv_rdata[7]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_14__0 
       (.I0(\slv_rdata[7]_i_23__0_n_0 ),
        .I1(\slv_rdata[7]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_15__0 
       (.I0(\slv_rdata[7]_i_25__0_n_0 ),
        .I1(\slv_rdata[7]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_16__0 
       (.I0(\slv_rdata[7]_i_27__0_n_0 ),
        .I1(\slv_rdata[7]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_17__0 
       (.I0(\slv_rdata[7]_i_29__0_n_0 ),
        .I1(\slv_rdata[7]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_18__0 
       (.I0(\slv_rdata[7]_i_31__0_n_0 ),
        .I1(\slv_rdata[7]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_19__0 
       (.I0(\slv_rdata[7]_i_33__0_n_0 ),
        .I1(\slv_rdata[7]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_19__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_20__0 
       (.I0(\slv_rdata[7]_i_35__0_n_0 ),
        .I1(\slv_rdata[7]_i_36__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_20__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[7]_i_7__0 
       (.I0(\slv_rdata_reg[7]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[7]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_8__0 
       (.I0(\slv_rdata_reg[7]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[7]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_9__0 
       (.I0(\slv_rdata_reg[7]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[7]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[7]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[8]_0 ),
        .Q(dac1slv_rdata[8]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[8]_i_10__0 
       (.I0(\slv_rdata_reg[8]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[8]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_11__0 
       (.I0(\slv_rdata[8]_i_19__0_n_0 ),
        .I1(\slv_rdata[8]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_12__0 
       (.I0(\slv_rdata[8]_i_21__0_n_0 ),
        .I1(\slv_rdata[8]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_13__0 
       (.I0(\slv_rdata[8]_i_23__0_n_0 ),
        .I1(\slv_rdata[8]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_14__0 
       (.I0(\slv_rdata[8]_i_25__0_n_0 ),
        .I1(\slv_rdata[8]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_15__0 
       (.I0(\slv_rdata[8]_i_27__0_n_0 ),
        .I1(\slv_rdata[8]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_16__0 
       (.I0(\slv_rdata[8]_i_29__0_n_0 ),
        .I1(\slv_rdata[8]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_17__0 
       (.I0(\slv_rdata[8]_i_31__0_n_0 ),
        .I1(\slv_rdata[8]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_18__0 
       (.I0(\slv_rdata[8]_i_33__0_n_0 ),
        .I1(\slv_rdata[8]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[8]_i_7__0 
       (.I0(\slv_rdata_reg[8]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[8]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_8__0 
       (.I0(\slv_rdata_reg[8]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[8]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_9__0 
       (.I0(\slv_rdata_reg[8]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[8]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[8]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE \slv_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[9]_1 ),
        .Q(dac1slv_rdata[9]),
        .R(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[9]_i_10__0 
       (.I0(\slv_rdata_reg[9]_i_17__0_n_0 ),
        .I1(\slv_rdata_reg[9]_i_18__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_11__0 
       (.I0(\slv_rdata[9]_i_19__0_n_0 ),
        .I1(\slv_rdata[9]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_11__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_12__0 
       (.I0(\slv_rdata[9]_i_21__0_n_0 ),
        .I1(\slv_rdata[9]_i_22__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_12__0_n_0 ),
        .S(\slv_rdata_reg[9]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_13__0 
       (.I0(\slv_rdata[9]_i_23__0_n_0 ),
        .I1(\slv_rdata[9]_i_24__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_13__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_14__0 
       (.I0(\slv_rdata[9]_i_25__0_n_0 ),
        .I1(\slv_rdata[9]_i_26__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_14__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_15__0 
       (.I0(\slv_rdata[9]_i_27__0_n_0 ),
        .I1(\slv_rdata[9]_i_28__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_15__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_16__0 
       (.I0(\slv_rdata[9]_i_29__0_n_0 ),
        .I1(\slv_rdata[9]_i_30__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_16__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_17__0 
       (.I0(\slv_rdata[9]_i_31__0_n_0 ),
        .I1(\slv_rdata[9]_i_32__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_17__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_18__0 
       (.I0(\slv_rdata[9]_i_33__0_n_0 ),
        .I1(\slv_rdata[9]_i_34__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_1 ));
  MUXF8 \slv_rdata_reg[9]_i_7__0 
       (.I0(\slv_rdata_reg[9]_i_11__0_n_0 ),
        .I1(\slv_rdata_reg[9]_i_12__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_8__0 
       (.I0(\slv_rdata_reg[9]_i_13__0_n_0 ),
        .I1(\slv_rdata_reg[9]_i_14__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_9__0 
       (.I0(\slv_rdata_reg[9]_i_15__0_n_0 ),
        .I1(\slv_rdata_reg[9]_i_16__0_n_0 ),
        .O(\slv_rdata_reg[9]_i_9__0_n_0 ),
        .S(\slv_rdata_reg[15]_0 ));
  FDRE slv_rden_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1slv_rden),
        .Q(slv_rden_r),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(slv_wdata_r_internal[0]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\slv_wdata_r_internal_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(\slv_wdata_r_internal_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[12]),
        .Q(\slv_wdata_r_internal_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[13]),
        .Q(\slv_wdata_r_internal_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[14]),
        .Q(\slv_wdata_r_internal_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[15]),
        .Q(\slv_wdata_r_internal_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(slv_wdata_r_internal[1]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(slv_wdata_r_internal[2]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(slv_wdata_r_internal[3]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(slv_wdata_r_internal[4]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(slv_wdata_r_internal[5]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(slv_wdata_r_internal[6]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\slv_wdata_r_internal_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\slv_wdata_r_internal_reg_n_0_[9] ),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "dac2_rfdac_exdes_ctrl_axi" *) 
module project_1_dac_source_i_0_dac2_rfdac_exdes_ctrl_axi
   (slv_wren_clk2,
    slv_rden_r,
    slv_rden_r_reg_0,
    clk1_ready_pulse_reg,
    \slv_rdata_reg[1]_0 ,
    \slv_rdata_reg[15]_0 ,
    \slv_rdata_reg[2]_0 ,
    \slv_rdata_reg[3]_0 ,
    \slv_rdata_reg[4]_0 ,
    \slv_rdata_reg[5]_0 ,
    \slv_rdata_reg[6]_0 ,
    \slv_rdata_reg[7]_0 ,
    \slv_rdata_reg[8]_0 ,
    \slv_rdata_reg[9]_0 ,
    \slv_rdata_reg[10]_0 ,
    \slv_rdata_reg[11]_0 ,
    dac20_dg_enable_01,
    \slv_addr_reg[3]_rep__1 ,
    \slv_addr_reg[5] ,
    \slv_addr_reg[3]_rep__0 ,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[3]_rep__0_0 ,
    \slv_addr_reg[5]_1 ,
    \slv_addr_reg[3]_rep__0_1 ,
    \slv_addr_reg[5]_2 ,
    \slv_addr_reg[3]_rep__1_0 ,
    \slv_addr_reg[5]_3 ,
    \slv_addr_reg[2]_rep__4 ,
    \slv_addr_reg[5]_4 ,
    \slv_addr_reg[2]_rep__4_0 ,
    \slv_addr_reg[5]_5 ,
    \slv_addr_reg[2]_rep__4_1 ,
    \slv_addr_reg[5]_6 ,
    \slv_addr_reg[2]_rep__4_2 ,
    \slv_addr_reg[5]_7 ,
    \slv_addr_reg[2]_rep__4_3 ,
    \slv_addr_reg[5]_8 ,
    \slv_addr_reg[2]_rep__4_4 ,
    \slv_addr_reg[5]_9 ,
    \slv_addr_reg[2]_rep__4_5 ,
    \slv_addr_reg[5]_10 ,
    \slv_addr_reg[2]_rep__4_6 ,
    \slv_addr_reg[5]_11 ,
    s_axi_aclk,
    p_0_in,
    dac2slv_rden,
    \dac23_dg_mult_control_0_reg[2]_0 ,
    s_axi_aresetn,
    \dac23_dg_q_value_0_reg[15]_0 ,
    \dac23_dg_i_value_0_reg[15]_0 ,
    \dac23_dg_type_0_reg[3]_0 ,
    \dac23_dg_inc_0_reg[6]_0 ,
    \dac22_dg_mult_control_0_reg[2]_0 ,
    \dac22_dg_q_value_0_reg[15]_0 ,
    \dac22_dg_i_value_0_reg[15]_0 ,
    \dac22_dg_control_0_reg[7]_0 ,
    \dac22_dg_type_0_reg[3]_0 ,
    \dac22_dg_inc_0_reg[6]_0 ,
    \dac21_dg_mult_control_0_reg[2]_0 ,
    \dac21_dg_q_value_0_reg[15]_0 ,
    \dac21_dg_i_value_0_reg[15]_0 ,
    \dac21_dg_control_0_reg[7]_0 ,
    \dac21_dg_type_0_reg[3]_0 ,
    \dac21_dg_inc_0_reg[6]_0 ,
    \slv_rdata_reg[2]_1 ,
    \slv_rdata_reg[2]_2 ,
    Q,
    slv_rden_r_0,
    slv_wren_done_pulse,
    \axi_rdata[11]_i_2 ,
    slv_wren_done_pulse_1,
    slv_rden_r_2,
    dac1slv_rdata,
    \dac23_dg_init_12_0_reg[0]_0 ,
    \dac23_dg_init_14_0_reg[0]_0 ,
    \dac23_dg_init_13_0_reg[0]_0 ,
    \dac23_dg_init_11_0_reg[0]_0 ,
    \dac23_dg_init_10_0_reg[0]_0 ,
    \dac23_dg_init_9_0_reg[0]_0 ,
    \dac23_dg_init_8_0_reg[0]_0 ,
    \dac23_dg_init_7_0_reg[0]_0 ,
    \dac23_dg_init_6_0_reg[0]_0 ,
    \dac23_dg_init_5_0_reg[0]_0 ,
    \dac23_dg_init_4_0_reg[0]_0 ,
    \dac23_dg_init_3_0_reg[0]_0 ,
    \dac23_dg_init_2_0_reg[0]_0 ,
    \dac23_dg_init_1_0_reg[0]_0 ,
    \dac23_dg_init_0_0_reg[0]_0 ,
    \dac22_dg_init_15_0_reg[0]_0 ,
    \dac22_dg_init_14_0_reg[0]_0 ,
    \dac22_dg_init_13_0_reg[0]_0 ,
    \dac22_dg_init_12_0_reg[0]_0 ,
    \dac22_dg_init_11_0_reg[0]_0 ,
    \dac22_dg_init_10_0_reg[0]_0 ,
    \dac22_dg_init_9_0_reg[0]_0 ,
    \dac22_dg_init_8_0_reg[0]_0 ,
    \dac22_dg_init_7_0_reg[0]_0 ,
    \dac22_dg_init_6_0_reg[0]_0 ,
    \dac22_dg_init_5_0_reg[0]_0 ,
    \dac22_dg_init_4_0_reg[0]_0 ,
    \dac22_dg_init_3_0_reg[0]_0 ,
    \dac22_dg_init_2_0_reg[0]_0 ,
    \dac22_dg_init_1_0_reg[0]_0 ,
    \dac22_dg_init_0_0_reg[0]_0 ,
    \dac22_dg_enable_0_reg[0]_0 ,
    \dac21_dg_init_14_0_reg[0]_0 ,
    \dac21_dg_init_13_0_reg[0]_0 ,
    \dac21_dg_init_12_0_reg[0]_0 ,
    \dac21_dg_init_11_0_reg[0]_0 ,
    \dac21_dg_init_10_0_reg[0]_0 ,
    \dac21_dg_init_9_0_reg[0]_0 ,
    \dac21_dg_init_8_0_reg[0]_0 ,
    \dac21_dg_init_6_0_reg[0]_0 ,
    \dac21_dg_init_5_0_reg[0]_0 ,
    \dac21_dg_init_4_0_reg[0]_0 ,
    \dac21_dg_init_3_0_reg[0]_0 ,
    \dac21_dg_init_2_0_reg[0]_0 ,
    \dac21_dg_init_1_0_reg[0]_0 ,
    \dac21_dg_init_0_0_reg[0]_0 ,
    \dac21_dg_enable_0_reg[0]_0 ,
    \slv_rdata_reg[13]_0 ,
    \slv_rdata_reg[0]_0 ,
    \slv_rdata_reg[0]_i_5__1_0 ,
    \slv_rdata[15]_i_2__0_0 ,
    \slv_rdata_reg[5]_i_16__1_0 ,
    \slv_rdata_reg[4]_i_18__1_0 ,
    \slv_rdata_reg[6]_1 ,
    \slv_rdata[15]_i_2__0_1 ,
    \slv_rdata_reg[12]_i_15__1_0 ,
    \slv_rdata_reg[15]_1 ,
    \slv_rdata_reg[13]_i_17__1_0 ,
    \slv_rdata_reg[15]_i_12__1_0 ,
    \slv_rdata_reg[15]_i_12__1_1 ,
    s_axi_wvalid,
    dac2axi_map_wready,
    E,
    s_axi_wdata,
    \dac20_dg_enable_0_reg[15]_0 ,
    \dac20_dg_inc_0_reg[0]_0 ,
    \dac20_dg_type_0_reg[0]_0 ,
    \dac20_dg_control_0_reg[0]_0 ,
    \dac20_dg_control_0_reg[0]_1 ,
    \dac20_dg_i_value_0_reg[0]_0 ,
    \dac20_dg_q_value_0_reg[0]_0 ,
    \dac20_dg_mult_control_0_reg[0]_0 ,
    \dac20_dg_init_0_0_reg[15]_0 ,
    \dac20_dg_init_1_0_reg[15]_0 ,
    \dac20_dg_init_2_0_reg[15]_0 ,
    \dac20_dg_init_3_0_reg[15]_0 ,
    \dac20_dg_init_4_0_reg[15]_0 ,
    \dac20_dg_init_5_0_reg[15]_0 ,
    \dac20_dg_init_6_0_reg[15]_0 ,
    \dac20_dg_init_7_0_reg[15]_0 ,
    \dac20_dg_init_8_0_reg[15]_0 ,
    \dac20_dg_init_9_0_reg[15]_0 ,
    \dac20_dg_init_10_0_reg[15]_0 ,
    \dac20_dg_init_11_0_reg[15]_0 ,
    \dac20_dg_init_12_0_reg[15]_0 ,
    \dac20_dg_init_13_0_reg[15]_0 ,
    \dac20_dg_init_14_0_reg[15]_0 ,
    \dac20_dg_init_15_0_reg[15]_0 ,
    \dac21_dg_init_7_0_reg[15]_0 ,
    \dac21_dg_init_15_0_reg[15]_0 ,
    \dac23_dg_enable_0_reg[15]_0 ,
    \dac23_dg_control_0_reg[0]_0 ,
    \dac23_dg_control_0_reg[0]_1 ,
    \dac23_dg_init_15_0_reg[15]_0 ,
    \slv_rdata_reg[15]_2 ,
    \slv_rdata_reg[15]_3 ,
    \slv_rdata_reg[14]_0 ,
    \slv_rdata_reg[13]_1 ,
    \slv_rdata_reg[12]_0 ,
    \slv_rdata_reg[11]_1 ,
    \slv_rdata_reg[10]_1 ,
    \slv_rdata_reg[9]_1 ,
    \slv_rdata_reg[8]_1 ,
    \slv_rdata_reg[7]_1 ,
    \slv_rdata_reg[6]_2 ,
    \slv_rdata_reg[5]_1 ,
    \slv_rdata_reg[4]_1 ,
    \slv_rdata_reg[3]_1 );
  output slv_wren_clk2;
  output slv_rden_r;
  output slv_rden_r_reg_0;
  output clk1_ready_pulse_reg;
  output \slv_rdata_reg[1]_0 ;
  output [4:0]\slv_rdata_reg[15]_0 ;
  output \slv_rdata_reg[2]_0 ;
  output \slv_rdata_reg[3]_0 ;
  output \slv_rdata_reg[4]_0 ;
  output \slv_rdata_reg[5]_0 ;
  output \slv_rdata_reg[6]_0 ;
  output \slv_rdata_reg[7]_0 ;
  output \slv_rdata_reg[8]_0 ;
  output \slv_rdata_reg[9]_0 ;
  output \slv_rdata_reg[10]_0 ;
  output \slv_rdata_reg[11]_0 ;
  output dac20_dg_enable_01;
  output \slv_addr_reg[3]_rep__1 ;
  output \slv_addr_reg[5] ;
  output \slv_addr_reg[3]_rep__0 ;
  output \slv_addr_reg[5]_0 ;
  output \slv_addr_reg[3]_rep__0_0 ;
  output \slv_addr_reg[5]_1 ;
  output \slv_addr_reg[3]_rep__0_1 ;
  output \slv_addr_reg[5]_2 ;
  output \slv_addr_reg[3]_rep__1_0 ;
  output \slv_addr_reg[5]_3 ;
  output \slv_addr_reg[2]_rep__4 ;
  output \slv_addr_reg[5]_4 ;
  output \slv_addr_reg[2]_rep__4_0 ;
  output \slv_addr_reg[5]_5 ;
  output \slv_addr_reg[2]_rep__4_1 ;
  output \slv_addr_reg[5]_6 ;
  output \slv_addr_reg[2]_rep__4_2 ;
  output \slv_addr_reg[5]_7 ;
  output \slv_addr_reg[2]_rep__4_3 ;
  output \slv_addr_reg[5]_8 ;
  output \slv_addr_reg[2]_rep__4_4 ;
  output \slv_addr_reg[5]_9 ;
  output \slv_addr_reg[2]_rep__4_5 ;
  output \slv_addr_reg[5]_10 ;
  output \slv_addr_reg[2]_rep__4_6 ;
  output \slv_addr_reg[5]_11 ;
  input s_axi_aclk;
  input p_0_in;
  input dac2slv_rden;
  input \dac23_dg_mult_control_0_reg[2]_0 ;
  input s_axi_aresetn;
  input \dac23_dg_q_value_0_reg[15]_0 ;
  input \dac23_dg_i_value_0_reg[15]_0 ;
  input \dac23_dg_type_0_reg[3]_0 ;
  input \dac23_dg_inc_0_reg[6]_0 ;
  input \dac22_dg_mult_control_0_reg[2]_0 ;
  input \dac22_dg_q_value_0_reg[15]_0 ;
  input \dac22_dg_i_value_0_reg[15]_0 ;
  input \dac22_dg_control_0_reg[7]_0 ;
  input \dac22_dg_type_0_reg[3]_0 ;
  input \dac22_dg_inc_0_reg[6]_0 ;
  input \dac21_dg_mult_control_0_reg[2]_0 ;
  input \dac21_dg_q_value_0_reg[15]_0 ;
  input \dac21_dg_i_value_0_reg[15]_0 ;
  input \dac21_dg_control_0_reg[7]_0 ;
  input \dac21_dg_type_0_reg[3]_0 ;
  input \dac21_dg_inc_0_reg[6]_0 ;
  input \slv_rdata_reg[2]_1 ;
  input \slv_rdata_reg[2]_2 ;
  input [2:0]Q;
  input slv_rden_r_0;
  input slv_wren_done_pulse;
  input [0:0]\axi_rdata[11]_i_2 ;
  input slv_wren_done_pulse_1;
  input slv_rden_r_2;
  input [10:0]dac1slv_rdata;
  input \dac23_dg_init_12_0_reg[0]_0 ;
  input \dac23_dg_init_14_0_reg[0]_0 ;
  input \dac23_dg_init_13_0_reg[0]_0 ;
  input \dac23_dg_init_11_0_reg[0]_0 ;
  input \dac23_dg_init_10_0_reg[0]_0 ;
  input \dac23_dg_init_9_0_reg[0]_0 ;
  input \dac23_dg_init_8_0_reg[0]_0 ;
  input \dac23_dg_init_7_0_reg[0]_0 ;
  input \dac23_dg_init_6_0_reg[0]_0 ;
  input \dac23_dg_init_5_0_reg[0]_0 ;
  input \dac23_dg_init_4_0_reg[0]_0 ;
  input \dac23_dg_init_3_0_reg[0]_0 ;
  input \dac23_dg_init_2_0_reg[0]_0 ;
  input \dac23_dg_init_1_0_reg[0]_0 ;
  input \dac23_dg_init_0_0_reg[0]_0 ;
  input \dac22_dg_init_15_0_reg[0]_0 ;
  input \dac22_dg_init_14_0_reg[0]_0 ;
  input \dac22_dg_init_13_0_reg[0]_0 ;
  input \dac22_dg_init_12_0_reg[0]_0 ;
  input \dac22_dg_init_11_0_reg[0]_0 ;
  input \dac22_dg_init_10_0_reg[0]_0 ;
  input \dac22_dg_init_9_0_reg[0]_0 ;
  input \dac22_dg_init_8_0_reg[0]_0 ;
  input \dac22_dg_init_7_0_reg[0]_0 ;
  input \dac22_dg_init_6_0_reg[0]_0 ;
  input \dac22_dg_init_5_0_reg[0]_0 ;
  input \dac22_dg_init_4_0_reg[0]_0 ;
  input \dac22_dg_init_3_0_reg[0]_0 ;
  input \dac22_dg_init_2_0_reg[0]_0 ;
  input \dac22_dg_init_1_0_reg[0]_0 ;
  input \dac22_dg_init_0_0_reg[0]_0 ;
  input \dac22_dg_enable_0_reg[0]_0 ;
  input \dac21_dg_init_14_0_reg[0]_0 ;
  input \dac21_dg_init_13_0_reg[0]_0 ;
  input \dac21_dg_init_12_0_reg[0]_0 ;
  input \dac21_dg_init_11_0_reg[0]_0 ;
  input \dac21_dg_init_10_0_reg[0]_0 ;
  input \dac21_dg_init_9_0_reg[0]_0 ;
  input \dac21_dg_init_8_0_reg[0]_0 ;
  input \dac21_dg_init_6_0_reg[0]_0 ;
  input \dac21_dg_init_5_0_reg[0]_0 ;
  input \dac21_dg_init_4_0_reg[0]_0 ;
  input \dac21_dg_init_3_0_reg[0]_0 ;
  input \dac21_dg_init_2_0_reg[0]_0 ;
  input \dac21_dg_init_1_0_reg[0]_0 ;
  input \dac21_dg_init_0_0_reg[0]_0 ;
  input \dac21_dg_enable_0_reg[0]_0 ;
  input \slv_rdata_reg[13]_0 ;
  input \slv_rdata_reg[0]_0 ;
  input \slv_rdata_reg[0]_i_5__1_0 ;
  input \slv_rdata[15]_i_2__0_0 ;
  input \slv_rdata_reg[5]_i_16__1_0 ;
  input \slv_rdata_reg[4]_i_18__1_0 ;
  input \slv_rdata_reg[6]_1 ;
  input \slv_rdata[15]_i_2__0_1 ;
  input \slv_rdata_reg[12]_i_15__1_0 ;
  input \slv_rdata_reg[15]_1 ;
  input \slv_rdata_reg[13]_i_17__1_0 ;
  input \slv_rdata_reg[15]_i_12__1_0 ;
  input \slv_rdata_reg[15]_i_12__1_1 ;
  input s_axi_wvalid;
  input dac2axi_map_wready;
  input [0:0]E;
  input [15:0]s_axi_wdata;
  input [0:0]\dac20_dg_enable_0_reg[15]_0 ;
  input \dac20_dg_inc_0_reg[0]_0 ;
  input \dac20_dg_type_0_reg[0]_0 ;
  input \dac20_dg_control_0_reg[0]_0 ;
  input \dac20_dg_control_0_reg[0]_1 ;
  input [0:0]\dac20_dg_i_value_0_reg[0]_0 ;
  input [0:0]\dac20_dg_q_value_0_reg[0]_0 ;
  input [0:0]\dac20_dg_mult_control_0_reg[0]_0 ;
  input [0:0]\dac20_dg_init_0_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_1_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_2_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_3_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_4_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_5_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_6_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_8_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_9_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_10_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_11_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_12_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_13_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_14_0_reg[15]_0 ;
  input [0:0]\dac20_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac21_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac21_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac23_dg_enable_0_reg[15]_0 ;
  input \dac23_dg_control_0_reg[0]_0 ;
  input \dac23_dg_control_0_reg[0]_1 ;
  input [0:0]\dac23_dg_init_15_0_reg[15]_0 ;
  input \slv_rdata_reg[15]_2 ;
  input \slv_rdata_reg[15]_3 ;
  input \slv_rdata_reg[14]_0 ;
  input \slv_rdata_reg[13]_1 ;
  input \slv_rdata_reg[12]_0 ;
  input \slv_rdata_reg[11]_1 ;
  input \slv_rdata_reg[10]_1 ;
  input \slv_rdata_reg[9]_1 ;
  input \slv_rdata_reg[8]_1 ;
  input \slv_rdata_reg[7]_1 ;
  input \slv_rdata_reg[6]_2 ;
  input \slv_rdata_reg[5]_1 ;
  input \slv_rdata_reg[4]_1 ;
  input \slv_rdata_reg[3]_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]\axi_rdata[11]_i_2 ;
  wire clk1_ready_pulse_reg;
  wire clk2clk_handshake_pulse_gen_i_n_1;
  wire clk2clk_handshake_pulse_gen_i_n_10;
  wire clk2clk_handshake_pulse_gen_i_n_11;
  wire clk2clk_handshake_pulse_gen_i_n_12;
  wire clk2clk_handshake_pulse_gen_i_n_13;
  wire clk2clk_handshake_pulse_gen_i_n_14;
  wire clk2clk_handshake_pulse_gen_i_n_15;
  wire clk2clk_handshake_pulse_gen_i_n_16;
  wire clk2clk_handshake_pulse_gen_i_n_17;
  wire clk2clk_handshake_pulse_gen_i_n_18;
  wire clk2clk_handshake_pulse_gen_i_n_19;
  wire clk2clk_handshake_pulse_gen_i_n_2;
  wire clk2clk_handshake_pulse_gen_i_n_22;
  wire clk2clk_handshake_pulse_gen_i_n_23;
  wire clk2clk_handshake_pulse_gen_i_n_24;
  wire clk2clk_handshake_pulse_gen_i_n_25;
  wire clk2clk_handshake_pulse_gen_i_n_26;
  wire clk2clk_handshake_pulse_gen_i_n_27;
  wire clk2clk_handshake_pulse_gen_i_n_28;
  wire clk2clk_handshake_pulse_gen_i_n_29;
  wire clk2clk_handshake_pulse_gen_i_n_3;
  wire clk2clk_handshake_pulse_gen_i_n_30;
  wire clk2clk_handshake_pulse_gen_i_n_31;
  wire clk2clk_handshake_pulse_gen_i_n_32;
  wire clk2clk_handshake_pulse_gen_i_n_33;
  wire clk2clk_handshake_pulse_gen_i_n_34;
  wire clk2clk_handshake_pulse_gen_i_n_35;
  wire clk2clk_handshake_pulse_gen_i_n_36;
  wire clk2clk_handshake_pulse_gen_i_n_37;
  wire clk2clk_handshake_pulse_gen_i_n_38;
  wire clk2clk_handshake_pulse_gen_i_n_39;
  wire clk2clk_handshake_pulse_gen_i_n_4;
  wire clk2clk_handshake_pulse_gen_i_n_40;
  wire clk2clk_handshake_pulse_gen_i_n_41;
  wire clk2clk_handshake_pulse_gen_i_n_42;
  wire clk2clk_handshake_pulse_gen_i_n_43;
  wire clk2clk_handshake_pulse_gen_i_n_44;
  wire clk2clk_handshake_pulse_gen_i_n_45;
  wire clk2clk_handshake_pulse_gen_i_n_46;
  wire clk2clk_handshake_pulse_gen_i_n_47;
  wire clk2clk_handshake_pulse_gen_i_n_48;
  wire clk2clk_handshake_pulse_gen_i_n_49;
  wire clk2clk_handshake_pulse_gen_i_n_5;
  wire clk2clk_handshake_pulse_gen_i_n_50;
  wire clk2clk_handshake_pulse_gen_i_n_51;
  wire clk2clk_handshake_pulse_gen_i_n_52;
  wire clk2clk_handshake_pulse_gen_i_n_53;
  wire clk2clk_handshake_pulse_gen_i_n_54;
  wire clk2clk_handshake_pulse_gen_i_n_55;
  wire clk2clk_handshake_pulse_gen_i_n_56;
  wire clk2clk_handshake_pulse_gen_i_n_57;
  wire clk2clk_handshake_pulse_gen_i_n_58;
  wire clk2clk_handshake_pulse_gen_i_n_59;
  wire clk2clk_handshake_pulse_gen_i_n_6;
  wire clk2clk_handshake_pulse_gen_i_n_60;
  wire clk2clk_handshake_pulse_gen_i_n_61;
  wire clk2clk_handshake_pulse_gen_i_n_62;
  wire clk2clk_handshake_pulse_gen_i_n_63;
  wire clk2clk_handshake_pulse_gen_i_n_64;
  wire clk2clk_handshake_pulse_gen_i_n_65;
  wire clk2clk_handshake_pulse_gen_i_n_66;
  wire clk2clk_handshake_pulse_gen_i_n_67;
  wire clk2clk_handshake_pulse_gen_i_n_68;
  wire clk2clk_handshake_pulse_gen_i_n_7;
  wire clk2clk_handshake_pulse_gen_i_n_70;
  wire clk2clk_handshake_pulse_gen_i_n_8;
  wire clk2clk_handshake_pulse_gen_i_n_9;
  wire [10:0]dac1slv_rdata;
  wire \dac20_dg_control_0[7]_i_1_n_0 ;
  wire \dac20_dg_control_0_reg[0]_0 ;
  wire \dac20_dg_control_0_reg[0]_1 ;
  wire \dac20_dg_control_0_reg_n_0_[0] ;
  wire \dac20_dg_control_0_reg_n_0_[1] ;
  wire \dac20_dg_control_0_reg_n_0_[2] ;
  wire \dac20_dg_control_0_reg_n_0_[3] ;
  wire \dac20_dg_control_0_reg_n_0_[4] ;
  wire \dac20_dg_control_0_reg_n_0_[5] ;
  wire \dac20_dg_control_0_reg_n_0_[6] ;
  wire \dac20_dg_control_0_reg_n_0_[7] ;
  wire dac20_dg_enable_01;
  wire [0:0]\dac20_dg_enable_0_reg[15]_0 ;
  wire \dac20_dg_enable_0_reg_n_0_[0] ;
  wire \dac20_dg_enable_0_reg_n_0_[10] ;
  wire \dac20_dg_enable_0_reg_n_0_[11] ;
  wire \dac20_dg_enable_0_reg_n_0_[12] ;
  wire \dac20_dg_enable_0_reg_n_0_[13] ;
  wire \dac20_dg_enable_0_reg_n_0_[14] ;
  wire \dac20_dg_enable_0_reg_n_0_[15] ;
  wire \dac20_dg_enable_0_reg_n_0_[1] ;
  wire \dac20_dg_enable_0_reg_n_0_[2] ;
  wire \dac20_dg_enable_0_reg_n_0_[3] ;
  wire \dac20_dg_enable_0_reg_n_0_[4] ;
  wire \dac20_dg_enable_0_reg_n_0_[5] ;
  wire \dac20_dg_enable_0_reg_n_0_[6] ;
  wire \dac20_dg_enable_0_reg_n_0_[7] ;
  wire \dac20_dg_enable_0_reg_n_0_[8] ;
  wire \dac20_dg_enable_0_reg_n_0_[9] ;
  wire \dac20_dg_i_value_0[10]_i_1_n_0 ;
  wire \dac20_dg_i_value_0[11]_i_1_n_0 ;
  wire \dac20_dg_i_value_0[12]_i_1_n_0 ;
  wire \dac20_dg_i_value_0[13]_i_1_n_0 ;
  wire \dac20_dg_i_value_0[14]_i_1_n_0 ;
  wire \dac20_dg_i_value_0[15]_i_2_n_0 ;
  wire \dac20_dg_i_value_0[7]_i_1_n_0 ;
  wire \dac20_dg_i_value_0[8]_i_1_n_0 ;
  wire \dac20_dg_i_value_0[9]_i_1_n_0 ;
  wire [0:0]\dac20_dg_i_value_0_reg[0]_0 ;
  wire \dac20_dg_i_value_0_reg_n_0_[0] ;
  wire \dac20_dg_i_value_0_reg_n_0_[10] ;
  wire \dac20_dg_i_value_0_reg_n_0_[11] ;
  wire \dac20_dg_i_value_0_reg_n_0_[12] ;
  wire \dac20_dg_i_value_0_reg_n_0_[13] ;
  wire \dac20_dg_i_value_0_reg_n_0_[14] ;
  wire \dac20_dg_i_value_0_reg_n_0_[15] ;
  wire \dac20_dg_i_value_0_reg_n_0_[1] ;
  wire \dac20_dg_i_value_0_reg_n_0_[2] ;
  wire \dac20_dg_i_value_0_reg_n_0_[3] ;
  wire \dac20_dg_i_value_0_reg_n_0_[4] ;
  wire \dac20_dg_i_value_0_reg_n_0_[5] ;
  wire \dac20_dg_i_value_0_reg_n_0_[6] ;
  wire \dac20_dg_i_value_0_reg_n_0_[7] ;
  wire \dac20_dg_i_value_0_reg_n_0_[8] ;
  wire \dac20_dg_i_value_0_reg_n_0_[9] ;
  wire \dac20_dg_inc_0_reg[0]_0 ;
  wire \dac20_dg_inc_0_reg_n_0_[0] ;
  wire \dac20_dg_inc_0_reg_n_0_[1] ;
  wire \dac20_dg_inc_0_reg_n_0_[2] ;
  wire \dac20_dg_inc_0_reg_n_0_[3] ;
  wire \dac20_dg_inc_0_reg_n_0_[4] ;
  wire \dac20_dg_inc_0_reg_n_0_[5] ;
  wire \dac20_dg_inc_0_reg_n_0_[6] ;
  wire [0:0]\dac20_dg_init_0_0_reg[15]_0 ;
  wire \dac20_dg_init_0_0_reg_n_0_[0] ;
  wire \dac20_dg_init_0_0_reg_n_0_[10] ;
  wire \dac20_dg_init_0_0_reg_n_0_[11] ;
  wire \dac20_dg_init_0_0_reg_n_0_[12] ;
  wire \dac20_dg_init_0_0_reg_n_0_[13] ;
  wire \dac20_dg_init_0_0_reg_n_0_[14] ;
  wire \dac20_dg_init_0_0_reg_n_0_[15] ;
  wire \dac20_dg_init_0_0_reg_n_0_[1] ;
  wire \dac20_dg_init_0_0_reg_n_0_[2] ;
  wire \dac20_dg_init_0_0_reg_n_0_[3] ;
  wire \dac20_dg_init_0_0_reg_n_0_[4] ;
  wire \dac20_dg_init_0_0_reg_n_0_[5] ;
  wire \dac20_dg_init_0_0_reg_n_0_[6] ;
  wire \dac20_dg_init_0_0_reg_n_0_[7] ;
  wire \dac20_dg_init_0_0_reg_n_0_[8] ;
  wire \dac20_dg_init_0_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_10_0_reg[15]_0 ;
  wire \dac20_dg_init_10_0_reg_n_0_[0] ;
  wire \dac20_dg_init_10_0_reg_n_0_[10] ;
  wire \dac20_dg_init_10_0_reg_n_0_[11] ;
  wire \dac20_dg_init_10_0_reg_n_0_[12] ;
  wire \dac20_dg_init_10_0_reg_n_0_[13] ;
  wire \dac20_dg_init_10_0_reg_n_0_[14] ;
  wire \dac20_dg_init_10_0_reg_n_0_[15] ;
  wire \dac20_dg_init_10_0_reg_n_0_[1] ;
  wire \dac20_dg_init_10_0_reg_n_0_[2] ;
  wire \dac20_dg_init_10_0_reg_n_0_[3] ;
  wire \dac20_dg_init_10_0_reg_n_0_[4] ;
  wire \dac20_dg_init_10_0_reg_n_0_[5] ;
  wire \dac20_dg_init_10_0_reg_n_0_[6] ;
  wire \dac20_dg_init_10_0_reg_n_0_[7] ;
  wire \dac20_dg_init_10_0_reg_n_0_[8] ;
  wire \dac20_dg_init_10_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_11_0_reg[15]_0 ;
  wire \dac20_dg_init_11_0_reg_n_0_[0] ;
  wire \dac20_dg_init_11_0_reg_n_0_[10] ;
  wire \dac20_dg_init_11_0_reg_n_0_[11] ;
  wire \dac20_dg_init_11_0_reg_n_0_[12] ;
  wire \dac20_dg_init_11_0_reg_n_0_[13] ;
  wire \dac20_dg_init_11_0_reg_n_0_[14] ;
  wire \dac20_dg_init_11_0_reg_n_0_[15] ;
  wire \dac20_dg_init_11_0_reg_n_0_[1] ;
  wire \dac20_dg_init_11_0_reg_n_0_[2] ;
  wire \dac20_dg_init_11_0_reg_n_0_[3] ;
  wire \dac20_dg_init_11_0_reg_n_0_[4] ;
  wire \dac20_dg_init_11_0_reg_n_0_[5] ;
  wire \dac20_dg_init_11_0_reg_n_0_[6] ;
  wire \dac20_dg_init_11_0_reg_n_0_[7] ;
  wire \dac20_dg_init_11_0_reg_n_0_[8] ;
  wire \dac20_dg_init_11_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_12_0_reg[15]_0 ;
  wire \dac20_dg_init_12_0_reg_n_0_[0] ;
  wire \dac20_dg_init_12_0_reg_n_0_[10] ;
  wire \dac20_dg_init_12_0_reg_n_0_[11] ;
  wire \dac20_dg_init_12_0_reg_n_0_[12] ;
  wire \dac20_dg_init_12_0_reg_n_0_[13] ;
  wire \dac20_dg_init_12_0_reg_n_0_[14] ;
  wire \dac20_dg_init_12_0_reg_n_0_[15] ;
  wire \dac20_dg_init_12_0_reg_n_0_[1] ;
  wire \dac20_dg_init_12_0_reg_n_0_[2] ;
  wire \dac20_dg_init_12_0_reg_n_0_[3] ;
  wire \dac20_dg_init_12_0_reg_n_0_[4] ;
  wire \dac20_dg_init_12_0_reg_n_0_[5] ;
  wire \dac20_dg_init_12_0_reg_n_0_[6] ;
  wire \dac20_dg_init_12_0_reg_n_0_[7] ;
  wire \dac20_dg_init_12_0_reg_n_0_[8] ;
  wire \dac20_dg_init_12_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_13_0_reg[15]_0 ;
  wire \dac20_dg_init_13_0_reg_n_0_[0] ;
  wire \dac20_dg_init_13_0_reg_n_0_[10] ;
  wire \dac20_dg_init_13_0_reg_n_0_[11] ;
  wire \dac20_dg_init_13_0_reg_n_0_[12] ;
  wire \dac20_dg_init_13_0_reg_n_0_[13] ;
  wire \dac20_dg_init_13_0_reg_n_0_[14] ;
  wire \dac20_dg_init_13_0_reg_n_0_[15] ;
  wire \dac20_dg_init_13_0_reg_n_0_[1] ;
  wire \dac20_dg_init_13_0_reg_n_0_[2] ;
  wire \dac20_dg_init_13_0_reg_n_0_[3] ;
  wire \dac20_dg_init_13_0_reg_n_0_[4] ;
  wire \dac20_dg_init_13_0_reg_n_0_[5] ;
  wire \dac20_dg_init_13_0_reg_n_0_[6] ;
  wire \dac20_dg_init_13_0_reg_n_0_[7] ;
  wire \dac20_dg_init_13_0_reg_n_0_[8] ;
  wire \dac20_dg_init_13_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_14_0_reg[15]_0 ;
  wire \dac20_dg_init_14_0_reg_n_0_[0] ;
  wire \dac20_dg_init_14_0_reg_n_0_[10] ;
  wire \dac20_dg_init_14_0_reg_n_0_[11] ;
  wire \dac20_dg_init_14_0_reg_n_0_[12] ;
  wire \dac20_dg_init_14_0_reg_n_0_[13] ;
  wire \dac20_dg_init_14_0_reg_n_0_[14] ;
  wire \dac20_dg_init_14_0_reg_n_0_[15] ;
  wire \dac20_dg_init_14_0_reg_n_0_[1] ;
  wire \dac20_dg_init_14_0_reg_n_0_[2] ;
  wire \dac20_dg_init_14_0_reg_n_0_[3] ;
  wire \dac20_dg_init_14_0_reg_n_0_[4] ;
  wire \dac20_dg_init_14_0_reg_n_0_[5] ;
  wire \dac20_dg_init_14_0_reg_n_0_[6] ;
  wire \dac20_dg_init_14_0_reg_n_0_[7] ;
  wire \dac20_dg_init_14_0_reg_n_0_[8] ;
  wire \dac20_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_15_0_reg[15]_0 ;
  wire \dac20_dg_init_15_0_reg_n_0_[0] ;
  wire \dac20_dg_init_15_0_reg_n_0_[10] ;
  wire \dac20_dg_init_15_0_reg_n_0_[11] ;
  wire \dac20_dg_init_15_0_reg_n_0_[12] ;
  wire \dac20_dg_init_15_0_reg_n_0_[13] ;
  wire \dac20_dg_init_15_0_reg_n_0_[14] ;
  wire \dac20_dg_init_15_0_reg_n_0_[15] ;
  wire \dac20_dg_init_15_0_reg_n_0_[1] ;
  wire \dac20_dg_init_15_0_reg_n_0_[2] ;
  wire \dac20_dg_init_15_0_reg_n_0_[3] ;
  wire \dac20_dg_init_15_0_reg_n_0_[4] ;
  wire \dac20_dg_init_15_0_reg_n_0_[5] ;
  wire \dac20_dg_init_15_0_reg_n_0_[6] ;
  wire \dac20_dg_init_15_0_reg_n_0_[7] ;
  wire \dac20_dg_init_15_0_reg_n_0_[8] ;
  wire \dac20_dg_init_15_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_1_0_reg[15]_0 ;
  wire \dac20_dg_init_1_0_reg_n_0_[0] ;
  wire \dac20_dg_init_1_0_reg_n_0_[10] ;
  wire \dac20_dg_init_1_0_reg_n_0_[11] ;
  wire \dac20_dg_init_1_0_reg_n_0_[12] ;
  wire \dac20_dg_init_1_0_reg_n_0_[13] ;
  wire \dac20_dg_init_1_0_reg_n_0_[14] ;
  wire \dac20_dg_init_1_0_reg_n_0_[15] ;
  wire \dac20_dg_init_1_0_reg_n_0_[1] ;
  wire \dac20_dg_init_1_0_reg_n_0_[2] ;
  wire \dac20_dg_init_1_0_reg_n_0_[3] ;
  wire \dac20_dg_init_1_0_reg_n_0_[4] ;
  wire \dac20_dg_init_1_0_reg_n_0_[5] ;
  wire \dac20_dg_init_1_0_reg_n_0_[6] ;
  wire \dac20_dg_init_1_0_reg_n_0_[7] ;
  wire \dac20_dg_init_1_0_reg_n_0_[8] ;
  wire \dac20_dg_init_1_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_2_0_reg[15]_0 ;
  wire \dac20_dg_init_2_0_reg_n_0_[0] ;
  wire \dac20_dg_init_2_0_reg_n_0_[10] ;
  wire \dac20_dg_init_2_0_reg_n_0_[11] ;
  wire \dac20_dg_init_2_0_reg_n_0_[12] ;
  wire \dac20_dg_init_2_0_reg_n_0_[13] ;
  wire \dac20_dg_init_2_0_reg_n_0_[14] ;
  wire \dac20_dg_init_2_0_reg_n_0_[15] ;
  wire \dac20_dg_init_2_0_reg_n_0_[1] ;
  wire \dac20_dg_init_2_0_reg_n_0_[2] ;
  wire \dac20_dg_init_2_0_reg_n_0_[3] ;
  wire \dac20_dg_init_2_0_reg_n_0_[4] ;
  wire \dac20_dg_init_2_0_reg_n_0_[5] ;
  wire \dac20_dg_init_2_0_reg_n_0_[6] ;
  wire \dac20_dg_init_2_0_reg_n_0_[7] ;
  wire \dac20_dg_init_2_0_reg_n_0_[8] ;
  wire \dac20_dg_init_2_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_3_0_reg[15]_0 ;
  wire \dac20_dg_init_3_0_reg_n_0_[0] ;
  wire \dac20_dg_init_3_0_reg_n_0_[10] ;
  wire \dac20_dg_init_3_0_reg_n_0_[11] ;
  wire \dac20_dg_init_3_0_reg_n_0_[12] ;
  wire \dac20_dg_init_3_0_reg_n_0_[13] ;
  wire \dac20_dg_init_3_0_reg_n_0_[14] ;
  wire \dac20_dg_init_3_0_reg_n_0_[15] ;
  wire \dac20_dg_init_3_0_reg_n_0_[1] ;
  wire \dac20_dg_init_3_0_reg_n_0_[2] ;
  wire \dac20_dg_init_3_0_reg_n_0_[3] ;
  wire \dac20_dg_init_3_0_reg_n_0_[4] ;
  wire \dac20_dg_init_3_0_reg_n_0_[5] ;
  wire \dac20_dg_init_3_0_reg_n_0_[6] ;
  wire \dac20_dg_init_3_0_reg_n_0_[7] ;
  wire \dac20_dg_init_3_0_reg_n_0_[8] ;
  wire \dac20_dg_init_3_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_4_0_reg[15]_0 ;
  wire \dac20_dg_init_4_0_reg_n_0_[0] ;
  wire \dac20_dg_init_4_0_reg_n_0_[10] ;
  wire \dac20_dg_init_4_0_reg_n_0_[11] ;
  wire \dac20_dg_init_4_0_reg_n_0_[12] ;
  wire \dac20_dg_init_4_0_reg_n_0_[13] ;
  wire \dac20_dg_init_4_0_reg_n_0_[14] ;
  wire \dac20_dg_init_4_0_reg_n_0_[15] ;
  wire \dac20_dg_init_4_0_reg_n_0_[1] ;
  wire \dac20_dg_init_4_0_reg_n_0_[2] ;
  wire \dac20_dg_init_4_0_reg_n_0_[3] ;
  wire \dac20_dg_init_4_0_reg_n_0_[4] ;
  wire \dac20_dg_init_4_0_reg_n_0_[5] ;
  wire \dac20_dg_init_4_0_reg_n_0_[6] ;
  wire \dac20_dg_init_4_0_reg_n_0_[7] ;
  wire \dac20_dg_init_4_0_reg_n_0_[8] ;
  wire \dac20_dg_init_4_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_5_0_reg[15]_0 ;
  wire \dac20_dg_init_5_0_reg_n_0_[0] ;
  wire \dac20_dg_init_5_0_reg_n_0_[10] ;
  wire \dac20_dg_init_5_0_reg_n_0_[11] ;
  wire \dac20_dg_init_5_0_reg_n_0_[12] ;
  wire \dac20_dg_init_5_0_reg_n_0_[13] ;
  wire \dac20_dg_init_5_0_reg_n_0_[14] ;
  wire \dac20_dg_init_5_0_reg_n_0_[15] ;
  wire \dac20_dg_init_5_0_reg_n_0_[1] ;
  wire \dac20_dg_init_5_0_reg_n_0_[2] ;
  wire \dac20_dg_init_5_0_reg_n_0_[3] ;
  wire \dac20_dg_init_5_0_reg_n_0_[4] ;
  wire \dac20_dg_init_5_0_reg_n_0_[5] ;
  wire \dac20_dg_init_5_0_reg_n_0_[6] ;
  wire \dac20_dg_init_5_0_reg_n_0_[7] ;
  wire \dac20_dg_init_5_0_reg_n_0_[8] ;
  wire \dac20_dg_init_5_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_6_0_reg[15]_0 ;
  wire \dac20_dg_init_6_0_reg_n_0_[0] ;
  wire \dac20_dg_init_6_0_reg_n_0_[10] ;
  wire \dac20_dg_init_6_0_reg_n_0_[11] ;
  wire \dac20_dg_init_6_0_reg_n_0_[12] ;
  wire \dac20_dg_init_6_0_reg_n_0_[13] ;
  wire \dac20_dg_init_6_0_reg_n_0_[14] ;
  wire \dac20_dg_init_6_0_reg_n_0_[15] ;
  wire \dac20_dg_init_6_0_reg_n_0_[1] ;
  wire \dac20_dg_init_6_0_reg_n_0_[2] ;
  wire \dac20_dg_init_6_0_reg_n_0_[3] ;
  wire \dac20_dg_init_6_0_reg_n_0_[4] ;
  wire \dac20_dg_init_6_0_reg_n_0_[5] ;
  wire \dac20_dg_init_6_0_reg_n_0_[6] ;
  wire \dac20_dg_init_6_0_reg_n_0_[7] ;
  wire \dac20_dg_init_6_0_reg_n_0_[8] ;
  wire \dac20_dg_init_6_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_7_0_reg[15]_0 ;
  wire \dac20_dg_init_7_0_reg_n_0_[0] ;
  wire \dac20_dg_init_7_0_reg_n_0_[10] ;
  wire \dac20_dg_init_7_0_reg_n_0_[11] ;
  wire \dac20_dg_init_7_0_reg_n_0_[12] ;
  wire \dac20_dg_init_7_0_reg_n_0_[13] ;
  wire \dac20_dg_init_7_0_reg_n_0_[14] ;
  wire \dac20_dg_init_7_0_reg_n_0_[15] ;
  wire \dac20_dg_init_7_0_reg_n_0_[1] ;
  wire \dac20_dg_init_7_0_reg_n_0_[2] ;
  wire \dac20_dg_init_7_0_reg_n_0_[3] ;
  wire \dac20_dg_init_7_0_reg_n_0_[4] ;
  wire \dac20_dg_init_7_0_reg_n_0_[5] ;
  wire \dac20_dg_init_7_0_reg_n_0_[6] ;
  wire \dac20_dg_init_7_0_reg_n_0_[7] ;
  wire \dac20_dg_init_7_0_reg_n_0_[8] ;
  wire \dac20_dg_init_7_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_8_0_reg[15]_0 ;
  wire \dac20_dg_init_8_0_reg_n_0_[0] ;
  wire \dac20_dg_init_8_0_reg_n_0_[10] ;
  wire \dac20_dg_init_8_0_reg_n_0_[11] ;
  wire \dac20_dg_init_8_0_reg_n_0_[12] ;
  wire \dac20_dg_init_8_0_reg_n_0_[13] ;
  wire \dac20_dg_init_8_0_reg_n_0_[14] ;
  wire \dac20_dg_init_8_0_reg_n_0_[15] ;
  wire \dac20_dg_init_8_0_reg_n_0_[1] ;
  wire \dac20_dg_init_8_0_reg_n_0_[2] ;
  wire \dac20_dg_init_8_0_reg_n_0_[3] ;
  wire \dac20_dg_init_8_0_reg_n_0_[4] ;
  wire \dac20_dg_init_8_0_reg_n_0_[5] ;
  wire \dac20_dg_init_8_0_reg_n_0_[6] ;
  wire \dac20_dg_init_8_0_reg_n_0_[7] ;
  wire \dac20_dg_init_8_0_reg_n_0_[8] ;
  wire \dac20_dg_init_8_0_reg_n_0_[9] ;
  wire [0:0]\dac20_dg_init_9_0_reg[15]_0 ;
  wire \dac20_dg_init_9_0_reg_n_0_[0] ;
  wire \dac20_dg_init_9_0_reg_n_0_[10] ;
  wire \dac20_dg_init_9_0_reg_n_0_[11] ;
  wire \dac20_dg_init_9_0_reg_n_0_[12] ;
  wire \dac20_dg_init_9_0_reg_n_0_[13] ;
  wire \dac20_dg_init_9_0_reg_n_0_[14] ;
  wire \dac20_dg_init_9_0_reg_n_0_[15] ;
  wire \dac20_dg_init_9_0_reg_n_0_[1] ;
  wire \dac20_dg_init_9_0_reg_n_0_[2] ;
  wire \dac20_dg_init_9_0_reg_n_0_[3] ;
  wire \dac20_dg_init_9_0_reg_n_0_[4] ;
  wire \dac20_dg_init_9_0_reg_n_0_[5] ;
  wire \dac20_dg_init_9_0_reg_n_0_[6] ;
  wire \dac20_dg_init_9_0_reg_n_0_[7] ;
  wire \dac20_dg_init_9_0_reg_n_0_[8] ;
  wire \dac20_dg_init_9_0_reg_n_0_[9] ;
  wire \dac20_dg_mult_control_0[0]_i_1_n_0 ;
  wire \dac20_dg_mult_control_0[1]_i_1_n_0 ;
  wire \dac20_dg_mult_control_0[2]_i_2_n_0 ;
  wire [0:0]\dac20_dg_mult_control_0_reg[0]_0 ;
  wire \dac20_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac20_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac20_dg_mult_control_0_reg_n_0_[2] ;
  wire [0:0]\dac20_dg_q_value_0_reg[0]_0 ;
  wire \dac20_dg_q_value_0_reg_n_0_[0] ;
  wire \dac20_dg_q_value_0_reg_n_0_[10] ;
  wire \dac20_dg_q_value_0_reg_n_0_[11] ;
  wire \dac20_dg_q_value_0_reg_n_0_[12] ;
  wire \dac20_dg_q_value_0_reg_n_0_[13] ;
  wire \dac20_dg_q_value_0_reg_n_0_[14] ;
  wire \dac20_dg_q_value_0_reg_n_0_[15] ;
  wire \dac20_dg_q_value_0_reg_n_0_[1] ;
  wire \dac20_dg_q_value_0_reg_n_0_[2] ;
  wire \dac20_dg_q_value_0_reg_n_0_[3] ;
  wire \dac20_dg_q_value_0_reg_n_0_[4] ;
  wire \dac20_dg_q_value_0_reg_n_0_[5] ;
  wire \dac20_dg_q_value_0_reg_n_0_[6] ;
  wire \dac20_dg_q_value_0_reg_n_0_[7] ;
  wire \dac20_dg_q_value_0_reg_n_0_[8] ;
  wire \dac20_dg_q_value_0_reg_n_0_[9] ;
  wire \dac20_dg_type_0_reg[0]_0 ;
  wire \dac20_dg_type_0_reg_n_0_[0] ;
  wire \dac20_dg_type_0_reg_n_0_[1] ;
  wire \dac20_dg_type_0_reg_n_0_[2] ;
  wire \dac20_dg_type_0_reg_n_0_[3] ;
  wire \dac21_dg_control_0_reg[7]_0 ;
  wire \dac21_dg_control_0_reg_n_0_[0] ;
  wire \dac21_dg_control_0_reg_n_0_[1] ;
  wire \dac21_dg_control_0_reg_n_0_[2] ;
  wire \dac21_dg_control_0_reg_n_0_[3] ;
  wire \dac21_dg_control_0_reg_n_0_[4] ;
  wire \dac21_dg_control_0_reg_n_0_[5] ;
  wire \dac21_dg_control_0_reg_n_0_[6] ;
  wire \dac21_dg_control_0_reg_n_0_[7] ;
  wire \dac21_dg_enable_0_reg[0]_0 ;
  wire \dac21_dg_enable_0_reg_n_0_[0] ;
  wire \dac21_dg_enable_0_reg_n_0_[10] ;
  wire \dac21_dg_enable_0_reg_n_0_[11] ;
  wire \dac21_dg_enable_0_reg_n_0_[12] ;
  wire \dac21_dg_enable_0_reg_n_0_[13] ;
  wire \dac21_dg_enable_0_reg_n_0_[14] ;
  wire \dac21_dg_enable_0_reg_n_0_[15] ;
  wire \dac21_dg_enable_0_reg_n_0_[1] ;
  wire \dac21_dg_enable_0_reg_n_0_[2] ;
  wire \dac21_dg_enable_0_reg_n_0_[3] ;
  wire \dac21_dg_enable_0_reg_n_0_[4] ;
  wire \dac21_dg_enable_0_reg_n_0_[5] ;
  wire \dac21_dg_enable_0_reg_n_0_[6] ;
  wire \dac21_dg_enable_0_reg_n_0_[7] ;
  wire \dac21_dg_enable_0_reg_n_0_[8] ;
  wire \dac21_dg_enable_0_reg_n_0_[9] ;
  wire \dac21_dg_i_value_0_reg[15]_0 ;
  wire \dac21_dg_i_value_0_reg_n_0_[0] ;
  wire \dac21_dg_i_value_0_reg_n_0_[10] ;
  wire \dac21_dg_i_value_0_reg_n_0_[11] ;
  wire \dac21_dg_i_value_0_reg_n_0_[12] ;
  wire \dac21_dg_i_value_0_reg_n_0_[13] ;
  wire \dac21_dg_i_value_0_reg_n_0_[14] ;
  wire \dac21_dg_i_value_0_reg_n_0_[15] ;
  wire \dac21_dg_i_value_0_reg_n_0_[1] ;
  wire \dac21_dg_i_value_0_reg_n_0_[2] ;
  wire \dac21_dg_i_value_0_reg_n_0_[3] ;
  wire \dac21_dg_i_value_0_reg_n_0_[4] ;
  wire \dac21_dg_i_value_0_reg_n_0_[5] ;
  wire \dac21_dg_i_value_0_reg_n_0_[6] ;
  wire \dac21_dg_i_value_0_reg_n_0_[7] ;
  wire \dac21_dg_i_value_0_reg_n_0_[8] ;
  wire \dac21_dg_i_value_0_reg_n_0_[9] ;
  wire \dac21_dg_inc_0_reg[6]_0 ;
  wire \dac21_dg_inc_0_reg_n_0_[0] ;
  wire \dac21_dg_inc_0_reg_n_0_[1] ;
  wire \dac21_dg_inc_0_reg_n_0_[2] ;
  wire \dac21_dg_inc_0_reg_n_0_[3] ;
  wire \dac21_dg_inc_0_reg_n_0_[4] ;
  wire \dac21_dg_inc_0_reg_n_0_[5] ;
  wire \dac21_dg_inc_0_reg_n_0_[6] ;
  wire \dac21_dg_init_0_0_reg[0]_0 ;
  wire \dac21_dg_init_0_0_reg_n_0_[0] ;
  wire \dac21_dg_init_0_0_reg_n_0_[10] ;
  wire \dac21_dg_init_0_0_reg_n_0_[11] ;
  wire \dac21_dg_init_0_0_reg_n_0_[12] ;
  wire \dac21_dg_init_0_0_reg_n_0_[13] ;
  wire \dac21_dg_init_0_0_reg_n_0_[14] ;
  wire \dac21_dg_init_0_0_reg_n_0_[15] ;
  wire \dac21_dg_init_0_0_reg_n_0_[1] ;
  wire \dac21_dg_init_0_0_reg_n_0_[2] ;
  wire \dac21_dg_init_0_0_reg_n_0_[3] ;
  wire \dac21_dg_init_0_0_reg_n_0_[4] ;
  wire \dac21_dg_init_0_0_reg_n_0_[5] ;
  wire \dac21_dg_init_0_0_reg_n_0_[6] ;
  wire \dac21_dg_init_0_0_reg_n_0_[7] ;
  wire \dac21_dg_init_0_0_reg_n_0_[8] ;
  wire \dac21_dg_init_0_0_reg_n_0_[9] ;
  wire \dac21_dg_init_10_0_reg[0]_0 ;
  wire \dac21_dg_init_10_0_reg_n_0_[0] ;
  wire \dac21_dg_init_10_0_reg_n_0_[10] ;
  wire \dac21_dg_init_10_0_reg_n_0_[11] ;
  wire \dac21_dg_init_10_0_reg_n_0_[12] ;
  wire \dac21_dg_init_10_0_reg_n_0_[13] ;
  wire \dac21_dg_init_10_0_reg_n_0_[14] ;
  wire \dac21_dg_init_10_0_reg_n_0_[15] ;
  wire \dac21_dg_init_10_0_reg_n_0_[1] ;
  wire \dac21_dg_init_10_0_reg_n_0_[2] ;
  wire \dac21_dg_init_10_0_reg_n_0_[3] ;
  wire \dac21_dg_init_10_0_reg_n_0_[4] ;
  wire \dac21_dg_init_10_0_reg_n_0_[5] ;
  wire \dac21_dg_init_10_0_reg_n_0_[6] ;
  wire \dac21_dg_init_10_0_reg_n_0_[7] ;
  wire \dac21_dg_init_10_0_reg_n_0_[8] ;
  wire \dac21_dg_init_10_0_reg_n_0_[9] ;
  wire \dac21_dg_init_11_0_reg[0]_0 ;
  wire \dac21_dg_init_11_0_reg_n_0_[0] ;
  wire \dac21_dg_init_11_0_reg_n_0_[10] ;
  wire \dac21_dg_init_11_0_reg_n_0_[11] ;
  wire \dac21_dg_init_11_0_reg_n_0_[12] ;
  wire \dac21_dg_init_11_0_reg_n_0_[13] ;
  wire \dac21_dg_init_11_0_reg_n_0_[14] ;
  wire \dac21_dg_init_11_0_reg_n_0_[15] ;
  wire \dac21_dg_init_11_0_reg_n_0_[1] ;
  wire \dac21_dg_init_11_0_reg_n_0_[2] ;
  wire \dac21_dg_init_11_0_reg_n_0_[3] ;
  wire \dac21_dg_init_11_0_reg_n_0_[4] ;
  wire \dac21_dg_init_11_0_reg_n_0_[5] ;
  wire \dac21_dg_init_11_0_reg_n_0_[6] ;
  wire \dac21_dg_init_11_0_reg_n_0_[7] ;
  wire \dac21_dg_init_11_0_reg_n_0_[8] ;
  wire \dac21_dg_init_11_0_reg_n_0_[9] ;
  wire \dac21_dg_init_12_0_reg[0]_0 ;
  wire \dac21_dg_init_12_0_reg_n_0_[0] ;
  wire \dac21_dg_init_12_0_reg_n_0_[10] ;
  wire \dac21_dg_init_12_0_reg_n_0_[11] ;
  wire \dac21_dg_init_12_0_reg_n_0_[12] ;
  wire \dac21_dg_init_12_0_reg_n_0_[13] ;
  wire \dac21_dg_init_12_0_reg_n_0_[14] ;
  wire \dac21_dg_init_12_0_reg_n_0_[15] ;
  wire \dac21_dg_init_12_0_reg_n_0_[1] ;
  wire \dac21_dg_init_12_0_reg_n_0_[2] ;
  wire \dac21_dg_init_12_0_reg_n_0_[3] ;
  wire \dac21_dg_init_12_0_reg_n_0_[4] ;
  wire \dac21_dg_init_12_0_reg_n_0_[5] ;
  wire \dac21_dg_init_12_0_reg_n_0_[6] ;
  wire \dac21_dg_init_12_0_reg_n_0_[7] ;
  wire \dac21_dg_init_12_0_reg_n_0_[8] ;
  wire \dac21_dg_init_12_0_reg_n_0_[9] ;
  wire \dac21_dg_init_13_0_reg[0]_0 ;
  wire \dac21_dg_init_13_0_reg_n_0_[0] ;
  wire \dac21_dg_init_13_0_reg_n_0_[10] ;
  wire \dac21_dg_init_13_0_reg_n_0_[11] ;
  wire \dac21_dg_init_13_0_reg_n_0_[12] ;
  wire \dac21_dg_init_13_0_reg_n_0_[13] ;
  wire \dac21_dg_init_13_0_reg_n_0_[14] ;
  wire \dac21_dg_init_13_0_reg_n_0_[15] ;
  wire \dac21_dg_init_13_0_reg_n_0_[1] ;
  wire \dac21_dg_init_13_0_reg_n_0_[2] ;
  wire \dac21_dg_init_13_0_reg_n_0_[3] ;
  wire \dac21_dg_init_13_0_reg_n_0_[4] ;
  wire \dac21_dg_init_13_0_reg_n_0_[5] ;
  wire \dac21_dg_init_13_0_reg_n_0_[6] ;
  wire \dac21_dg_init_13_0_reg_n_0_[7] ;
  wire \dac21_dg_init_13_0_reg_n_0_[8] ;
  wire \dac21_dg_init_13_0_reg_n_0_[9] ;
  wire \dac21_dg_init_14_0_reg[0]_0 ;
  wire \dac21_dg_init_14_0_reg_n_0_[0] ;
  wire \dac21_dg_init_14_0_reg_n_0_[10] ;
  wire \dac21_dg_init_14_0_reg_n_0_[11] ;
  wire \dac21_dg_init_14_0_reg_n_0_[12] ;
  wire \dac21_dg_init_14_0_reg_n_0_[13] ;
  wire \dac21_dg_init_14_0_reg_n_0_[14] ;
  wire \dac21_dg_init_14_0_reg_n_0_[15] ;
  wire \dac21_dg_init_14_0_reg_n_0_[1] ;
  wire \dac21_dg_init_14_0_reg_n_0_[2] ;
  wire \dac21_dg_init_14_0_reg_n_0_[3] ;
  wire \dac21_dg_init_14_0_reg_n_0_[4] ;
  wire \dac21_dg_init_14_0_reg_n_0_[5] ;
  wire \dac21_dg_init_14_0_reg_n_0_[6] ;
  wire \dac21_dg_init_14_0_reg_n_0_[7] ;
  wire \dac21_dg_init_14_0_reg_n_0_[8] ;
  wire \dac21_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac21_dg_init_15_0_reg[15]_0 ;
  wire \dac21_dg_init_15_0_reg_n_0_[0] ;
  wire \dac21_dg_init_15_0_reg_n_0_[10] ;
  wire \dac21_dg_init_15_0_reg_n_0_[11] ;
  wire \dac21_dg_init_15_0_reg_n_0_[12] ;
  wire \dac21_dg_init_15_0_reg_n_0_[13] ;
  wire \dac21_dg_init_15_0_reg_n_0_[14] ;
  wire \dac21_dg_init_15_0_reg_n_0_[15] ;
  wire \dac21_dg_init_15_0_reg_n_0_[1] ;
  wire \dac21_dg_init_15_0_reg_n_0_[2] ;
  wire \dac21_dg_init_15_0_reg_n_0_[3] ;
  wire \dac21_dg_init_15_0_reg_n_0_[4] ;
  wire \dac21_dg_init_15_0_reg_n_0_[5] ;
  wire \dac21_dg_init_15_0_reg_n_0_[6] ;
  wire \dac21_dg_init_15_0_reg_n_0_[7] ;
  wire \dac21_dg_init_15_0_reg_n_0_[8] ;
  wire \dac21_dg_init_15_0_reg_n_0_[9] ;
  wire \dac21_dg_init_1_0_reg[0]_0 ;
  wire \dac21_dg_init_1_0_reg_n_0_[0] ;
  wire \dac21_dg_init_1_0_reg_n_0_[10] ;
  wire \dac21_dg_init_1_0_reg_n_0_[11] ;
  wire \dac21_dg_init_1_0_reg_n_0_[12] ;
  wire \dac21_dg_init_1_0_reg_n_0_[13] ;
  wire \dac21_dg_init_1_0_reg_n_0_[14] ;
  wire \dac21_dg_init_1_0_reg_n_0_[15] ;
  wire \dac21_dg_init_1_0_reg_n_0_[1] ;
  wire \dac21_dg_init_1_0_reg_n_0_[2] ;
  wire \dac21_dg_init_1_0_reg_n_0_[3] ;
  wire \dac21_dg_init_1_0_reg_n_0_[4] ;
  wire \dac21_dg_init_1_0_reg_n_0_[5] ;
  wire \dac21_dg_init_1_0_reg_n_0_[6] ;
  wire \dac21_dg_init_1_0_reg_n_0_[7] ;
  wire \dac21_dg_init_1_0_reg_n_0_[8] ;
  wire \dac21_dg_init_1_0_reg_n_0_[9] ;
  wire \dac21_dg_init_2_0_reg[0]_0 ;
  wire \dac21_dg_init_2_0_reg_n_0_[0] ;
  wire \dac21_dg_init_2_0_reg_n_0_[10] ;
  wire \dac21_dg_init_2_0_reg_n_0_[11] ;
  wire \dac21_dg_init_2_0_reg_n_0_[12] ;
  wire \dac21_dg_init_2_0_reg_n_0_[13] ;
  wire \dac21_dg_init_2_0_reg_n_0_[14] ;
  wire \dac21_dg_init_2_0_reg_n_0_[15] ;
  wire \dac21_dg_init_2_0_reg_n_0_[1] ;
  wire \dac21_dg_init_2_0_reg_n_0_[2] ;
  wire \dac21_dg_init_2_0_reg_n_0_[3] ;
  wire \dac21_dg_init_2_0_reg_n_0_[4] ;
  wire \dac21_dg_init_2_0_reg_n_0_[5] ;
  wire \dac21_dg_init_2_0_reg_n_0_[6] ;
  wire \dac21_dg_init_2_0_reg_n_0_[7] ;
  wire \dac21_dg_init_2_0_reg_n_0_[8] ;
  wire \dac21_dg_init_2_0_reg_n_0_[9] ;
  wire \dac21_dg_init_3_0_reg[0]_0 ;
  wire \dac21_dg_init_3_0_reg_n_0_[0] ;
  wire \dac21_dg_init_3_0_reg_n_0_[10] ;
  wire \dac21_dg_init_3_0_reg_n_0_[11] ;
  wire \dac21_dg_init_3_0_reg_n_0_[12] ;
  wire \dac21_dg_init_3_0_reg_n_0_[13] ;
  wire \dac21_dg_init_3_0_reg_n_0_[14] ;
  wire \dac21_dg_init_3_0_reg_n_0_[15] ;
  wire \dac21_dg_init_3_0_reg_n_0_[1] ;
  wire \dac21_dg_init_3_0_reg_n_0_[2] ;
  wire \dac21_dg_init_3_0_reg_n_0_[3] ;
  wire \dac21_dg_init_3_0_reg_n_0_[4] ;
  wire \dac21_dg_init_3_0_reg_n_0_[5] ;
  wire \dac21_dg_init_3_0_reg_n_0_[6] ;
  wire \dac21_dg_init_3_0_reg_n_0_[7] ;
  wire \dac21_dg_init_3_0_reg_n_0_[8] ;
  wire \dac21_dg_init_3_0_reg_n_0_[9] ;
  wire \dac21_dg_init_4_0_reg[0]_0 ;
  wire \dac21_dg_init_4_0_reg_n_0_[0] ;
  wire \dac21_dg_init_4_0_reg_n_0_[10] ;
  wire \dac21_dg_init_4_0_reg_n_0_[11] ;
  wire \dac21_dg_init_4_0_reg_n_0_[12] ;
  wire \dac21_dg_init_4_0_reg_n_0_[13] ;
  wire \dac21_dg_init_4_0_reg_n_0_[14] ;
  wire \dac21_dg_init_4_0_reg_n_0_[15] ;
  wire \dac21_dg_init_4_0_reg_n_0_[1] ;
  wire \dac21_dg_init_4_0_reg_n_0_[2] ;
  wire \dac21_dg_init_4_0_reg_n_0_[3] ;
  wire \dac21_dg_init_4_0_reg_n_0_[4] ;
  wire \dac21_dg_init_4_0_reg_n_0_[5] ;
  wire \dac21_dg_init_4_0_reg_n_0_[6] ;
  wire \dac21_dg_init_4_0_reg_n_0_[7] ;
  wire \dac21_dg_init_4_0_reg_n_0_[8] ;
  wire \dac21_dg_init_4_0_reg_n_0_[9] ;
  wire \dac21_dg_init_5_0_reg[0]_0 ;
  wire \dac21_dg_init_5_0_reg_n_0_[0] ;
  wire \dac21_dg_init_5_0_reg_n_0_[10] ;
  wire \dac21_dg_init_5_0_reg_n_0_[11] ;
  wire \dac21_dg_init_5_0_reg_n_0_[12] ;
  wire \dac21_dg_init_5_0_reg_n_0_[13] ;
  wire \dac21_dg_init_5_0_reg_n_0_[14] ;
  wire \dac21_dg_init_5_0_reg_n_0_[15] ;
  wire \dac21_dg_init_5_0_reg_n_0_[1] ;
  wire \dac21_dg_init_5_0_reg_n_0_[2] ;
  wire \dac21_dg_init_5_0_reg_n_0_[3] ;
  wire \dac21_dg_init_5_0_reg_n_0_[4] ;
  wire \dac21_dg_init_5_0_reg_n_0_[5] ;
  wire \dac21_dg_init_5_0_reg_n_0_[6] ;
  wire \dac21_dg_init_5_0_reg_n_0_[7] ;
  wire \dac21_dg_init_5_0_reg_n_0_[8] ;
  wire \dac21_dg_init_5_0_reg_n_0_[9] ;
  wire \dac21_dg_init_6_0_reg[0]_0 ;
  wire \dac21_dg_init_6_0_reg_n_0_[0] ;
  wire \dac21_dg_init_6_0_reg_n_0_[10] ;
  wire \dac21_dg_init_6_0_reg_n_0_[11] ;
  wire \dac21_dg_init_6_0_reg_n_0_[12] ;
  wire \dac21_dg_init_6_0_reg_n_0_[13] ;
  wire \dac21_dg_init_6_0_reg_n_0_[14] ;
  wire \dac21_dg_init_6_0_reg_n_0_[15] ;
  wire \dac21_dg_init_6_0_reg_n_0_[1] ;
  wire \dac21_dg_init_6_0_reg_n_0_[2] ;
  wire \dac21_dg_init_6_0_reg_n_0_[3] ;
  wire \dac21_dg_init_6_0_reg_n_0_[4] ;
  wire \dac21_dg_init_6_0_reg_n_0_[5] ;
  wire \dac21_dg_init_6_0_reg_n_0_[6] ;
  wire \dac21_dg_init_6_0_reg_n_0_[7] ;
  wire \dac21_dg_init_6_0_reg_n_0_[8] ;
  wire \dac21_dg_init_6_0_reg_n_0_[9] ;
  wire [0:0]\dac21_dg_init_7_0_reg[15]_0 ;
  wire \dac21_dg_init_7_0_reg_n_0_[0] ;
  wire \dac21_dg_init_7_0_reg_n_0_[10] ;
  wire \dac21_dg_init_7_0_reg_n_0_[11] ;
  wire \dac21_dg_init_7_0_reg_n_0_[12] ;
  wire \dac21_dg_init_7_0_reg_n_0_[13] ;
  wire \dac21_dg_init_7_0_reg_n_0_[14] ;
  wire \dac21_dg_init_7_0_reg_n_0_[15] ;
  wire \dac21_dg_init_7_0_reg_n_0_[1] ;
  wire \dac21_dg_init_7_0_reg_n_0_[2] ;
  wire \dac21_dg_init_7_0_reg_n_0_[3] ;
  wire \dac21_dg_init_7_0_reg_n_0_[4] ;
  wire \dac21_dg_init_7_0_reg_n_0_[5] ;
  wire \dac21_dg_init_7_0_reg_n_0_[6] ;
  wire \dac21_dg_init_7_0_reg_n_0_[7] ;
  wire \dac21_dg_init_7_0_reg_n_0_[8] ;
  wire \dac21_dg_init_7_0_reg_n_0_[9] ;
  wire \dac21_dg_init_8_0_reg[0]_0 ;
  wire \dac21_dg_init_8_0_reg_n_0_[0] ;
  wire \dac21_dg_init_8_0_reg_n_0_[10] ;
  wire \dac21_dg_init_8_0_reg_n_0_[11] ;
  wire \dac21_dg_init_8_0_reg_n_0_[12] ;
  wire \dac21_dg_init_8_0_reg_n_0_[13] ;
  wire \dac21_dg_init_8_0_reg_n_0_[14] ;
  wire \dac21_dg_init_8_0_reg_n_0_[15] ;
  wire \dac21_dg_init_8_0_reg_n_0_[1] ;
  wire \dac21_dg_init_8_0_reg_n_0_[2] ;
  wire \dac21_dg_init_8_0_reg_n_0_[3] ;
  wire \dac21_dg_init_8_0_reg_n_0_[4] ;
  wire \dac21_dg_init_8_0_reg_n_0_[5] ;
  wire \dac21_dg_init_8_0_reg_n_0_[6] ;
  wire \dac21_dg_init_8_0_reg_n_0_[7] ;
  wire \dac21_dg_init_8_0_reg_n_0_[8] ;
  wire \dac21_dg_init_8_0_reg_n_0_[9] ;
  wire \dac21_dg_init_9_0_reg[0]_0 ;
  wire \dac21_dg_init_9_0_reg_n_0_[0] ;
  wire \dac21_dg_init_9_0_reg_n_0_[10] ;
  wire \dac21_dg_init_9_0_reg_n_0_[11] ;
  wire \dac21_dg_init_9_0_reg_n_0_[12] ;
  wire \dac21_dg_init_9_0_reg_n_0_[13] ;
  wire \dac21_dg_init_9_0_reg_n_0_[14] ;
  wire \dac21_dg_init_9_0_reg_n_0_[15] ;
  wire \dac21_dg_init_9_0_reg_n_0_[1] ;
  wire \dac21_dg_init_9_0_reg_n_0_[2] ;
  wire \dac21_dg_init_9_0_reg_n_0_[3] ;
  wire \dac21_dg_init_9_0_reg_n_0_[4] ;
  wire \dac21_dg_init_9_0_reg_n_0_[5] ;
  wire \dac21_dg_init_9_0_reg_n_0_[6] ;
  wire \dac21_dg_init_9_0_reg_n_0_[7] ;
  wire \dac21_dg_init_9_0_reg_n_0_[8] ;
  wire \dac21_dg_init_9_0_reg_n_0_[9] ;
  wire \dac21_dg_mult_control_0_reg[2]_0 ;
  wire \dac21_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac21_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac21_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac21_dg_q_value_0_reg[15]_0 ;
  wire \dac21_dg_q_value_0_reg_n_0_[0] ;
  wire \dac21_dg_q_value_0_reg_n_0_[10] ;
  wire \dac21_dg_q_value_0_reg_n_0_[11] ;
  wire \dac21_dg_q_value_0_reg_n_0_[12] ;
  wire \dac21_dg_q_value_0_reg_n_0_[13] ;
  wire \dac21_dg_q_value_0_reg_n_0_[14] ;
  wire \dac21_dg_q_value_0_reg_n_0_[15] ;
  wire \dac21_dg_q_value_0_reg_n_0_[1] ;
  wire \dac21_dg_q_value_0_reg_n_0_[2] ;
  wire \dac21_dg_q_value_0_reg_n_0_[3] ;
  wire \dac21_dg_q_value_0_reg_n_0_[4] ;
  wire \dac21_dg_q_value_0_reg_n_0_[5] ;
  wire \dac21_dg_q_value_0_reg_n_0_[6] ;
  wire \dac21_dg_q_value_0_reg_n_0_[7] ;
  wire \dac21_dg_q_value_0_reg_n_0_[8] ;
  wire \dac21_dg_q_value_0_reg_n_0_[9] ;
  wire \dac21_dg_type_0_reg[3]_0 ;
  wire \dac21_dg_type_0_reg_n_0_[0] ;
  wire \dac21_dg_type_0_reg_n_0_[1] ;
  wire \dac21_dg_type_0_reg_n_0_[2] ;
  wire \dac21_dg_type_0_reg_n_0_[3] ;
  wire \dac22_dg_control_0_reg[7]_0 ;
  wire \dac22_dg_control_0_reg_n_0_[0] ;
  wire \dac22_dg_control_0_reg_n_0_[1] ;
  wire \dac22_dg_control_0_reg_n_0_[2] ;
  wire \dac22_dg_control_0_reg_n_0_[3] ;
  wire \dac22_dg_control_0_reg_n_0_[4] ;
  wire \dac22_dg_control_0_reg_n_0_[5] ;
  wire \dac22_dg_control_0_reg_n_0_[6] ;
  wire \dac22_dg_control_0_reg_n_0_[7] ;
  wire \dac22_dg_enable_0_reg[0]_0 ;
  wire \dac22_dg_enable_0_reg_n_0_[0] ;
  wire \dac22_dg_enable_0_reg_n_0_[10] ;
  wire \dac22_dg_enable_0_reg_n_0_[11] ;
  wire \dac22_dg_enable_0_reg_n_0_[12] ;
  wire \dac22_dg_enable_0_reg_n_0_[13] ;
  wire \dac22_dg_enable_0_reg_n_0_[14] ;
  wire \dac22_dg_enable_0_reg_n_0_[15] ;
  wire \dac22_dg_enable_0_reg_n_0_[1] ;
  wire \dac22_dg_enable_0_reg_n_0_[2] ;
  wire \dac22_dg_enable_0_reg_n_0_[3] ;
  wire \dac22_dg_enable_0_reg_n_0_[4] ;
  wire \dac22_dg_enable_0_reg_n_0_[5] ;
  wire \dac22_dg_enable_0_reg_n_0_[6] ;
  wire \dac22_dg_enable_0_reg_n_0_[7] ;
  wire \dac22_dg_enable_0_reg_n_0_[8] ;
  wire \dac22_dg_enable_0_reg_n_0_[9] ;
  wire \dac22_dg_i_value_0_reg[15]_0 ;
  wire \dac22_dg_i_value_0_reg_n_0_[0] ;
  wire \dac22_dg_i_value_0_reg_n_0_[10] ;
  wire \dac22_dg_i_value_0_reg_n_0_[11] ;
  wire \dac22_dg_i_value_0_reg_n_0_[12] ;
  wire \dac22_dg_i_value_0_reg_n_0_[13] ;
  wire \dac22_dg_i_value_0_reg_n_0_[14] ;
  wire \dac22_dg_i_value_0_reg_n_0_[15] ;
  wire \dac22_dg_i_value_0_reg_n_0_[1] ;
  wire \dac22_dg_i_value_0_reg_n_0_[2] ;
  wire \dac22_dg_i_value_0_reg_n_0_[3] ;
  wire \dac22_dg_i_value_0_reg_n_0_[4] ;
  wire \dac22_dg_i_value_0_reg_n_0_[5] ;
  wire \dac22_dg_i_value_0_reg_n_0_[6] ;
  wire \dac22_dg_i_value_0_reg_n_0_[7] ;
  wire \dac22_dg_i_value_0_reg_n_0_[8] ;
  wire \dac22_dg_i_value_0_reg_n_0_[9] ;
  wire \dac22_dg_inc_0_reg[6]_0 ;
  wire \dac22_dg_inc_0_reg_n_0_[0] ;
  wire \dac22_dg_inc_0_reg_n_0_[1] ;
  wire \dac22_dg_inc_0_reg_n_0_[2] ;
  wire \dac22_dg_inc_0_reg_n_0_[3] ;
  wire \dac22_dg_inc_0_reg_n_0_[4] ;
  wire \dac22_dg_inc_0_reg_n_0_[5] ;
  wire \dac22_dg_inc_0_reg_n_0_[6] ;
  wire \dac22_dg_init_0_0_reg[0]_0 ;
  wire \dac22_dg_init_0_0_reg_n_0_[0] ;
  wire \dac22_dg_init_0_0_reg_n_0_[10] ;
  wire \dac22_dg_init_0_0_reg_n_0_[11] ;
  wire \dac22_dg_init_0_0_reg_n_0_[12] ;
  wire \dac22_dg_init_0_0_reg_n_0_[13] ;
  wire \dac22_dg_init_0_0_reg_n_0_[14] ;
  wire \dac22_dg_init_0_0_reg_n_0_[15] ;
  wire \dac22_dg_init_0_0_reg_n_0_[1] ;
  wire \dac22_dg_init_0_0_reg_n_0_[2] ;
  wire \dac22_dg_init_0_0_reg_n_0_[3] ;
  wire \dac22_dg_init_0_0_reg_n_0_[4] ;
  wire \dac22_dg_init_0_0_reg_n_0_[5] ;
  wire \dac22_dg_init_0_0_reg_n_0_[6] ;
  wire \dac22_dg_init_0_0_reg_n_0_[7] ;
  wire \dac22_dg_init_0_0_reg_n_0_[8] ;
  wire \dac22_dg_init_0_0_reg_n_0_[9] ;
  wire \dac22_dg_init_10_0_reg[0]_0 ;
  wire \dac22_dg_init_10_0_reg_n_0_[0] ;
  wire \dac22_dg_init_10_0_reg_n_0_[10] ;
  wire \dac22_dg_init_10_0_reg_n_0_[11] ;
  wire \dac22_dg_init_10_0_reg_n_0_[12] ;
  wire \dac22_dg_init_10_0_reg_n_0_[13] ;
  wire \dac22_dg_init_10_0_reg_n_0_[14] ;
  wire \dac22_dg_init_10_0_reg_n_0_[15] ;
  wire \dac22_dg_init_10_0_reg_n_0_[1] ;
  wire \dac22_dg_init_10_0_reg_n_0_[2] ;
  wire \dac22_dg_init_10_0_reg_n_0_[3] ;
  wire \dac22_dg_init_10_0_reg_n_0_[4] ;
  wire \dac22_dg_init_10_0_reg_n_0_[5] ;
  wire \dac22_dg_init_10_0_reg_n_0_[6] ;
  wire \dac22_dg_init_10_0_reg_n_0_[7] ;
  wire \dac22_dg_init_10_0_reg_n_0_[8] ;
  wire \dac22_dg_init_10_0_reg_n_0_[9] ;
  wire \dac22_dg_init_11_0_reg[0]_0 ;
  wire \dac22_dg_init_11_0_reg_n_0_[0] ;
  wire \dac22_dg_init_11_0_reg_n_0_[10] ;
  wire \dac22_dg_init_11_0_reg_n_0_[11] ;
  wire \dac22_dg_init_11_0_reg_n_0_[12] ;
  wire \dac22_dg_init_11_0_reg_n_0_[13] ;
  wire \dac22_dg_init_11_0_reg_n_0_[14] ;
  wire \dac22_dg_init_11_0_reg_n_0_[15] ;
  wire \dac22_dg_init_11_0_reg_n_0_[1] ;
  wire \dac22_dg_init_11_0_reg_n_0_[2] ;
  wire \dac22_dg_init_11_0_reg_n_0_[3] ;
  wire \dac22_dg_init_11_0_reg_n_0_[4] ;
  wire \dac22_dg_init_11_0_reg_n_0_[5] ;
  wire \dac22_dg_init_11_0_reg_n_0_[6] ;
  wire \dac22_dg_init_11_0_reg_n_0_[7] ;
  wire \dac22_dg_init_11_0_reg_n_0_[8] ;
  wire \dac22_dg_init_11_0_reg_n_0_[9] ;
  wire \dac22_dg_init_12_0_reg[0]_0 ;
  wire \dac22_dg_init_12_0_reg_n_0_[0] ;
  wire \dac22_dg_init_12_0_reg_n_0_[10] ;
  wire \dac22_dg_init_12_0_reg_n_0_[11] ;
  wire \dac22_dg_init_12_0_reg_n_0_[12] ;
  wire \dac22_dg_init_12_0_reg_n_0_[13] ;
  wire \dac22_dg_init_12_0_reg_n_0_[14] ;
  wire \dac22_dg_init_12_0_reg_n_0_[15] ;
  wire \dac22_dg_init_12_0_reg_n_0_[1] ;
  wire \dac22_dg_init_12_0_reg_n_0_[2] ;
  wire \dac22_dg_init_12_0_reg_n_0_[3] ;
  wire \dac22_dg_init_12_0_reg_n_0_[4] ;
  wire \dac22_dg_init_12_0_reg_n_0_[5] ;
  wire \dac22_dg_init_12_0_reg_n_0_[6] ;
  wire \dac22_dg_init_12_0_reg_n_0_[7] ;
  wire \dac22_dg_init_12_0_reg_n_0_[8] ;
  wire \dac22_dg_init_12_0_reg_n_0_[9] ;
  wire \dac22_dg_init_13_0_reg[0]_0 ;
  wire \dac22_dg_init_13_0_reg_n_0_[0] ;
  wire \dac22_dg_init_13_0_reg_n_0_[10] ;
  wire \dac22_dg_init_13_0_reg_n_0_[11] ;
  wire \dac22_dg_init_13_0_reg_n_0_[12] ;
  wire \dac22_dg_init_13_0_reg_n_0_[13] ;
  wire \dac22_dg_init_13_0_reg_n_0_[14] ;
  wire \dac22_dg_init_13_0_reg_n_0_[15] ;
  wire \dac22_dg_init_13_0_reg_n_0_[1] ;
  wire \dac22_dg_init_13_0_reg_n_0_[2] ;
  wire \dac22_dg_init_13_0_reg_n_0_[3] ;
  wire \dac22_dg_init_13_0_reg_n_0_[4] ;
  wire \dac22_dg_init_13_0_reg_n_0_[5] ;
  wire \dac22_dg_init_13_0_reg_n_0_[6] ;
  wire \dac22_dg_init_13_0_reg_n_0_[7] ;
  wire \dac22_dg_init_13_0_reg_n_0_[8] ;
  wire \dac22_dg_init_13_0_reg_n_0_[9] ;
  wire \dac22_dg_init_14_0_reg[0]_0 ;
  wire \dac22_dg_init_14_0_reg_n_0_[0] ;
  wire \dac22_dg_init_14_0_reg_n_0_[10] ;
  wire \dac22_dg_init_14_0_reg_n_0_[11] ;
  wire \dac22_dg_init_14_0_reg_n_0_[12] ;
  wire \dac22_dg_init_14_0_reg_n_0_[13] ;
  wire \dac22_dg_init_14_0_reg_n_0_[14] ;
  wire \dac22_dg_init_14_0_reg_n_0_[15] ;
  wire \dac22_dg_init_14_0_reg_n_0_[1] ;
  wire \dac22_dg_init_14_0_reg_n_0_[2] ;
  wire \dac22_dg_init_14_0_reg_n_0_[3] ;
  wire \dac22_dg_init_14_0_reg_n_0_[4] ;
  wire \dac22_dg_init_14_0_reg_n_0_[5] ;
  wire \dac22_dg_init_14_0_reg_n_0_[6] ;
  wire \dac22_dg_init_14_0_reg_n_0_[7] ;
  wire \dac22_dg_init_14_0_reg_n_0_[8] ;
  wire \dac22_dg_init_14_0_reg_n_0_[9] ;
  wire \dac22_dg_init_15_0_reg[0]_0 ;
  wire \dac22_dg_init_15_0_reg_n_0_[0] ;
  wire \dac22_dg_init_15_0_reg_n_0_[10] ;
  wire \dac22_dg_init_15_0_reg_n_0_[11] ;
  wire \dac22_dg_init_15_0_reg_n_0_[12] ;
  wire \dac22_dg_init_15_0_reg_n_0_[13] ;
  wire \dac22_dg_init_15_0_reg_n_0_[14] ;
  wire \dac22_dg_init_15_0_reg_n_0_[15] ;
  wire \dac22_dg_init_15_0_reg_n_0_[1] ;
  wire \dac22_dg_init_15_0_reg_n_0_[2] ;
  wire \dac22_dg_init_15_0_reg_n_0_[3] ;
  wire \dac22_dg_init_15_0_reg_n_0_[4] ;
  wire \dac22_dg_init_15_0_reg_n_0_[5] ;
  wire \dac22_dg_init_15_0_reg_n_0_[6] ;
  wire \dac22_dg_init_15_0_reg_n_0_[7] ;
  wire \dac22_dg_init_15_0_reg_n_0_[8] ;
  wire \dac22_dg_init_15_0_reg_n_0_[9] ;
  wire \dac22_dg_init_1_0_reg[0]_0 ;
  wire \dac22_dg_init_1_0_reg_n_0_[0] ;
  wire \dac22_dg_init_1_0_reg_n_0_[10] ;
  wire \dac22_dg_init_1_0_reg_n_0_[11] ;
  wire \dac22_dg_init_1_0_reg_n_0_[12] ;
  wire \dac22_dg_init_1_0_reg_n_0_[13] ;
  wire \dac22_dg_init_1_0_reg_n_0_[14] ;
  wire \dac22_dg_init_1_0_reg_n_0_[15] ;
  wire \dac22_dg_init_1_0_reg_n_0_[1] ;
  wire \dac22_dg_init_1_0_reg_n_0_[2] ;
  wire \dac22_dg_init_1_0_reg_n_0_[3] ;
  wire \dac22_dg_init_1_0_reg_n_0_[4] ;
  wire \dac22_dg_init_1_0_reg_n_0_[5] ;
  wire \dac22_dg_init_1_0_reg_n_0_[6] ;
  wire \dac22_dg_init_1_0_reg_n_0_[7] ;
  wire \dac22_dg_init_1_0_reg_n_0_[8] ;
  wire \dac22_dg_init_1_0_reg_n_0_[9] ;
  wire \dac22_dg_init_2_0_reg[0]_0 ;
  wire \dac22_dg_init_2_0_reg_n_0_[0] ;
  wire \dac22_dg_init_2_0_reg_n_0_[10] ;
  wire \dac22_dg_init_2_0_reg_n_0_[11] ;
  wire \dac22_dg_init_2_0_reg_n_0_[12] ;
  wire \dac22_dg_init_2_0_reg_n_0_[13] ;
  wire \dac22_dg_init_2_0_reg_n_0_[14] ;
  wire \dac22_dg_init_2_0_reg_n_0_[15] ;
  wire \dac22_dg_init_2_0_reg_n_0_[1] ;
  wire \dac22_dg_init_2_0_reg_n_0_[2] ;
  wire \dac22_dg_init_2_0_reg_n_0_[3] ;
  wire \dac22_dg_init_2_0_reg_n_0_[4] ;
  wire \dac22_dg_init_2_0_reg_n_0_[5] ;
  wire \dac22_dg_init_2_0_reg_n_0_[6] ;
  wire \dac22_dg_init_2_0_reg_n_0_[7] ;
  wire \dac22_dg_init_2_0_reg_n_0_[8] ;
  wire \dac22_dg_init_2_0_reg_n_0_[9] ;
  wire \dac22_dg_init_3_0_reg[0]_0 ;
  wire \dac22_dg_init_3_0_reg_n_0_[0] ;
  wire \dac22_dg_init_3_0_reg_n_0_[10] ;
  wire \dac22_dg_init_3_0_reg_n_0_[11] ;
  wire \dac22_dg_init_3_0_reg_n_0_[12] ;
  wire \dac22_dg_init_3_0_reg_n_0_[13] ;
  wire \dac22_dg_init_3_0_reg_n_0_[14] ;
  wire \dac22_dg_init_3_0_reg_n_0_[15] ;
  wire \dac22_dg_init_3_0_reg_n_0_[1] ;
  wire \dac22_dg_init_3_0_reg_n_0_[2] ;
  wire \dac22_dg_init_3_0_reg_n_0_[3] ;
  wire \dac22_dg_init_3_0_reg_n_0_[4] ;
  wire \dac22_dg_init_3_0_reg_n_0_[5] ;
  wire \dac22_dg_init_3_0_reg_n_0_[6] ;
  wire \dac22_dg_init_3_0_reg_n_0_[7] ;
  wire \dac22_dg_init_3_0_reg_n_0_[8] ;
  wire \dac22_dg_init_3_0_reg_n_0_[9] ;
  wire \dac22_dg_init_4_0_reg[0]_0 ;
  wire \dac22_dg_init_4_0_reg_n_0_[0] ;
  wire \dac22_dg_init_4_0_reg_n_0_[10] ;
  wire \dac22_dg_init_4_0_reg_n_0_[11] ;
  wire \dac22_dg_init_4_0_reg_n_0_[12] ;
  wire \dac22_dg_init_4_0_reg_n_0_[13] ;
  wire \dac22_dg_init_4_0_reg_n_0_[14] ;
  wire \dac22_dg_init_4_0_reg_n_0_[15] ;
  wire \dac22_dg_init_4_0_reg_n_0_[1] ;
  wire \dac22_dg_init_4_0_reg_n_0_[2] ;
  wire \dac22_dg_init_4_0_reg_n_0_[3] ;
  wire \dac22_dg_init_4_0_reg_n_0_[4] ;
  wire \dac22_dg_init_4_0_reg_n_0_[5] ;
  wire \dac22_dg_init_4_0_reg_n_0_[6] ;
  wire \dac22_dg_init_4_0_reg_n_0_[7] ;
  wire \dac22_dg_init_4_0_reg_n_0_[8] ;
  wire \dac22_dg_init_4_0_reg_n_0_[9] ;
  wire \dac22_dg_init_5_0_reg[0]_0 ;
  wire \dac22_dg_init_5_0_reg_n_0_[0] ;
  wire \dac22_dg_init_5_0_reg_n_0_[10] ;
  wire \dac22_dg_init_5_0_reg_n_0_[11] ;
  wire \dac22_dg_init_5_0_reg_n_0_[12] ;
  wire \dac22_dg_init_5_0_reg_n_0_[13] ;
  wire \dac22_dg_init_5_0_reg_n_0_[14] ;
  wire \dac22_dg_init_5_0_reg_n_0_[15] ;
  wire \dac22_dg_init_5_0_reg_n_0_[1] ;
  wire \dac22_dg_init_5_0_reg_n_0_[2] ;
  wire \dac22_dg_init_5_0_reg_n_0_[3] ;
  wire \dac22_dg_init_5_0_reg_n_0_[4] ;
  wire \dac22_dg_init_5_0_reg_n_0_[5] ;
  wire \dac22_dg_init_5_0_reg_n_0_[6] ;
  wire \dac22_dg_init_5_0_reg_n_0_[7] ;
  wire \dac22_dg_init_5_0_reg_n_0_[8] ;
  wire \dac22_dg_init_5_0_reg_n_0_[9] ;
  wire \dac22_dg_init_6_0_reg[0]_0 ;
  wire \dac22_dg_init_6_0_reg_n_0_[0] ;
  wire \dac22_dg_init_6_0_reg_n_0_[10] ;
  wire \dac22_dg_init_6_0_reg_n_0_[11] ;
  wire \dac22_dg_init_6_0_reg_n_0_[12] ;
  wire \dac22_dg_init_6_0_reg_n_0_[13] ;
  wire \dac22_dg_init_6_0_reg_n_0_[14] ;
  wire \dac22_dg_init_6_0_reg_n_0_[15] ;
  wire \dac22_dg_init_6_0_reg_n_0_[1] ;
  wire \dac22_dg_init_6_0_reg_n_0_[2] ;
  wire \dac22_dg_init_6_0_reg_n_0_[3] ;
  wire \dac22_dg_init_6_0_reg_n_0_[4] ;
  wire \dac22_dg_init_6_0_reg_n_0_[5] ;
  wire \dac22_dg_init_6_0_reg_n_0_[6] ;
  wire \dac22_dg_init_6_0_reg_n_0_[7] ;
  wire \dac22_dg_init_6_0_reg_n_0_[8] ;
  wire \dac22_dg_init_6_0_reg_n_0_[9] ;
  wire \dac22_dg_init_7_0_reg[0]_0 ;
  wire \dac22_dg_init_7_0_reg_n_0_[0] ;
  wire \dac22_dg_init_7_0_reg_n_0_[10] ;
  wire \dac22_dg_init_7_0_reg_n_0_[11] ;
  wire \dac22_dg_init_7_0_reg_n_0_[12] ;
  wire \dac22_dg_init_7_0_reg_n_0_[13] ;
  wire \dac22_dg_init_7_0_reg_n_0_[14] ;
  wire \dac22_dg_init_7_0_reg_n_0_[15] ;
  wire \dac22_dg_init_7_0_reg_n_0_[1] ;
  wire \dac22_dg_init_7_0_reg_n_0_[2] ;
  wire \dac22_dg_init_7_0_reg_n_0_[3] ;
  wire \dac22_dg_init_7_0_reg_n_0_[4] ;
  wire \dac22_dg_init_7_0_reg_n_0_[5] ;
  wire \dac22_dg_init_7_0_reg_n_0_[6] ;
  wire \dac22_dg_init_7_0_reg_n_0_[7] ;
  wire \dac22_dg_init_7_0_reg_n_0_[8] ;
  wire \dac22_dg_init_7_0_reg_n_0_[9] ;
  wire \dac22_dg_init_8_0_reg[0]_0 ;
  wire \dac22_dg_init_8_0_reg_n_0_[0] ;
  wire \dac22_dg_init_8_0_reg_n_0_[10] ;
  wire \dac22_dg_init_8_0_reg_n_0_[11] ;
  wire \dac22_dg_init_8_0_reg_n_0_[12] ;
  wire \dac22_dg_init_8_0_reg_n_0_[13] ;
  wire \dac22_dg_init_8_0_reg_n_0_[14] ;
  wire \dac22_dg_init_8_0_reg_n_0_[15] ;
  wire \dac22_dg_init_8_0_reg_n_0_[1] ;
  wire \dac22_dg_init_8_0_reg_n_0_[2] ;
  wire \dac22_dg_init_8_0_reg_n_0_[3] ;
  wire \dac22_dg_init_8_0_reg_n_0_[4] ;
  wire \dac22_dg_init_8_0_reg_n_0_[5] ;
  wire \dac22_dg_init_8_0_reg_n_0_[6] ;
  wire \dac22_dg_init_8_0_reg_n_0_[7] ;
  wire \dac22_dg_init_8_0_reg_n_0_[8] ;
  wire \dac22_dg_init_8_0_reg_n_0_[9] ;
  wire \dac22_dg_init_9_0_reg[0]_0 ;
  wire \dac22_dg_init_9_0_reg_n_0_[0] ;
  wire \dac22_dg_init_9_0_reg_n_0_[10] ;
  wire \dac22_dg_init_9_0_reg_n_0_[11] ;
  wire \dac22_dg_init_9_0_reg_n_0_[12] ;
  wire \dac22_dg_init_9_0_reg_n_0_[13] ;
  wire \dac22_dg_init_9_0_reg_n_0_[14] ;
  wire \dac22_dg_init_9_0_reg_n_0_[15] ;
  wire \dac22_dg_init_9_0_reg_n_0_[1] ;
  wire \dac22_dg_init_9_0_reg_n_0_[2] ;
  wire \dac22_dg_init_9_0_reg_n_0_[3] ;
  wire \dac22_dg_init_9_0_reg_n_0_[4] ;
  wire \dac22_dg_init_9_0_reg_n_0_[5] ;
  wire \dac22_dg_init_9_0_reg_n_0_[6] ;
  wire \dac22_dg_init_9_0_reg_n_0_[7] ;
  wire \dac22_dg_init_9_0_reg_n_0_[8] ;
  wire \dac22_dg_init_9_0_reg_n_0_[9] ;
  wire \dac22_dg_mult_control_0_reg[2]_0 ;
  wire \dac22_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac22_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac22_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac22_dg_q_value_0_reg[15]_0 ;
  wire \dac22_dg_q_value_0_reg_n_0_[0] ;
  wire \dac22_dg_q_value_0_reg_n_0_[10] ;
  wire \dac22_dg_q_value_0_reg_n_0_[11] ;
  wire \dac22_dg_q_value_0_reg_n_0_[12] ;
  wire \dac22_dg_q_value_0_reg_n_0_[13] ;
  wire \dac22_dg_q_value_0_reg_n_0_[14] ;
  wire \dac22_dg_q_value_0_reg_n_0_[15] ;
  wire \dac22_dg_q_value_0_reg_n_0_[1] ;
  wire \dac22_dg_q_value_0_reg_n_0_[2] ;
  wire \dac22_dg_q_value_0_reg_n_0_[3] ;
  wire \dac22_dg_q_value_0_reg_n_0_[4] ;
  wire \dac22_dg_q_value_0_reg_n_0_[5] ;
  wire \dac22_dg_q_value_0_reg_n_0_[6] ;
  wire \dac22_dg_q_value_0_reg_n_0_[7] ;
  wire \dac22_dg_q_value_0_reg_n_0_[8] ;
  wire \dac22_dg_q_value_0_reg_n_0_[9] ;
  wire \dac22_dg_type_0_reg[3]_0 ;
  wire \dac22_dg_type_0_reg_n_0_[0] ;
  wire \dac22_dg_type_0_reg_n_0_[1] ;
  wire \dac22_dg_type_0_reg_n_0_[2] ;
  wire \dac22_dg_type_0_reg_n_0_[3] ;
  wire \dac23_dg_control_0[7]_i_1_n_0 ;
  wire \dac23_dg_control_0_reg[0]_0 ;
  wire \dac23_dg_control_0_reg[0]_1 ;
  wire \dac23_dg_control_0_reg_n_0_[0] ;
  wire \dac23_dg_control_0_reg_n_0_[1] ;
  wire \dac23_dg_control_0_reg_n_0_[2] ;
  wire \dac23_dg_control_0_reg_n_0_[3] ;
  wire \dac23_dg_control_0_reg_n_0_[4] ;
  wire \dac23_dg_control_0_reg_n_0_[5] ;
  wire \dac23_dg_control_0_reg_n_0_[6] ;
  wire \dac23_dg_control_0_reg_n_0_[7] ;
  wire [0:0]\dac23_dg_enable_0_reg[15]_0 ;
  wire \dac23_dg_enable_0_reg_n_0_[0] ;
  wire \dac23_dg_enable_0_reg_n_0_[10] ;
  wire \dac23_dg_enable_0_reg_n_0_[11] ;
  wire \dac23_dg_enable_0_reg_n_0_[12] ;
  wire \dac23_dg_enable_0_reg_n_0_[13] ;
  wire \dac23_dg_enable_0_reg_n_0_[14] ;
  wire \dac23_dg_enable_0_reg_n_0_[15] ;
  wire \dac23_dg_enable_0_reg_n_0_[1] ;
  wire \dac23_dg_enable_0_reg_n_0_[2] ;
  wire \dac23_dg_enable_0_reg_n_0_[3] ;
  wire \dac23_dg_enable_0_reg_n_0_[4] ;
  wire \dac23_dg_enable_0_reg_n_0_[5] ;
  wire \dac23_dg_enable_0_reg_n_0_[6] ;
  wire \dac23_dg_enable_0_reg_n_0_[7] ;
  wire \dac23_dg_enable_0_reg_n_0_[8] ;
  wire \dac23_dg_enable_0_reg_n_0_[9] ;
  wire \dac23_dg_i_value_0_reg[15]_0 ;
  wire \dac23_dg_i_value_0_reg_n_0_[0] ;
  wire \dac23_dg_i_value_0_reg_n_0_[10] ;
  wire \dac23_dg_i_value_0_reg_n_0_[11] ;
  wire \dac23_dg_i_value_0_reg_n_0_[12] ;
  wire \dac23_dg_i_value_0_reg_n_0_[13] ;
  wire \dac23_dg_i_value_0_reg_n_0_[14] ;
  wire \dac23_dg_i_value_0_reg_n_0_[15] ;
  wire \dac23_dg_i_value_0_reg_n_0_[1] ;
  wire \dac23_dg_i_value_0_reg_n_0_[2] ;
  wire \dac23_dg_i_value_0_reg_n_0_[3] ;
  wire \dac23_dg_i_value_0_reg_n_0_[4] ;
  wire \dac23_dg_i_value_0_reg_n_0_[5] ;
  wire \dac23_dg_i_value_0_reg_n_0_[6] ;
  wire \dac23_dg_i_value_0_reg_n_0_[7] ;
  wire \dac23_dg_i_value_0_reg_n_0_[8] ;
  wire \dac23_dg_i_value_0_reg_n_0_[9] ;
  wire \dac23_dg_inc_0_reg[6]_0 ;
  wire \dac23_dg_inc_0_reg_n_0_[0] ;
  wire \dac23_dg_inc_0_reg_n_0_[1] ;
  wire \dac23_dg_inc_0_reg_n_0_[2] ;
  wire \dac23_dg_inc_0_reg_n_0_[3] ;
  wire \dac23_dg_inc_0_reg_n_0_[4] ;
  wire \dac23_dg_inc_0_reg_n_0_[5] ;
  wire \dac23_dg_inc_0_reg_n_0_[6] ;
  wire \dac23_dg_init_0_0_reg[0]_0 ;
  wire \dac23_dg_init_0_0_reg_n_0_[0] ;
  wire \dac23_dg_init_0_0_reg_n_0_[10] ;
  wire \dac23_dg_init_0_0_reg_n_0_[11] ;
  wire \dac23_dg_init_0_0_reg_n_0_[12] ;
  wire \dac23_dg_init_0_0_reg_n_0_[13] ;
  wire \dac23_dg_init_0_0_reg_n_0_[14] ;
  wire \dac23_dg_init_0_0_reg_n_0_[15] ;
  wire \dac23_dg_init_0_0_reg_n_0_[1] ;
  wire \dac23_dg_init_0_0_reg_n_0_[2] ;
  wire \dac23_dg_init_0_0_reg_n_0_[3] ;
  wire \dac23_dg_init_0_0_reg_n_0_[4] ;
  wire \dac23_dg_init_0_0_reg_n_0_[5] ;
  wire \dac23_dg_init_0_0_reg_n_0_[6] ;
  wire \dac23_dg_init_0_0_reg_n_0_[7] ;
  wire \dac23_dg_init_0_0_reg_n_0_[8] ;
  wire \dac23_dg_init_0_0_reg_n_0_[9] ;
  wire \dac23_dg_init_10_0_reg[0]_0 ;
  wire \dac23_dg_init_10_0_reg_n_0_[0] ;
  wire \dac23_dg_init_10_0_reg_n_0_[10] ;
  wire \dac23_dg_init_10_0_reg_n_0_[11] ;
  wire \dac23_dg_init_10_0_reg_n_0_[12] ;
  wire \dac23_dg_init_10_0_reg_n_0_[13] ;
  wire \dac23_dg_init_10_0_reg_n_0_[14] ;
  wire \dac23_dg_init_10_0_reg_n_0_[15] ;
  wire \dac23_dg_init_10_0_reg_n_0_[1] ;
  wire \dac23_dg_init_10_0_reg_n_0_[2] ;
  wire \dac23_dg_init_10_0_reg_n_0_[3] ;
  wire \dac23_dg_init_10_0_reg_n_0_[4] ;
  wire \dac23_dg_init_10_0_reg_n_0_[5] ;
  wire \dac23_dg_init_10_0_reg_n_0_[6] ;
  wire \dac23_dg_init_10_0_reg_n_0_[7] ;
  wire \dac23_dg_init_10_0_reg_n_0_[8] ;
  wire \dac23_dg_init_10_0_reg_n_0_[9] ;
  wire \dac23_dg_init_11_0_reg[0]_0 ;
  wire \dac23_dg_init_11_0_reg_n_0_[0] ;
  wire \dac23_dg_init_11_0_reg_n_0_[10] ;
  wire \dac23_dg_init_11_0_reg_n_0_[11] ;
  wire \dac23_dg_init_11_0_reg_n_0_[12] ;
  wire \dac23_dg_init_11_0_reg_n_0_[13] ;
  wire \dac23_dg_init_11_0_reg_n_0_[14] ;
  wire \dac23_dg_init_11_0_reg_n_0_[15] ;
  wire \dac23_dg_init_11_0_reg_n_0_[1] ;
  wire \dac23_dg_init_11_0_reg_n_0_[2] ;
  wire \dac23_dg_init_11_0_reg_n_0_[3] ;
  wire \dac23_dg_init_11_0_reg_n_0_[4] ;
  wire \dac23_dg_init_11_0_reg_n_0_[5] ;
  wire \dac23_dg_init_11_0_reg_n_0_[6] ;
  wire \dac23_dg_init_11_0_reg_n_0_[7] ;
  wire \dac23_dg_init_11_0_reg_n_0_[8] ;
  wire \dac23_dg_init_11_0_reg_n_0_[9] ;
  wire \dac23_dg_init_12_0_reg[0]_0 ;
  wire \dac23_dg_init_12_0_reg_n_0_[0] ;
  wire \dac23_dg_init_12_0_reg_n_0_[10] ;
  wire \dac23_dg_init_12_0_reg_n_0_[11] ;
  wire \dac23_dg_init_12_0_reg_n_0_[12] ;
  wire \dac23_dg_init_12_0_reg_n_0_[13] ;
  wire \dac23_dg_init_12_0_reg_n_0_[14] ;
  wire \dac23_dg_init_12_0_reg_n_0_[15] ;
  wire \dac23_dg_init_12_0_reg_n_0_[1] ;
  wire \dac23_dg_init_12_0_reg_n_0_[2] ;
  wire \dac23_dg_init_12_0_reg_n_0_[3] ;
  wire \dac23_dg_init_12_0_reg_n_0_[4] ;
  wire \dac23_dg_init_12_0_reg_n_0_[5] ;
  wire \dac23_dg_init_12_0_reg_n_0_[6] ;
  wire \dac23_dg_init_12_0_reg_n_0_[7] ;
  wire \dac23_dg_init_12_0_reg_n_0_[8] ;
  wire \dac23_dg_init_12_0_reg_n_0_[9] ;
  wire \dac23_dg_init_13_0_reg[0]_0 ;
  wire \dac23_dg_init_13_0_reg_n_0_[0] ;
  wire \dac23_dg_init_13_0_reg_n_0_[10] ;
  wire \dac23_dg_init_13_0_reg_n_0_[11] ;
  wire \dac23_dg_init_13_0_reg_n_0_[12] ;
  wire \dac23_dg_init_13_0_reg_n_0_[13] ;
  wire \dac23_dg_init_13_0_reg_n_0_[14] ;
  wire \dac23_dg_init_13_0_reg_n_0_[15] ;
  wire \dac23_dg_init_13_0_reg_n_0_[1] ;
  wire \dac23_dg_init_13_0_reg_n_0_[2] ;
  wire \dac23_dg_init_13_0_reg_n_0_[3] ;
  wire \dac23_dg_init_13_0_reg_n_0_[4] ;
  wire \dac23_dg_init_13_0_reg_n_0_[5] ;
  wire \dac23_dg_init_13_0_reg_n_0_[6] ;
  wire \dac23_dg_init_13_0_reg_n_0_[7] ;
  wire \dac23_dg_init_13_0_reg_n_0_[8] ;
  wire \dac23_dg_init_13_0_reg_n_0_[9] ;
  wire \dac23_dg_init_14_0_reg[0]_0 ;
  wire \dac23_dg_init_14_0_reg_n_0_[0] ;
  wire \dac23_dg_init_14_0_reg_n_0_[10] ;
  wire \dac23_dg_init_14_0_reg_n_0_[11] ;
  wire \dac23_dg_init_14_0_reg_n_0_[12] ;
  wire \dac23_dg_init_14_0_reg_n_0_[13] ;
  wire \dac23_dg_init_14_0_reg_n_0_[14] ;
  wire \dac23_dg_init_14_0_reg_n_0_[15] ;
  wire \dac23_dg_init_14_0_reg_n_0_[1] ;
  wire \dac23_dg_init_14_0_reg_n_0_[2] ;
  wire \dac23_dg_init_14_0_reg_n_0_[3] ;
  wire \dac23_dg_init_14_0_reg_n_0_[4] ;
  wire \dac23_dg_init_14_0_reg_n_0_[5] ;
  wire \dac23_dg_init_14_0_reg_n_0_[6] ;
  wire \dac23_dg_init_14_0_reg_n_0_[7] ;
  wire \dac23_dg_init_14_0_reg_n_0_[8] ;
  wire \dac23_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac23_dg_init_15_0_reg[15]_0 ;
  wire \dac23_dg_init_15_0_reg_n_0_[0] ;
  wire \dac23_dg_init_15_0_reg_n_0_[10] ;
  wire \dac23_dg_init_15_0_reg_n_0_[11] ;
  wire \dac23_dg_init_15_0_reg_n_0_[12] ;
  wire \dac23_dg_init_15_0_reg_n_0_[13] ;
  wire \dac23_dg_init_15_0_reg_n_0_[14] ;
  wire \dac23_dg_init_15_0_reg_n_0_[15] ;
  wire \dac23_dg_init_15_0_reg_n_0_[1] ;
  wire \dac23_dg_init_15_0_reg_n_0_[2] ;
  wire \dac23_dg_init_15_0_reg_n_0_[3] ;
  wire \dac23_dg_init_15_0_reg_n_0_[4] ;
  wire \dac23_dg_init_15_0_reg_n_0_[5] ;
  wire \dac23_dg_init_15_0_reg_n_0_[6] ;
  wire \dac23_dg_init_15_0_reg_n_0_[7] ;
  wire \dac23_dg_init_15_0_reg_n_0_[8] ;
  wire \dac23_dg_init_15_0_reg_n_0_[9] ;
  wire \dac23_dg_init_1_0_reg[0]_0 ;
  wire \dac23_dg_init_1_0_reg_n_0_[0] ;
  wire \dac23_dg_init_1_0_reg_n_0_[10] ;
  wire \dac23_dg_init_1_0_reg_n_0_[11] ;
  wire \dac23_dg_init_1_0_reg_n_0_[12] ;
  wire \dac23_dg_init_1_0_reg_n_0_[13] ;
  wire \dac23_dg_init_1_0_reg_n_0_[14] ;
  wire \dac23_dg_init_1_0_reg_n_0_[15] ;
  wire \dac23_dg_init_1_0_reg_n_0_[1] ;
  wire \dac23_dg_init_1_0_reg_n_0_[2] ;
  wire \dac23_dg_init_1_0_reg_n_0_[3] ;
  wire \dac23_dg_init_1_0_reg_n_0_[4] ;
  wire \dac23_dg_init_1_0_reg_n_0_[5] ;
  wire \dac23_dg_init_1_0_reg_n_0_[6] ;
  wire \dac23_dg_init_1_0_reg_n_0_[7] ;
  wire \dac23_dg_init_1_0_reg_n_0_[8] ;
  wire \dac23_dg_init_1_0_reg_n_0_[9] ;
  wire \dac23_dg_init_2_0_reg[0]_0 ;
  wire \dac23_dg_init_2_0_reg_n_0_[0] ;
  wire \dac23_dg_init_2_0_reg_n_0_[10] ;
  wire \dac23_dg_init_2_0_reg_n_0_[11] ;
  wire \dac23_dg_init_2_0_reg_n_0_[12] ;
  wire \dac23_dg_init_2_0_reg_n_0_[13] ;
  wire \dac23_dg_init_2_0_reg_n_0_[14] ;
  wire \dac23_dg_init_2_0_reg_n_0_[15] ;
  wire \dac23_dg_init_2_0_reg_n_0_[1] ;
  wire \dac23_dg_init_2_0_reg_n_0_[2] ;
  wire \dac23_dg_init_2_0_reg_n_0_[3] ;
  wire \dac23_dg_init_2_0_reg_n_0_[4] ;
  wire \dac23_dg_init_2_0_reg_n_0_[5] ;
  wire \dac23_dg_init_2_0_reg_n_0_[6] ;
  wire \dac23_dg_init_2_0_reg_n_0_[7] ;
  wire \dac23_dg_init_2_0_reg_n_0_[8] ;
  wire \dac23_dg_init_2_0_reg_n_0_[9] ;
  wire \dac23_dg_init_3_0_reg[0]_0 ;
  wire \dac23_dg_init_3_0_reg_n_0_[0] ;
  wire \dac23_dg_init_3_0_reg_n_0_[10] ;
  wire \dac23_dg_init_3_0_reg_n_0_[11] ;
  wire \dac23_dg_init_3_0_reg_n_0_[12] ;
  wire \dac23_dg_init_3_0_reg_n_0_[13] ;
  wire \dac23_dg_init_3_0_reg_n_0_[14] ;
  wire \dac23_dg_init_3_0_reg_n_0_[15] ;
  wire \dac23_dg_init_3_0_reg_n_0_[1] ;
  wire \dac23_dg_init_3_0_reg_n_0_[2] ;
  wire \dac23_dg_init_3_0_reg_n_0_[3] ;
  wire \dac23_dg_init_3_0_reg_n_0_[4] ;
  wire \dac23_dg_init_3_0_reg_n_0_[5] ;
  wire \dac23_dg_init_3_0_reg_n_0_[6] ;
  wire \dac23_dg_init_3_0_reg_n_0_[7] ;
  wire \dac23_dg_init_3_0_reg_n_0_[8] ;
  wire \dac23_dg_init_3_0_reg_n_0_[9] ;
  wire \dac23_dg_init_4_0_reg[0]_0 ;
  wire \dac23_dg_init_4_0_reg_n_0_[0] ;
  wire \dac23_dg_init_4_0_reg_n_0_[10] ;
  wire \dac23_dg_init_4_0_reg_n_0_[11] ;
  wire \dac23_dg_init_4_0_reg_n_0_[12] ;
  wire \dac23_dg_init_4_0_reg_n_0_[13] ;
  wire \dac23_dg_init_4_0_reg_n_0_[14] ;
  wire \dac23_dg_init_4_0_reg_n_0_[15] ;
  wire \dac23_dg_init_4_0_reg_n_0_[1] ;
  wire \dac23_dg_init_4_0_reg_n_0_[2] ;
  wire \dac23_dg_init_4_0_reg_n_0_[3] ;
  wire \dac23_dg_init_4_0_reg_n_0_[4] ;
  wire \dac23_dg_init_4_0_reg_n_0_[5] ;
  wire \dac23_dg_init_4_0_reg_n_0_[6] ;
  wire \dac23_dg_init_4_0_reg_n_0_[7] ;
  wire \dac23_dg_init_4_0_reg_n_0_[8] ;
  wire \dac23_dg_init_4_0_reg_n_0_[9] ;
  wire \dac23_dg_init_5_0_reg[0]_0 ;
  wire \dac23_dg_init_5_0_reg_n_0_[0] ;
  wire \dac23_dg_init_5_0_reg_n_0_[10] ;
  wire \dac23_dg_init_5_0_reg_n_0_[11] ;
  wire \dac23_dg_init_5_0_reg_n_0_[12] ;
  wire \dac23_dg_init_5_0_reg_n_0_[13] ;
  wire \dac23_dg_init_5_0_reg_n_0_[14] ;
  wire \dac23_dg_init_5_0_reg_n_0_[15] ;
  wire \dac23_dg_init_5_0_reg_n_0_[1] ;
  wire \dac23_dg_init_5_0_reg_n_0_[2] ;
  wire \dac23_dg_init_5_0_reg_n_0_[3] ;
  wire \dac23_dg_init_5_0_reg_n_0_[4] ;
  wire \dac23_dg_init_5_0_reg_n_0_[5] ;
  wire \dac23_dg_init_5_0_reg_n_0_[6] ;
  wire \dac23_dg_init_5_0_reg_n_0_[7] ;
  wire \dac23_dg_init_5_0_reg_n_0_[8] ;
  wire \dac23_dg_init_5_0_reg_n_0_[9] ;
  wire \dac23_dg_init_6_0_reg[0]_0 ;
  wire \dac23_dg_init_6_0_reg_n_0_[0] ;
  wire \dac23_dg_init_6_0_reg_n_0_[10] ;
  wire \dac23_dg_init_6_0_reg_n_0_[11] ;
  wire \dac23_dg_init_6_0_reg_n_0_[12] ;
  wire \dac23_dg_init_6_0_reg_n_0_[13] ;
  wire \dac23_dg_init_6_0_reg_n_0_[14] ;
  wire \dac23_dg_init_6_0_reg_n_0_[15] ;
  wire \dac23_dg_init_6_0_reg_n_0_[1] ;
  wire \dac23_dg_init_6_0_reg_n_0_[2] ;
  wire \dac23_dg_init_6_0_reg_n_0_[3] ;
  wire \dac23_dg_init_6_0_reg_n_0_[4] ;
  wire \dac23_dg_init_6_0_reg_n_0_[5] ;
  wire \dac23_dg_init_6_0_reg_n_0_[6] ;
  wire \dac23_dg_init_6_0_reg_n_0_[7] ;
  wire \dac23_dg_init_6_0_reg_n_0_[8] ;
  wire \dac23_dg_init_6_0_reg_n_0_[9] ;
  wire \dac23_dg_init_7_0_reg[0]_0 ;
  wire \dac23_dg_init_7_0_reg_n_0_[0] ;
  wire \dac23_dg_init_7_0_reg_n_0_[10] ;
  wire \dac23_dg_init_7_0_reg_n_0_[11] ;
  wire \dac23_dg_init_7_0_reg_n_0_[12] ;
  wire \dac23_dg_init_7_0_reg_n_0_[13] ;
  wire \dac23_dg_init_7_0_reg_n_0_[14] ;
  wire \dac23_dg_init_7_0_reg_n_0_[15] ;
  wire \dac23_dg_init_7_0_reg_n_0_[1] ;
  wire \dac23_dg_init_7_0_reg_n_0_[2] ;
  wire \dac23_dg_init_7_0_reg_n_0_[3] ;
  wire \dac23_dg_init_7_0_reg_n_0_[4] ;
  wire \dac23_dg_init_7_0_reg_n_0_[5] ;
  wire \dac23_dg_init_7_0_reg_n_0_[6] ;
  wire \dac23_dg_init_7_0_reg_n_0_[7] ;
  wire \dac23_dg_init_7_0_reg_n_0_[8] ;
  wire \dac23_dg_init_7_0_reg_n_0_[9] ;
  wire \dac23_dg_init_8_0_reg[0]_0 ;
  wire \dac23_dg_init_8_0_reg_n_0_[0] ;
  wire \dac23_dg_init_8_0_reg_n_0_[10] ;
  wire \dac23_dg_init_8_0_reg_n_0_[11] ;
  wire \dac23_dg_init_8_0_reg_n_0_[12] ;
  wire \dac23_dg_init_8_0_reg_n_0_[13] ;
  wire \dac23_dg_init_8_0_reg_n_0_[14] ;
  wire \dac23_dg_init_8_0_reg_n_0_[15] ;
  wire \dac23_dg_init_8_0_reg_n_0_[1] ;
  wire \dac23_dg_init_8_0_reg_n_0_[2] ;
  wire \dac23_dg_init_8_0_reg_n_0_[3] ;
  wire \dac23_dg_init_8_0_reg_n_0_[4] ;
  wire \dac23_dg_init_8_0_reg_n_0_[5] ;
  wire \dac23_dg_init_8_0_reg_n_0_[6] ;
  wire \dac23_dg_init_8_0_reg_n_0_[7] ;
  wire \dac23_dg_init_8_0_reg_n_0_[8] ;
  wire \dac23_dg_init_8_0_reg_n_0_[9] ;
  wire \dac23_dg_init_9_0_reg[0]_0 ;
  wire \dac23_dg_init_9_0_reg_n_0_[0] ;
  wire \dac23_dg_init_9_0_reg_n_0_[10] ;
  wire \dac23_dg_init_9_0_reg_n_0_[11] ;
  wire \dac23_dg_init_9_0_reg_n_0_[12] ;
  wire \dac23_dg_init_9_0_reg_n_0_[13] ;
  wire \dac23_dg_init_9_0_reg_n_0_[14] ;
  wire \dac23_dg_init_9_0_reg_n_0_[15] ;
  wire \dac23_dg_init_9_0_reg_n_0_[1] ;
  wire \dac23_dg_init_9_0_reg_n_0_[2] ;
  wire \dac23_dg_init_9_0_reg_n_0_[3] ;
  wire \dac23_dg_init_9_0_reg_n_0_[4] ;
  wire \dac23_dg_init_9_0_reg_n_0_[5] ;
  wire \dac23_dg_init_9_0_reg_n_0_[6] ;
  wire \dac23_dg_init_9_0_reg_n_0_[7] ;
  wire \dac23_dg_init_9_0_reg_n_0_[8] ;
  wire \dac23_dg_init_9_0_reg_n_0_[9] ;
  wire \dac23_dg_mult_control_0_reg[2]_0 ;
  wire \dac23_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac23_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac23_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac23_dg_q_value_0_reg[15]_0 ;
  wire \dac23_dg_q_value_0_reg_n_0_[0] ;
  wire \dac23_dg_q_value_0_reg_n_0_[10] ;
  wire \dac23_dg_q_value_0_reg_n_0_[11] ;
  wire \dac23_dg_q_value_0_reg_n_0_[12] ;
  wire \dac23_dg_q_value_0_reg_n_0_[13] ;
  wire \dac23_dg_q_value_0_reg_n_0_[14] ;
  wire \dac23_dg_q_value_0_reg_n_0_[15] ;
  wire \dac23_dg_q_value_0_reg_n_0_[1] ;
  wire \dac23_dg_q_value_0_reg_n_0_[2] ;
  wire \dac23_dg_q_value_0_reg_n_0_[3] ;
  wire \dac23_dg_q_value_0_reg_n_0_[4] ;
  wire \dac23_dg_q_value_0_reg_n_0_[5] ;
  wire \dac23_dg_q_value_0_reg_n_0_[6] ;
  wire \dac23_dg_q_value_0_reg_n_0_[7] ;
  wire \dac23_dg_q_value_0_reg_n_0_[8] ;
  wire \dac23_dg_q_value_0_reg_n_0_[9] ;
  wire \dac23_dg_type_0_reg[3]_0 ;
  wire \dac23_dg_type_0_reg_n_0_[0] ;
  wire \dac23_dg_type_0_reg_n_0_[1] ;
  wire \dac23_dg_type_0_reg_n_0_[2] ;
  wire \dac23_dg_type_0_reg_n_0_[3] ;
  wire dac2axi_map_wready;
  wire [11:1]dac2slv_rdata;
  wire dac2slv_rden;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [15:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire slv_access_valid_hold;
  wire \slv_addr_reg[2]_rep__4 ;
  wire \slv_addr_reg[2]_rep__4_0 ;
  wire \slv_addr_reg[2]_rep__4_1 ;
  wire \slv_addr_reg[2]_rep__4_2 ;
  wire \slv_addr_reg[2]_rep__4_3 ;
  wire \slv_addr_reg[2]_rep__4_4 ;
  wire \slv_addr_reg[2]_rep__4_5 ;
  wire \slv_addr_reg[2]_rep__4_6 ;
  wire \slv_addr_reg[3]_rep__0 ;
  wire \slv_addr_reg[3]_rep__0_0 ;
  wire \slv_addr_reg[3]_rep__0_1 ;
  wire \slv_addr_reg[3]_rep__1 ;
  wire \slv_addr_reg[3]_rep__1_0 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire \slv_addr_reg[5]_10 ;
  wire \slv_addr_reg[5]_11 ;
  wire \slv_addr_reg[5]_2 ;
  wire \slv_addr_reg[5]_3 ;
  wire \slv_addr_reg[5]_4 ;
  wire \slv_addr_reg[5]_5 ;
  wire \slv_addr_reg[5]_6 ;
  wire \slv_addr_reg[5]_7 ;
  wire \slv_addr_reg[5]_8 ;
  wire \slv_addr_reg[5]_9 ;
  wire \slv_rdata[0]_i_14__1_n_0 ;
  wire \slv_rdata[0]_i_15__1_n_0 ;
  wire \slv_rdata[0]_i_16__1_n_0 ;
  wire \slv_rdata[0]_i_17__1_n_0 ;
  wire \slv_rdata[0]_i_1__1_n_0 ;
  wire \slv_rdata[0]_i_26__1_n_0 ;
  wire \slv_rdata[0]_i_27__1_n_0 ;
  wire \slv_rdata[0]_i_28__1_n_0 ;
  wire \slv_rdata[0]_i_29__1_n_0 ;
  wire \slv_rdata[0]_i_30__1_n_0 ;
  wire \slv_rdata[0]_i_31__1_n_0 ;
  wire \slv_rdata[0]_i_32__1_n_0 ;
  wire \slv_rdata[0]_i_33__1_n_0 ;
  wire \slv_rdata[0]_i_34__1_n_0 ;
  wire \slv_rdata[0]_i_35__1_n_0 ;
  wire \slv_rdata[0]_i_36__1_n_0 ;
  wire \slv_rdata[0]_i_37__1_n_0 ;
  wire \slv_rdata[0]_i_38__1_n_0 ;
  wire \slv_rdata[0]_i_39__1_n_0 ;
  wire \slv_rdata[0]_i_3__1_n_0 ;
  wire \slv_rdata[0]_i_40__1_n_0 ;
  wire \slv_rdata[0]_i_41__1_n_0 ;
  wire \slv_rdata[0]_i_4__1_n_0 ;
  wire \slv_rdata[0]_i_7__1_n_0 ;
  wire \slv_rdata[0]_i_8__1_n_0 ;
  wire \slv_rdata[0]_i_9__1_n_0 ;
  wire \slv_rdata[10]_i_19__1_n_0 ;
  wire \slv_rdata[10]_i_20__1_n_0 ;
  wire \slv_rdata[10]_i_21__1_n_0 ;
  wire \slv_rdata[10]_i_22__1_n_0 ;
  wire \slv_rdata[10]_i_23__1_n_0 ;
  wire \slv_rdata[10]_i_24__1_n_0 ;
  wire \slv_rdata[10]_i_25__1_n_0 ;
  wire \slv_rdata[10]_i_26__1_n_0 ;
  wire \slv_rdata[10]_i_27__1_n_0 ;
  wire \slv_rdata[10]_i_28__1_n_0 ;
  wire \slv_rdata[10]_i_29__1_n_0 ;
  wire \slv_rdata[10]_i_30__1_n_0 ;
  wire \slv_rdata[10]_i_31__1_n_0 ;
  wire \slv_rdata[10]_i_32__1_n_0 ;
  wire \slv_rdata[10]_i_33__1_n_0 ;
  wire \slv_rdata[10]_i_34__1_n_0 ;
  wire \slv_rdata[10]_i_4__1_n_0 ;
  wire \slv_rdata[10]_i_5__1_n_0 ;
  wire \slv_rdata[10]_i_6__1_n_0 ;
  wire \slv_rdata[11]_i_19__1_n_0 ;
  wire \slv_rdata[11]_i_20__1_n_0 ;
  wire \slv_rdata[11]_i_21__1_n_0 ;
  wire \slv_rdata[11]_i_22__1_n_0 ;
  wire \slv_rdata[11]_i_23__1_n_0 ;
  wire \slv_rdata[11]_i_24__1_n_0 ;
  wire \slv_rdata[11]_i_25__1_n_0 ;
  wire \slv_rdata[11]_i_26__1_n_0 ;
  wire \slv_rdata[11]_i_27__1_n_0 ;
  wire \slv_rdata[11]_i_28__1_n_0 ;
  wire \slv_rdata[11]_i_29__1_n_0 ;
  wire \slv_rdata[11]_i_30__1_n_0 ;
  wire \slv_rdata[11]_i_31__1_n_0 ;
  wire \slv_rdata[11]_i_32__1_n_0 ;
  wire \slv_rdata[11]_i_33__1_n_0 ;
  wire \slv_rdata[11]_i_34__1_n_0 ;
  wire \slv_rdata[11]_i_4__1_n_0 ;
  wire \slv_rdata[11]_i_5__1_n_0 ;
  wire \slv_rdata[11]_i_6__1_n_0 ;
  wire \slv_rdata[12]_i_19__1_n_0 ;
  wire \slv_rdata[12]_i_20__1_n_0 ;
  wire \slv_rdata[12]_i_21__1_n_0 ;
  wire \slv_rdata[12]_i_22__1_n_0 ;
  wire \slv_rdata[12]_i_23__1_n_0 ;
  wire \slv_rdata[12]_i_24__1_n_0 ;
  wire \slv_rdata[12]_i_25__1_n_0 ;
  wire \slv_rdata[12]_i_26__1_n_0 ;
  wire \slv_rdata[12]_i_27__1_n_0 ;
  wire \slv_rdata[12]_i_28__1_n_0 ;
  wire \slv_rdata[12]_i_29__1_n_0 ;
  wire \slv_rdata[12]_i_30__1_n_0 ;
  wire \slv_rdata[12]_i_31__1_n_0 ;
  wire \slv_rdata[12]_i_32__1_n_0 ;
  wire \slv_rdata[12]_i_33__1_n_0 ;
  wire \slv_rdata[12]_i_34__1_n_0 ;
  wire \slv_rdata[12]_i_4__1_n_0 ;
  wire \slv_rdata[12]_i_5__1_n_0 ;
  wire \slv_rdata[12]_i_6__1_n_0 ;
  wire \slv_rdata[13]_i_19__1_n_0 ;
  wire \slv_rdata[13]_i_20__1_n_0 ;
  wire \slv_rdata[13]_i_21__1_n_0 ;
  wire \slv_rdata[13]_i_22__1_n_0 ;
  wire \slv_rdata[13]_i_23__1_n_0 ;
  wire \slv_rdata[13]_i_24__1_n_0 ;
  wire \slv_rdata[13]_i_25__1_n_0 ;
  wire \slv_rdata[13]_i_26__1_n_0 ;
  wire \slv_rdata[13]_i_27__1_n_0 ;
  wire \slv_rdata[13]_i_28__1_n_0 ;
  wire \slv_rdata[13]_i_29__1_n_0 ;
  wire \slv_rdata[13]_i_30__1_n_0 ;
  wire \slv_rdata[13]_i_31__1_n_0 ;
  wire \slv_rdata[13]_i_32__1_n_0 ;
  wire \slv_rdata[13]_i_33__1_n_0 ;
  wire \slv_rdata[13]_i_34__1_n_0 ;
  wire \slv_rdata[13]_i_4__1_n_0 ;
  wire \slv_rdata[13]_i_5__1_n_0 ;
  wire \slv_rdata[13]_i_6__1_n_0 ;
  wire \slv_rdata[14]_i_19__1_n_0 ;
  wire \slv_rdata[14]_i_20__1_n_0 ;
  wire \slv_rdata[14]_i_21__1_n_0 ;
  wire \slv_rdata[14]_i_22__1_n_0 ;
  wire \slv_rdata[14]_i_23__1_n_0 ;
  wire \slv_rdata[14]_i_24__1_n_0 ;
  wire \slv_rdata[14]_i_25__1_n_0 ;
  wire \slv_rdata[14]_i_26__1_n_0 ;
  wire \slv_rdata[14]_i_27__1_n_0 ;
  wire \slv_rdata[14]_i_28__1_n_0 ;
  wire \slv_rdata[14]_i_29__1_n_0 ;
  wire \slv_rdata[14]_i_30__1_n_0 ;
  wire \slv_rdata[14]_i_31__1_n_0 ;
  wire \slv_rdata[14]_i_32__1_n_0 ;
  wire \slv_rdata[14]_i_33__1_n_0 ;
  wire \slv_rdata[14]_i_34__1_n_0 ;
  wire \slv_rdata[14]_i_4__1_n_0 ;
  wire \slv_rdata[14]_i_5__1_n_0 ;
  wire \slv_rdata[14]_i_6__1_n_0 ;
  wire \slv_rdata[15]_i_19__0_n_0 ;
  wire \slv_rdata[15]_i_20__0_n_0 ;
  wire \slv_rdata[15]_i_21__1_n_0 ;
  wire \slv_rdata[15]_i_22__1_n_0 ;
  wire \slv_rdata[15]_i_23__1_n_0 ;
  wire \slv_rdata[15]_i_24__1_n_0 ;
  wire \slv_rdata[15]_i_25__1_n_0 ;
  wire \slv_rdata[15]_i_26__1_n_0 ;
  wire \slv_rdata[15]_i_27__1_n_0 ;
  wire \slv_rdata[15]_i_28__1_n_0 ;
  wire \slv_rdata[15]_i_29__1_n_0 ;
  wire \slv_rdata[15]_i_2__0_0 ;
  wire \slv_rdata[15]_i_2__0_1 ;
  wire \slv_rdata[15]_i_30__1_n_0 ;
  wire \slv_rdata[15]_i_31__1_n_0 ;
  wire \slv_rdata[15]_i_32__1_n_0 ;
  wire \slv_rdata[15]_i_33__1_n_0 ;
  wire \slv_rdata[15]_i_34__1_n_0 ;
  wire \slv_rdata[15]_i_4__1_n_0 ;
  wire \slv_rdata[15]_i_5__0_n_0 ;
  wire \slv_rdata[15]_i_6__1_n_0 ;
  wire \slv_rdata[1]_i_14__1_n_0 ;
  wire \slv_rdata[1]_i_15__1_n_0 ;
  wire \slv_rdata[1]_i_16__1_n_0 ;
  wire \slv_rdata[1]_i_17__1_n_0 ;
  wire \slv_rdata[1]_i_1__1_n_0 ;
  wire \slv_rdata[1]_i_26__1_n_0 ;
  wire \slv_rdata[1]_i_27__1_n_0 ;
  wire \slv_rdata[1]_i_28__1_n_0 ;
  wire \slv_rdata[1]_i_29__1_n_0 ;
  wire \slv_rdata[1]_i_30__1_n_0 ;
  wire \slv_rdata[1]_i_31__1_n_0 ;
  wire \slv_rdata[1]_i_32__1_n_0 ;
  wire \slv_rdata[1]_i_33__1_n_0 ;
  wire \slv_rdata[1]_i_34__1_n_0 ;
  wire \slv_rdata[1]_i_35__1_n_0 ;
  wire \slv_rdata[1]_i_36__1_n_0 ;
  wire \slv_rdata[1]_i_37__1_n_0 ;
  wire \slv_rdata[1]_i_38__1_n_0 ;
  wire \slv_rdata[1]_i_39__1_n_0 ;
  wire \slv_rdata[1]_i_3__1_n_0 ;
  wire \slv_rdata[1]_i_40__1_n_0 ;
  wire \slv_rdata[1]_i_41__1_n_0 ;
  wire \slv_rdata[1]_i_4__1_n_0 ;
  wire \slv_rdata[1]_i_7__1_n_0 ;
  wire \slv_rdata[1]_i_8__1_n_0 ;
  wire \slv_rdata[1]_i_9__1_n_0 ;
  wire \slv_rdata[2]_i_14__0_n_0 ;
  wire \slv_rdata[2]_i_15__1_n_0 ;
  wire \slv_rdata[2]_i_16__1_n_0 ;
  wire \slv_rdata[2]_i_17__1_n_0 ;
  wire \slv_rdata[2]_i_1__1_n_0 ;
  wire \slv_rdata[2]_i_26__0_n_0 ;
  wire \slv_rdata[2]_i_27__1_n_0 ;
  wire \slv_rdata[2]_i_28__1_n_0 ;
  wire \slv_rdata[2]_i_29__1_n_0 ;
  wire \slv_rdata[2]_i_30__1_n_0 ;
  wire \slv_rdata[2]_i_31__1_n_0 ;
  wire \slv_rdata[2]_i_32__1_n_0 ;
  wire \slv_rdata[2]_i_33__1_n_0 ;
  wire \slv_rdata[2]_i_34__1_n_0 ;
  wire \slv_rdata[2]_i_35__1_n_0 ;
  wire \slv_rdata[2]_i_36__1_n_0 ;
  wire \slv_rdata[2]_i_37__1_n_0 ;
  wire \slv_rdata[2]_i_38__1_n_0 ;
  wire \slv_rdata[2]_i_39__1_n_0 ;
  wire \slv_rdata[2]_i_3__1_n_0 ;
  wire \slv_rdata[2]_i_40__1_n_0 ;
  wire \slv_rdata[2]_i_41__1_n_0 ;
  wire \slv_rdata[2]_i_4__0_n_0 ;
  wire \slv_rdata[2]_i_7__0_n_0 ;
  wire \slv_rdata[2]_i_8__1_n_0 ;
  wire \slv_rdata[2]_i_9__1_n_0 ;
  wire \slv_rdata[3]_i_21__1_n_0 ;
  wire \slv_rdata[3]_i_22__1_n_0 ;
  wire \slv_rdata[3]_i_23__1_n_0 ;
  wire \slv_rdata[3]_i_24__1_n_0 ;
  wire \slv_rdata[3]_i_25__1_n_0 ;
  wire \slv_rdata[3]_i_26__1_n_0 ;
  wire \slv_rdata[3]_i_27__1_n_0 ;
  wire \slv_rdata[3]_i_28__1_n_0 ;
  wire \slv_rdata[3]_i_29__1_n_0 ;
  wire \slv_rdata[3]_i_30__1_n_0 ;
  wire \slv_rdata[3]_i_31__1_n_0 ;
  wire \slv_rdata[3]_i_32__1_n_0 ;
  wire \slv_rdata[3]_i_33__1_n_0 ;
  wire \slv_rdata[3]_i_34__1_n_0 ;
  wire \slv_rdata[3]_i_35__1_n_0 ;
  wire \slv_rdata[3]_i_36__1_n_0 ;
  wire \slv_rdata[3]_i_37__1_n_0 ;
  wire \slv_rdata[3]_i_38__1_n_0 ;
  wire \slv_rdata[3]_i_39__1_n_0 ;
  wire \slv_rdata[3]_i_40__1_n_0 ;
  wire \slv_rdata[3]_i_4__1_n_0 ;
  wire \slv_rdata[3]_i_5__1_n_0 ;
  wire \slv_rdata[4]_i_11__1_n_0 ;
  wire \slv_rdata[4]_i_12__1_n_0 ;
  wire \slv_rdata[4]_i_13__1_n_0 ;
  wire \slv_rdata[4]_i_22__1_n_0 ;
  wire \slv_rdata[4]_i_23__1_n_0 ;
  wire \slv_rdata[4]_i_24__1_n_0 ;
  wire \slv_rdata[4]_i_25__1_n_0 ;
  wire \slv_rdata[4]_i_26__1_n_0 ;
  wire \slv_rdata[4]_i_27__1_n_0 ;
  wire \slv_rdata[4]_i_28__1_n_0 ;
  wire \slv_rdata[4]_i_29__1_n_0 ;
  wire \slv_rdata[4]_i_30__1_n_0 ;
  wire \slv_rdata[4]_i_31__1_n_0 ;
  wire \slv_rdata[4]_i_32__1_n_0 ;
  wire \slv_rdata[4]_i_33__1_n_0 ;
  wire \slv_rdata[4]_i_34__1_n_0 ;
  wire \slv_rdata[4]_i_35__1_n_0 ;
  wire \slv_rdata[4]_i_36__1_n_0 ;
  wire \slv_rdata[4]_i_37__1_n_0 ;
  wire \slv_rdata[4]_i_4__1_n_0 ;
  wire \slv_rdata[4]_i_5__1_n_0 ;
  wire \slv_rdata[4]_i_6__1_n_0 ;
  wire \slv_rdata[5]_i_11__1_n_0 ;
  wire \slv_rdata[5]_i_12__1_n_0 ;
  wire \slv_rdata[5]_i_13__1_n_0 ;
  wire \slv_rdata[5]_i_22__1_n_0 ;
  wire \slv_rdata[5]_i_23__1_n_0 ;
  wire \slv_rdata[5]_i_24__1_n_0 ;
  wire \slv_rdata[5]_i_25__1_n_0 ;
  wire \slv_rdata[5]_i_26__1_n_0 ;
  wire \slv_rdata[5]_i_27__1_n_0 ;
  wire \slv_rdata[5]_i_28__1_n_0 ;
  wire \slv_rdata[5]_i_29__1_n_0 ;
  wire \slv_rdata[5]_i_30__1_n_0 ;
  wire \slv_rdata[5]_i_31__1_n_0 ;
  wire \slv_rdata[5]_i_32__1_n_0 ;
  wire \slv_rdata[5]_i_33__1_n_0 ;
  wire \slv_rdata[5]_i_34__1_n_0 ;
  wire \slv_rdata[5]_i_35__1_n_0 ;
  wire \slv_rdata[5]_i_36__1_n_0 ;
  wire \slv_rdata[5]_i_37__1_n_0 ;
  wire \slv_rdata[5]_i_4__1_n_0 ;
  wire \slv_rdata[5]_i_5__1_n_0 ;
  wire \slv_rdata[5]_i_6__1_n_0 ;
  wire \slv_rdata[6]_i_11__1_n_0 ;
  wire \slv_rdata[6]_i_12__1_n_0 ;
  wire \slv_rdata[6]_i_13__1_n_0 ;
  wire \slv_rdata[6]_i_22__1_n_0 ;
  wire \slv_rdata[6]_i_23__1_n_0 ;
  wire \slv_rdata[6]_i_24__1_n_0 ;
  wire \slv_rdata[6]_i_25__1_n_0 ;
  wire \slv_rdata[6]_i_26__1_n_0 ;
  wire \slv_rdata[6]_i_27__1_n_0 ;
  wire \slv_rdata[6]_i_28__1_n_0 ;
  wire \slv_rdata[6]_i_29__1_n_0 ;
  wire \slv_rdata[6]_i_30__1_n_0 ;
  wire \slv_rdata[6]_i_31__1_n_0 ;
  wire \slv_rdata[6]_i_32__1_n_0 ;
  wire \slv_rdata[6]_i_33__1_n_0 ;
  wire \slv_rdata[6]_i_34__1_n_0 ;
  wire \slv_rdata[6]_i_35__1_n_0 ;
  wire \slv_rdata[6]_i_36__1_n_0 ;
  wire \slv_rdata[6]_i_37__1_n_0 ;
  wire \slv_rdata[6]_i_4__1_n_0 ;
  wire \slv_rdata[6]_i_5__1_n_0 ;
  wire \slv_rdata[6]_i_6__1_n_0 ;
  wire \slv_rdata[7]_i_11__1_n_0 ;
  wire \slv_rdata[7]_i_12__1_n_0 ;
  wire \slv_rdata[7]_i_21__1_n_0 ;
  wire \slv_rdata[7]_i_22__1_n_0 ;
  wire \slv_rdata[7]_i_23__1_n_0 ;
  wire \slv_rdata[7]_i_24__1_n_0 ;
  wire \slv_rdata[7]_i_25__1_n_0 ;
  wire \slv_rdata[7]_i_26__1_n_0 ;
  wire \slv_rdata[7]_i_27__1_n_0 ;
  wire \slv_rdata[7]_i_28__1_n_0 ;
  wire \slv_rdata[7]_i_29__1_n_0 ;
  wire \slv_rdata[7]_i_30__1_n_0 ;
  wire \slv_rdata[7]_i_31__1_n_0 ;
  wire \slv_rdata[7]_i_32__1_n_0 ;
  wire \slv_rdata[7]_i_33__1_n_0 ;
  wire \slv_rdata[7]_i_34__1_n_0 ;
  wire \slv_rdata[7]_i_35__1_n_0 ;
  wire \slv_rdata[7]_i_36__1_n_0 ;
  wire \slv_rdata[7]_i_4__1_n_0 ;
  wire \slv_rdata[7]_i_5__1_n_0 ;
  wire \slv_rdata[7]_i_6__1_n_0 ;
  wire \slv_rdata[8]_i_19__1_n_0 ;
  wire \slv_rdata[8]_i_20__1_n_0 ;
  wire \slv_rdata[8]_i_21__1_n_0 ;
  wire \slv_rdata[8]_i_22__1_n_0 ;
  wire \slv_rdata[8]_i_23__1_n_0 ;
  wire \slv_rdata[8]_i_24__1_n_0 ;
  wire \slv_rdata[8]_i_25__1_n_0 ;
  wire \slv_rdata[8]_i_26__1_n_0 ;
  wire \slv_rdata[8]_i_27__1_n_0 ;
  wire \slv_rdata[8]_i_28__1_n_0 ;
  wire \slv_rdata[8]_i_29__1_n_0 ;
  wire \slv_rdata[8]_i_30__1_n_0 ;
  wire \slv_rdata[8]_i_31__1_n_0 ;
  wire \slv_rdata[8]_i_32__1_n_0 ;
  wire \slv_rdata[8]_i_33__1_n_0 ;
  wire \slv_rdata[8]_i_34__1_n_0 ;
  wire \slv_rdata[8]_i_4__1_n_0 ;
  wire \slv_rdata[8]_i_5__1_n_0 ;
  wire \slv_rdata[8]_i_6__1_n_0 ;
  wire \slv_rdata[9]_i_19__1_n_0 ;
  wire \slv_rdata[9]_i_20__1_n_0 ;
  wire \slv_rdata[9]_i_21__1_n_0 ;
  wire \slv_rdata[9]_i_22__1_n_0 ;
  wire \slv_rdata[9]_i_23__1_n_0 ;
  wire \slv_rdata[9]_i_24__1_n_0 ;
  wire \slv_rdata[9]_i_25__1_n_0 ;
  wire \slv_rdata[9]_i_26__1_n_0 ;
  wire \slv_rdata[9]_i_27__1_n_0 ;
  wire \slv_rdata[9]_i_28__1_n_0 ;
  wire \slv_rdata[9]_i_29__1_n_0 ;
  wire \slv_rdata[9]_i_30__1_n_0 ;
  wire \slv_rdata[9]_i_31__1_n_0 ;
  wire \slv_rdata[9]_i_32__1_n_0 ;
  wire \slv_rdata[9]_i_33__1_n_0 ;
  wire \slv_rdata[9]_i_34__1_n_0 ;
  wire \slv_rdata[9]_i_4__1_n_0 ;
  wire \slv_rdata[9]_i_5__1_n_0 ;
  wire \slv_rdata[9]_i_6__1_n_0 ;
  wire \slv_rdata_reg[0]_0 ;
  wire \slv_rdata_reg[0]_i_10__1_n_0 ;
  wire \slv_rdata_reg[0]_i_11__1_n_0 ;
  wire \slv_rdata_reg[0]_i_12__1_n_0 ;
  wire \slv_rdata_reg[0]_i_13__1_n_0 ;
  wire \slv_rdata_reg[0]_i_18__1_n_0 ;
  wire \slv_rdata_reg[0]_i_19__1_n_0 ;
  wire \slv_rdata_reg[0]_i_20__1_n_0 ;
  wire \slv_rdata_reg[0]_i_21__1_n_0 ;
  wire \slv_rdata_reg[0]_i_22__1_n_0 ;
  wire \slv_rdata_reg[0]_i_23__1_n_0 ;
  wire \slv_rdata_reg[0]_i_24__1_n_0 ;
  wire \slv_rdata_reg[0]_i_25__1_n_0 ;
  wire \slv_rdata_reg[0]_i_2__1_n_0 ;
  wire \slv_rdata_reg[0]_i_5__1_0 ;
  wire \slv_rdata_reg[0]_i_5__1_n_0 ;
  wire \slv_rdata_reg[0]_i_6__1_n_0 ;
  wire \slv_rdata_reg[10]_0 ;
  wire \slv_rdata_reg[10]_1 ;
  wire \slv_rdata_reg[10]_i_10__1_n_0 ;
  wire \slv_rdata_reg[10]_i_11__1_n_0 ;
  wire \slv_rdata_reg[10]_i_12__1_n_0 ;
  wire \slv_rdata_reg[10]_i_13__1_n_0 ;
  wire \slv_rdata_reg[10]_i_14__1_n_0 ;
  wire \slv_rdata_reg[10]_i_15__1_n_0 ;
  wire \slv_rdata_reg[10]_i_16__1_n_0 ;
  wire \slv_rdata_reg[10]_i_17__1_n_0 ;
  wire \slv_rdata_reg[10]_i_18__1_n_0 ;
  wire \slv_rdata_reg[10]_i_7__1_n_0 ;
  wire \slv_rdata_reg[10]_i_8__1_n_0 ;
  wire \slv_rdata_reg[10]_i_9__1_n_0 ;
  wire \slv_rdata_reg[11]_0 ;
  wire \slv_rdata_reg[11]_1 ;
  wire \slv_rdata_reg[11]_i_10__1_n_0 ;
  wire \slv_rdata_reg[11]_i_11__1_n_0 ;
  wire \slv_rdata_reg[11]_i_12__1_n_0 ;
  wire \slv_rdata_reg[11]_i_13__1_n_0 ;
  wire \slv_rdata_reg[11]_i_14__1_n_0 ;
  wire \slv_rdata_reg[11]_i_15__1_n_0 ;
  wire \slv_rdata_reg[11]_i_16__1_n_0 ;
  wire \slv_rdata_reg[11]_i_17__1_n_0 ;
  wire \slv_rdata_reg[11]_i_18__1_n_0 ;
  wire \slv_rdata_reg[11]_i_7__1_n_0 ;
  wire \slv_rdata_reg[11]_i_8__1_n_0 ;
  wire \slv_rdata_reg[11]_i_9__1_n_0 ;
  wire \slv_rdata_reg[12]_0 ;
  wire \slv_rdata_reg[12]_i_10__1_n_0 ;
  wire \slv_rdata_reg[12]_i_11__1_n_0 ;
  wire \slv_rdata_reg[12]_i_12__1_n_0 ;
  wire \slv_rdata_reg[12]_i_13__1_n_0 ;
  wire \slv_rdata_reg[12]_i_14__1_n_0 ;
  wire \slv_rdata_reg[12]_i_15__1_0 ;
  wire \slv_rdata_reg[12]_i_15__1_n_0 ;
  wire \slv_rdata_reg[12]_i_16__1_n_0 ;
  wire \slv_rdata_reg[12]_i_17__1_n_0 ;
  wire \slv_rdata_reg[12]_i_18__1_n_0 ;
  wire \slv_rdata_reg[12]_i_7__1_n_0 ;
  wire \slv_rdata_reg[12]_i_8__1_n_0 ;
  wire \slv_rdata_reg[12]_i_9__1_n_0 ;
  wire \slv_rdata_reg[13]_0 ;
  wire \slv_rdata_reg[13]_1 ;
  wire \slv_rdata_reg[13]_i_10__1_n_0 ;
  wire \slv_rdata_reg[13]_i_11__1_n_0 ;
  wire \slv_rdata_reg[13]_i_12__1_n_0 ;
  wire \slv_rdata_reg[13]_i_13__1_n_0 ;
  wire \slv_rdata_reg[13]_i_14__1_n_0 ;
  wire \slv_rdata_reg[13]_i_15__1_n_0 ;
  wire \slv_rdata_reg[13]_i_16__1_n_0 ;
  wire \slv_rdata_reg[13]_i_17__1_0 ;
  wire \slv_rdata_reg[13]_i_17__1_n_0 ;
  wire \slv_rdata_reg[13]_i_18__1_n_0 ;
  wire \slv_rdata_reg[13]_i_7__1_n_0 ;
  wire \slv_rdata_reg[13]_i_8__1_n_0 ;
  wire \slv_rdata_reg[13]_i_9__1_n_0 ;
  wire \slv_rdata_reg[14]_0 ;
  wire \slv_rdata_reg[14]_i_10__1_n_0 ;
  wire \slv_rdata_reg[14]_i_11__1_n_0 ;
  wire \slv_rdata_reg[14]_i_12__1_n_0 ;
  wire \slv_rdata_reg[14]_i_13__1_n_0 ;
  wire \slv_rdata_reg[14]_i_14__1_n_0 ;
  wire \slv_rdata_reg[14]_i_15__1_n_0 ;
  wire \slv_rdata_reg[14]_i_16__1_n_0 ;
  wire \slv_rdata_reg[14]_i_17__1_n_0 ;
  wire \slv_rdata_reg[14]_i_18__1_n_0 ;
  wire \slv_rdata_reg[14]_i_7__1_n_0 ;
  wire \slv_rdata_reg[14]_i_8__1_n_0 ;
  wire \slv_rdata_reg[14]_i_9__1_n_0 ;
  wire [4:0]\slv_rdata_reg[15]_0 ;
  wire \slv_rdata_reg[15]_1 ;
  wire \slv_rdata_reg[15]_2 ;
  wire \slv_rdata_reg[15]_3 ;
  wire \slv_rdata_reg[15]_i_10__1_n_0 ;
  wire \slv_rdata_reg[15]_i_11__1_n_0 ;
  wire \slv_rdata_reg[15]_i_12__1_0 ;
  wire \slv_rdata_reg[15]_i_12__1_1 ;
  wire \slv_rdata_reg[15]_i_12__1_n_0 ;
  wire \slv_rdata_reg[15]_i_13__1_n_0 ;
  wire \slv_rdata_reg[15]_i_14__1_n_0 ;
  wire \slv_rdata_reg[15]_i_15__1_n_0 ;
  wire \slv_rdata_reg[15]_i_16__1_n_0 ;
  wire \slv_rdata_reg[15]_i_17__1_n_0 ;
  wire \slv_rdata_reg[15]_i_18__1_n_0 ;
  wire \slv_rdata_reg[15]_i_7__0_n_0 ;
  wire \slv_rdata_reg[15]_i_8__0_n_0 ;
  wire \slv_rdata_reg[15]_i_9__1_n_0 ;
  wire \slv_rdata_reg[1]_0 ;
  wire \slv_rdata_reg[1]_i_10__1_n_0 ;
  wire \slv_rdata_reg[1]_i_11__1_n_0 ;
  wire \slv_rdata_reg[1]_i_12__1_n_0 ;
  wire \slv_rdata_reg[1]_i_13__1_n_0 ;
  wire \slv_rdata_reg[1]_i_18__1_n_0 ;
  wire \slv_rdata_reg[1]_i_19__1_n_0 ;
  wire \slv_rdata_reg[1]_i_20__1_n_0 ;
  wire \slv_rdata_reg[1]_i_21__1_n_0 ;
  wire \slv_rdata_reg[1]_i_22__1_n_0 ;
  wire \slv_rdata_reg[1]_i_23__1_n_0 ;
  wire \slv_rdata_reg[1]_i_24__1_n_0 ;
  wire \slv_rdata_reg[1]_i_25__1_n_0 ;
  wire \slv_rdata_reg[1]_i_2__1_n_0 ;
  wire \slv_rdata_reg[1]_i_5__1_n_0 ;
  wire \slv_rdata_reg[1]_i_6__1_n_0 ;
  wire \slv_rdata_reg[2]_0 ;
  wire \slv_rdata_reg[2]_1 ;
  wire \slv_rdata_reg[2]_2 ;
  wire \slv_rdata_reg[2]_i_10__0_n_0 ;
  wire \slv_rdata_reg[2]_i_11__1_n_0 ;
  wire \slv_rdata_reg[2]_i_12__1_n_0 ;
  wire \slv_rdata_reg[2]_i_13__1_n_0 ;
  wire \slv_rdata_reg[2]_i_18__0_n_0 ;
  wire \slv_rdata_reg[2]_i_19__1_n_0 ;
  wire \slv_rdata_reg[2]_i_20__1_n_0 ;
  wire \slv_rdata_reg[2]_i_21__1_n_0 ;
  wire \slv_rdata_reg[2]_i_22__1_n_0 ;
  wire \slv_rdata_reg[2]_i_23__1_n_0 ;
  wire \slv_rdata_reg[2]_i_24__1_n_0 ;
  wire \slv_rdata_reg[2]_i_25__1_n_0 ;
  wire \slv_rdata_reg[2]_i_2__1_n_0 ;
  wire \slv_rdata_reg[2]_i_5__0_n_0 ;
  wire \slv_rdata_reg[2]_i_6__1_n_0 ;
  wire \slv_rdata_reg[3]_0 ;
  wire \slv_rdata_reg[3]_1 ;
  wire \slv_rdata_reg[3]_i_10__1_n_0 ;
  wire \slv_rdata_reg[3]_i_11__1_n_0 ;
  wire \slv_rdata_reg[3]_i_12__1_n_0 ;
  wire \slv_rdata_reg[3]_i_13__1_n_0 ;
  wire \slv_rdata_reg[3]_i_14__1_n_0 ;
  wire \slv_rdata_reg[3]_i_15__1_n_0 ;
  wire \slv_rdata_reg[3]_i_16__1_n_0 ;
  wire \slv_rdata_reg[3]_i_17__1_n_0 ;
  wire \slv_rdata_reg[3]_i_18__1_n_0 ;
  wire \slv_rdata_reg[3]_i_19__1_n_0 ;
  wire \slv_rdata_reg[3]_i_20__1_n_0 ;
  wire \slv_rdata_reg[3]_i_6__1_n_0 ;
  wire \slv_rdata_reg[3]_i_7__1_n_0 ;
  wire \slv_rdata_reg[3]_i_8__1_n_0 ;
  wire \slv_rdata_reg[3]_i_9__1_n_0 ;
  wire \slv_rdata_reg[4]_0 ;
  wire \slv_rdata_reg[4]_1 ;
  wire \slv_rdata_reg[4]_i_10__1_n_0 ;
  wire \slv_rdata_reg[4]_i_14__1_n_0 ;
  wire \slv_rdata_reg[4]_i_15__1_n_0 ;
  wire \slv_rdata_reg[4]_i_16__1_n_0 ;
  wire \slv_rdata_reg[4]_i_17__1_n_0 ;
  wire \slv_rdata_reg[4]_i_18__1_0 ;
  wire \slv_rdata_reg[4]_i_18__1_n_0 ;
  wire \slv_rdata_reg[4]_i_19__1_n_0 ;
  wire \slv_rdata_reg[4]_i_20__1_n_0 ;
  wire \slv_rdata_reg[4]_i_21__1_n_0 ;
  wire \slv_rdata_reg[4]_i_7__1_n_0 ;
  wire \slv_rdata_reg[4]_i_8__1_n_0 ;
  wire \slv_rdata_reg[4]_i_9__1_n_0 ;
  wire \slv_rdata_reg[5]_0 ;
  wire \slv_rdata_reg[5]_1 ;
  wire \slv_rdata_reg[5]_i_10__1_n_0 ;
  wire \slv_rdata_reg[5]_i_14__1_n_0 ;
  wire \slv_rdata_reg[5]_i_15__1_n_0 ;
  wire \slv_rdata_reg[5]_i_16__1_0 ;
  wire \slv_rdata_reg[5]_i_16__1_n_0 ;
  wire \slv_rdata_reg[5]_i_17__1_n_0 ;
  wire \slv_rdata_reg[5]_i_18__1_n_0 ;
  wire \slv_rdata_reg[5]_i_19__1_n_0 ;
  wire \slv_rdata_reg[5]_i_20__1_n_0 ;
  wire \slv_rdata_reg[5]_i_21__1_n_0 ;
  wire \slv_rdata_reg[5]_i_7__1_n_0 ;
  wire \slv_rdata_reg[5]_i_8__1_n_0 ;
  wire \slv_rdata_reg[5]_i_9__1_n_0 ;
  wire \slv_rdata_reg[6]_0 ;
  wire \slv_rdata_reg[6]_1 ;
  wire \slv_rdata_reg[6]_2 ;
  wire \slv_rdata_reg[6]_i_10__1_n_0 ;
  wire \slv_rdata_reg[6]_i_14__1_n_0 ;
  wire \slv_rdata_reg[6]_i_15__1_n_0 ;
  wire \slv_rdata_reg[6]_i_16__1_n_0 ;
  wire \slv_rdata_reg[6]_i_17__1_n_0 ;
  wire \slv_rdata_reg[6]_i_18__1_n_0 ;
  wire \slv_rdata_reg[6]_i_19__1_n_0 ;
  wire \slv_rdata_reg[6]_i_20__1_n_0 ;
  wire \slv_rdata_reg[6]_i_21__1_n_0 ;
  wire \slv_rdata_reg[6]_i_7__1_n_0 ;
  wire \slv_rdata_reg[6]_i_8__1_n_0 ;
  wire \slv_rdata_reg[6]_i_9__1_n_0 ;
  wire \slv_rdata_reg[7]_0 ;
  wire \slv_rdata_reg[7]_1 ;
  wire \slv_rdata_reg[7]_i_10__1_n_0 ;
  wire \slv_rdata_reg[7]_i_13__1_n_0 ;
  wire \slv_rdata_reg[7]_i_14__1_n_0 ;
  wire \slv_rdata_reg[7]_i_15__1_n_0 ;
  wire \slv_rdata_reg[7]_i_16__1_n_0 ;
  wire \slv_rdata_reg[7]_i_17__1_n_0 ;
  wire \slv_rdata_reg[7]_i_18__1_n_0 ;
  wire \slv_rdata_reg[7]_i_19__1_n_0 ;
  wire \slv_rdata_reg[7]_i_20__1_n_0 ;
  wire \slv_rdata_reg[7]_i_7__1_n_0 ;
  wire \slv_rdata_reg[7]_i_8__1_n_0 ;
  wire \slv_rdata_reg[7]_i_9__1_n_0 ;
  wire \slv_rdata_reg[8]_0 ;
  wire \slv_rdata_reg[8]_1 ;
  wire \slv_rdata_reg[8]_i_10__1_n_0 ;
  wire \slv_rdata_reg[8]_i_11__1_n_0 ;
  wire \slv_rdata_reg[8]_i_12__1_n_0 ;
  wire \slv_rdata_reg[8]_i_13__1_n_0 ;
  wire \slv_rdata_reg[8]_i_14__1_n_0 ;
  wire \slv_rdata_reg[8]_i_15__1_n_0 ;
  wire \slv_rdata_reg[8]_i_16__1_n_0 ;
  wire \slv_rdata_reg[8]_i_17__1_n_0 ;
  wire \slv_rdata_reg[8]_i_18__1_n_0 ;
  wire \slv_rdata_reg[8]_i_7__1_n_0 ;
  wire \slv_rdata_reg[8]_i_8__1_n_0 ;
  wire \slv_rdata_reg[8]_i_9__1_n_0 ;
  wire \slv_rdata_reg[9]_0 ;
  wire \slv_rdata_reg[9]_1 ;
  wire \slv_rdata_reg[9]_i_10__1_n_0 ;
  wire \slv_rdata_reg[9]_i_11__1_n_0 ;
  wire \slv_rdata_reg[9]_i_12__1_n_0 ;
  wire \slv_rdata_reg[9]_i_13__1_n_0 ;
  wire \slv_rdata_reg[9]_i_14__1_n_0 ;
  wire \slv_rdata_reg[9]_i_15__1_n_0 ;
  wire \slv_rdata_reg[9]_i_16__1_n_0 ;
  wire \slv_rdata_reg[9]_i_17__1_n_0 ;
  wire \slv_rdata_reg[9]_i_18__1_n_0 ;
  wire \slv_rdata_reg[9]_i_7__1_n_0 ;
  wire \slv_rdata_reg[9]_i_8__1_n_0 ;
  wire \slv_rdata_reg[9]_i_9__1_n_0 ;
  wire slv_rden_r;
  wire slv_rden_r_0;
  wire slv_rden_r_2;
  wire slv_rden_r_reg_0;
  wire [6:0]slv_wdata_r_internal;
  wire \slv_wdata_r_internal_reg_n_0_[10] ;
  wire \slv_wdata_r_internal_reg_n_0_[11] ;
  wire \slv_wdata_r_internal_reg_n_0_[12] ;
  wire \slv_wdata_r_internal_reg_n_0_[13] ;
  wire \slv_wdata_r_internal_reg_n_0_[14] ;
  wire \slv_wdata_r_internal_reg_n_0_[15] ;
  wire \slv_wdata_r_internal_reg_n_0_[7] ;
  wire \slv_wdata_r_internal_reg_n_0_[8] ;
  wire \slv_wdata_r_internal_reg_n_0_[9] ;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;
  wire slv_wren_done_pulse_1;

  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[10]_i_3 
       (.I0(dac2slv_rdata[10]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[9]),
        .O(\slv_rdata_reg[10]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[11]_i_3 
       (.I0(dac2slv_rdata[11]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[10]),
        .O(\slv_rdata_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[1]_i_3 
       (.I0(dac2slv_rdata[1]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[0]),
        .O(\slv_rdata_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[2]_i_3 
       (.I0(dac2slv_rdata[2]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[1]),
        .O(\slv_rdata_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[3]_i_3 
       (.I0(dac2slv_rdata[3]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[2]),
        .O(\slv_rdata_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[4]_i_3 
       (.I0(dac2slv_rdata[4]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[3]),
        .O(\slv_rdata_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[5]_i_3 
       (.I0(dac2slv_rdata[5]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[4]),
        .O(\slv_rdata_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[6]_i_3 
       (.I0(dac2slv_rdata[6]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[5]),
        .O(\slv_rdata_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[7]_i_3 
       (.I0(dac2slv_rdata[7]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[6]),
        .O(\slv_rdata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[8]_i_3 
       (.I0(dac2slv_rdata[8]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[7]),
        .O(\slv_rdata_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_rdata[9]_i_3 
       (.I0(dac2slv_rdata[9]),
        .I1(\axi_rdata[11]_i_2 ),
        .I2(dac1slv_rdata[8]),
        .O(\slv_rdata_reg[9]_0 ));
  project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen__xdcDup__3 clk2clk_handshake_pulse_gen_i
       (.E(clk2clk_handshake_pulse_gen_i_n_1),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .\axi_rresp[1]_i_5 (\axi_rdata[11]_i_2 ),
        .clk1_ready_pulse_reg_0(clk1_ready_pulse_reg),
        .clk2_valid_pulse_reg_0(slv_wren_clk2),
        .clk2_valid_pulse_reg_1(clk2clk_handshake_pulse_gen_i_n_2),
        .clk2_valid_pulse_reg_10(clk2clk_handshake_pulse_gen_i_n_11),
        .clk2_valid_pulse_reg_11(clk2clk_handshake_pulse_gen_i_n_12),
        .clk2_valid_pulse_reg_12(clk2clk_handshake_pulse_gen_i_n_13),
        .clk2_valid_pulse_reg_13(clk2clk_handshake_pulse_gen_i_n_14),
        .clk2_valid_pulse_reg_14(clk2clk_handshake_pulse_gen_i_n_15),
        .clk2_valid_pulse_reg_15(clk2clk_handshake_pulse_gen_i_n_16),
        .clk2_valid_pulse_reg_16(clk2clk_handshake_pulse_gen_i_n_17),
        .clk2_valid_pulse_reg_17(clk2clk_handshake_pulse_gen_i_n_18),
        .clk2_valid_pulse_reg_18(clk2clk_handshake_pulse_gen_i_n_19),
        .clk2_valid_pulse_reg_2(clk2clk_handshake_pulse_gen_i_n_3),
        .clk2_valid_pulse_reg_3(clk2clk_handshake_pulse_gen_i_n_4),
        .clk2_valid_pulse_reg_4(clk2clk_handshake_pulse_gen_i_n_5),
        .clk2_valid_pulse_reg_5(clk2clk_handshake_pulse_gen_i_n_6),
        .clk2_valid_pulse_reg_6(clk2clk_handshake_pulse_gen_i_n_7),
        .clk2_valid_pulse_reg_7(clk2clk_handshake_pulse_gen_i_n_8),
        .clk2_valid_pulse_reg_8(clk2clk_handshake_pulse_gen_i_n_9),
        .clk2_valid_pulse_reg_9(clk2clk_handshake_pulse_gen_i_n_10),
        .dac20_dg_enable_01(dac20_dg_enable_01),
        .\dac21_dg_control_0_reg[7] (\dac21_dg_control_0_reg[7]_0 ),
        .\dac21_dg_control_0_reg[7]_0 (\dac21_dg_control_0_reg_n_0_[7] ),
        .\dac21_dg_enable_0_reg[0] (\dac21_dg_enable_0_reg[0]_0 ),
        .\dac21_dg_i_value_0_reg[15] (\dac21_dg_i_value_0_reg[15]_0 ),
        .\dac21_dg_inc_0_reg[6] (\dac21_dg_inc_0_reg[6]_0 ),
        .\dac21_dg_init_0_0_reg[0] (\dac21_dg_init_0_0_reg[0]_0 ),
        .\dac21_dg_init_10_0_reg[0] (\dac21_dg_init_10_0_reg[0]_0 ),
        .\dac21_dg_init_11_0_reg[0] (\dac21_dg_init_11_0_reg[0]_0 ),
        .\dac21_dg_init_12_0_reg[0] (\dac21_dg_init_12_0_reg[0]_0 ),
        .\dac21_dg_init_13_0_reg[0] (\dac21_dg_init_13_0_reg[0]_0 ),
        .\dac21_dg_init_14_0_reg[0] (\dac21_dg_init_14_0_reg[0]_0 ),
        .\dac21_dg_init_1_0_reg[0] (\dac21_dg_init_1_0_reg[0]_0 ),
        .\dac21_dg_init_2_0_reg[0] (\dac21_dg_init_2_0_reg[0]_0 ),
        .\dac21_dg_init_3_0_reg[0] (\dac21_dg_init_3_0_reg[0]_0 ),
        .\dac21_dg_init_4_0_reg[0] (\dac21_dg_init_4_0_reg[0]_0 ),
        .\dac21_dg_init_5_0_reg[0] (\dac21_dg_init_5_0_reg[0]_0 ),
        .\dac21_dg_init_6_0_reg[0] (\dac21_dg_init_6_0_reg[0]_0 ),
        .\dac21_dg_init_8_0_reg[0] (\dac21_dg_init_8_0_reg[0]_0 ),
        .\dac21_dg_init_9_0_reg[0] (\dac21_dg_init_9_0_reg[0]_0 ),
        .\dac21_dg_mult_control_0_reg[2] (\dac21_dg_mult_control_0_reg[2]_0 ),
        .\dac21_dg_q_value_0_reg[15] (\dac21_dg_q_value_0_reg[15]_0 ),
        .\dac21_dg_type_0_reg[3] (\dac21_dg_type_0_reg[3]_0 ),
        .\dac22_dg_control_0_reg[7] (\dac22_dg_control_0_reg[7]_0 ),
        .\dac22_dg_control_0_reg[7]_0 (\dac22_dg_control_0_reg_n_0_[7] ),
        .\dac22_dg_enable_0_reg[0] (\dac22_dg_enable_0_reg[0]_0 ),
        .\dac22_dg_i_value_0_reg[15] (\dac22_dg_i_value_0_reg[15]_0 ),
        .\dac22_dg_inc_0_reg[6] (\dac22_dg_inc_0_reg[6]_0 ),
        .\dac22_dg_init_0_0_reg[0] (\dac22_dg_init_0_0_reg[0]_0 ),
        .\dac22_dg_init_10_0_reg[0] (\dac22_dg_init_10_0_reg[0]_0 ),
        .\dac22_dg_init_11_0_reg[0] (\dac22_dg_init_11_0_reg[0]_0 ),
        .\dac22_dg_init_12_0_reg[0] (\dac22_dg_init_12_0_reg[0]_0 ),
        .\dac22_dg_init_13_0_reg[0] (\dac22_dg_init_13_0_reg[0]_0 ),
        .\dac22_dg_init_14_0_reg[0] (\dac22_dg_init_14_0_reg[0]_0 ),
        .\dac22_dg_init_15_0_reg[0] (\dac22_dg_init_15_0_reg[0]_0 ),
        .\dac22_dg_init_1_0_reg[0] (\dac22_dg_init_1_0_reg[0]_0 ),
        .\dac22_dg_init_2_0_reg[0] (\dac22_dg_init_2_0_reg[0]_0 ),
        .\dac22_dg_init_3_0_reg[0] (\dac22_dg_init_3_0_reg[0]_0 ),
        .\dac22_dg_init_4_0_reg[0] (\dac22_dg_init_4_0_reg[0]_0 ),
        .\dac22_dg_init_5_0_reg[0] (\dac22_dg_init_5_0_reg[0]_0 ),
        .\dac22_dg_init_6_0_reg[0] (\dac22_dg_init_6_0_reg[0]_0 ),
        .\dac22_dg_init_7_0_reg[0] (\dac22_dg_init_7_0_reg[0]_0 ),
        .\dac22_dg_init_8_0_reg[0] (\dac22_dg_init_8_0_reg[0]_0 ),
        .\dac22_dg_init_9_0_reg[0] (\dac22_dg_init_9_0_reg[0]_0 ),
        .\dac22_dg_mult_control_0_reg[2] (\dac22_dg_mult_control_0_reg[2]_0 ),
        .\dac22_dg_q_value_0_reg[15] (\dac22_dg_q_value_0_reg[15]_0 ),
        .\dac22_dg_type_0_reg[3] (\dac22_dg_type_0_reg[3]_0 ),
        .\dac23_dg_i_value_0_reg[15] (\dac23_dg_i_value_0_reg[15]_0 ),
        .\dac23_dg_inc_0_reg[6] (\dac23_dg_inc_0_reg[6]_0 ),
        .\dac23_dg_init_0_0_reg[0] (\dac23_dg_init_0_0_reg[0]_0 ),
        .\dac23_dg_init_10_0_reg[0] (\dac23_dg_init_10_0_reg[0]_0 ),
        .\dac23_dg_init_11_0_reg[0] (\dac23_dg_init_11_0_reg[0]_0 ),
        .\dac23_dg_init_12_0_reg[0] (\dac23_dg_init_12_0_reg[0]_0 ),
        .\dac23_dg_init_13_0_reg[0] (\dac23_dg_init_13_0_reg[0]_0 ),
        .\dac23_dg_init_14_0_reg[0] (\dac23_dg_init_14_0_reg[0]_0 ),
        .\dac23_dg_init_1_0_reg[0] (\dac23_dg_init_1_0_reg[0]_0 ),
        .\dac23_dg_init_2_0_reg[0] (\dac23_dg_init_2_0_reg[0]_0 ),
        .\dac23_dg_init_3_0_reg[0] (\dac23_dg_init_3_0_reg[0]_0 ),
        .\dac23_dg_init_4_0_reg[0] (\dac23_dg_init_4_0_reg[0]_0 ),
        .\dac23_dg_init_5_0_reg[0] (\dac23_dg_init_5_0_reg[0]_0 ),
        .\dac23_dg_init_6_0_reg[0] (\dac23_dg_init_6_0_reg[0]_0 ),
        .\dac23_dg_init_7_0_reg[0] (\dac23_dg_init_7_0_reg[0]_0 ),
        .\dac23_dg_init_8_0_reg[0] (\dac23_dg_init_8_0_reg[0]_0 ),
        .\dac23_dg_init_9_0_reg[0] (\dac23_dg_init_9_0_reg[0]_0 ),
        .\dac23_dg_mult_control_0_reg[2] (\dac23_dg_mult_control_0_reg[2]_0 ),
        .\dac23_dg_q_value_0_reg[15] (\dac23_dg_q_value_0_reg[15]_0 ),
        .\dac23_dg_type_0_reg[3] (\dac23_dg_type_0_reg[3]_0 ),
        .dac2axi_map_wready(dac2axi_map_wready),
        .dac2slv_rden(dac2slv_rden),
        .dac2slv_rden_reg(clk2clk_handshake_pulse_gen_i_n_70),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_rden_r),
        .slv_rden_r_0(slv_rden_r_0),
        .slv_rden_r_2(slv_rden_r_2),
        .slv_rden_r_reg(slv_rden_r_reg_0),
        .slv_rden_r_reg_0(clk2clk_handshake_pulse_gen_i_n_22),
        .slv_rden_r_reg_1(clk2clk_handshake_pulse_gen_i_n_23),
        .slv_rden_r_reg_10(clk2clk_handshake_pulse_gen_i_n_32),
        .slv_rden_r_reg_11(clk2clk_handshake_pulse_gen_i_n_33),
        .slv_rden_r_reg_12(clk2clk_handshake_pulse_gen_i_n_34),
        .slv_rden_r_reg_13(clk2clk_handshake_pulse_gen_i_n_35),
        .slv_rden_r_reg_14(clk2clk_handshake_pulse_gen_i_n_36),
        .slv_rden_r_reg_15(clk2clk_handshake_pulse_gen_i_n_37),
        .slv_rden_r_reg_16(clk2clk_handshake_pulse_gen_i_n_38),
        .slv_rden_r_reg_17(clk2clk_handshake_pulse_gen_i_n_39),
        .slv_rden_r_reg_18(clk2clk_handshake_pulse_gen_i_n_40),
        .slv_rden_r_reg_19(clk2clk_handshake_pulse_gen_i_n_41),
        .slv_rden_r_reg_2(clk2clk_handshake_pulse_gen_i_n_24),
        .slv_rden_r_reg_20(clk2clk_handshake_pulse_gen_i_n_42),
        .slv_rden_r_reg_21(clk2clk_handshake_pulse_gen_i_n_43),
        .slv_rden_r_reg_22(clk2clk_handshake_pulse_gen_i_n_44),
        .slv_rden_r_reg_23(clk2clk_handshake_pulse_gen_i_n_45),
        .slv_rden_r_reg_24(clk2clk_handshake_pulse_gen_i_n_46),
        .slv_rden_r_reg_25(clk2clk_handshake_pulse_gen_i_n_47),
        .slv_rden_r_reg_26(clk2clk_handshake_pulse_gen_i_n_48),
        .slv_rden_r_reg_27(clk2clk_handshake_pulse_gen_i_n_49),
        .slv_rden_r_reg_28(clk2clk_handshake_pulse_gen_i_n_50),
        .slv_rden_r_reg_29(clk2clk_handshake_pulse_gen_i_n_51),
        .slv_rden_r_reg_3(clk2clk_handshake_pulse_gen_i_n_25),
        .slv_rden_r_reg_30(clk2clk_handshake_pulse_gen_i_n_52),
        .slv_rden_r_reg_31(clk2clk_handshake_pulse_gen_i_n_53),
        .slv_rden_r_reg_32(clk2clk_handshake_pulse_gen_i_n_54),
        .slv_rden_r_reg_33(clk2clk_handshake_pulse_gen_i_n_55),
        .slv_rden_r_reg_34(clk2clk_handshake_pulse_gen_i_n_56),
        .slv_rden_r_reg_35(clk2clk_handshake_pulse_gen_i_n_57),
        .slv_rden_r_reg_36(clk2clk_handshake_pulse_gen_i_n_58),
        .slv_rden_r_reg_37(clk2clk_handshake_pulse_gen_i_n_59),
        .slv_rden_r_reg_38(clk2clk_handshake_pulse_gen_i_n_60),
        .slv_rden_r_reg_39(clk2clk_handshake_pulse_gen_i_n_61),
        .slv_rden_r_reg_4(clk2clk_handshake_pulse_gen_i_n_26),
        .slv_rden_r_reg_40(clk2clk_handshake_pulse_gen_i_n_62),
        .slv_rden_r_reg_41(clk2clk_handshake_pulse_gen_i_n_63),
        .slv_rden_r_reg_42(clk2clk_handshake_pulse_gen_i_n_64),
        .slv_rden_r_reg_43(clk2clk_handshake_pulse_gen_i_n_65),
        .slv_rden_r_reg_44(clk2clk_handshake_pulse_gen_i_n_66),
        .slv_rden_r_reg_45(clk2clk_handshake_pulse_gen_i_n_67),
        .slv_rden_r_reg_46(clk2clk_handshake_pulse_gen_i_n_68),
        .slv_rden_r_reg_5(clk2clk_handshake_pulse_gen_i_n_27),
        .slv_rden_r_reg_6(clk2clk_handshake_pulse_gen_i_n_28),
        .slv_rden_r_reg_7(clk2clk_handshake_pulse_gen_i_n_29),
        .slv_rden_r_reg_8(clk2clk_handshake_pulse_gen_i_n_30),
        .slv_rden_r_reg_9(clk2clk_handshake_pulse_gen_i_n_31),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .slv_wren_done_pulse_1(slv_wren_done_pulse_1),
        .src_in(slv_access_valid_hold));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac20_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .I2(\dac20_dg_control_0_reg[0]_1 ),
        .I3(\dac20_dg_control_0_reg_n_0_[7] ),
        .O(\dac20_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_control_0_reg_n_0_[0] ),
        .R(\dac20_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_control_0_reg_n_0_[1] ),
        .R(\dac20_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_control_0_reg_n_0_[2] ),
        .R(\dac20_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_control_0_reg_n_0_[3] ),
        .R(\dac20_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_control_0_reg_n_0_[4] ),
        .R(\dac20_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_control_0_reg_n_0_[5] ),
        .R(\dac20_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_control_0_reg_n_0_[6] ),
        .R(\dac20_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dac20_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac20_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[10]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[10] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[11]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[11] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[12]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[12] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[13]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[13] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[14]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[14] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[15]_i_2 
       (.I0(\slv_wdata_r_internal_reg_n_0_[15] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[8]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[8] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_i_value_0[9]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[9] ),
        .I1(s_axi_aresetn),
        .O(\dac20_dg_i_value_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_i_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac20_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac20_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac20_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_mult_control_0[0]_i_1 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[0]),
        .O(\dac20_dg_mult_control_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_mult_control_0[1]_i_1 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[1]),
        .O(\dac20_dg_mult_control_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac20_dg_mult_control_0[2]_i_2 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[2]),
        .O(\dac20_dg_mult_control_0[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_mult_control_0_reg[0]_0 ),
        .D(\dac20_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac20_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_mult_control_0_reg[0]_0 ),
        .D(\dac20_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac20_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_mult_control_0_reg[0]_0 ),
        .D(\dac20_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac20_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac20_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac20_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac20_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_q_value_0_reg[0]_0 ),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac20_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac20_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac20_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac20_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac20_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac20_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac20_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_control_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_control_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_control_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_control_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_control_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_control_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_control_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_19),
        .Q(\dac21_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac21_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac21_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac21_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac21_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(\dac20_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac21_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(\dac20_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac21_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(\dac20_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac21_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac21_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac21_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac21_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac21_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac21_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac21_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac21_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac21_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac21_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_control_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_control_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_control_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_control_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_control_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_control_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_control_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_18),
        .Q(\dac22_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac22_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac22_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac22_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(\dac20_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac22_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(\dac20_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac22_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(\dac20_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac22_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac22_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac22_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac22_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac22_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac22_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac22_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac22_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac22_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac22_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac23_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .I2(\dac23_dg_control_0_reg[0]_1 ),
        .I3(\dac23_dg_control_0_reg_n_0_[7] ),
        .O(\dac23_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_control_0_reg_n_0_[0] ),
        .R(\dac23_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_control_0_reg_n_0_[1] ),
        .R(\dac23_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_control_0_reg_n_0_[2] ),
        .R(\dac23_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_control_0_reg_n_0_[3] ),
        .R(\dac23_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_control_0_reg_n_0_[4] ),
        .R(\dac23_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_control_0_reg_n_0_[5] ),
        .R(\dac23_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_control_0_reg_n_0_[6] ),
        .R(\dac23_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dac23_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac23_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac23_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac23_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_22),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac23_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac23_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_1),
        .D(\dac20_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac23_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_1),
        .D(\dac20_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac23_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_1),
        .D(\dac20_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac23_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac23_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac23_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac23_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_2),
        .D(\dac20_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac23_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac23_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac23_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac23_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac23_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac23_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE slv_access_valid_hold_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_70),
        .Q(slv_access_valid_hold),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_14__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[0] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[0] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_15__1 
       (.I0(\dac23_dg_inc_0_reg_n_0_[0] ),
        .I1(\dac22_dg_inc_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_inc_0_reg_n_0_[0] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_inc_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_16__1 
       (.I0(\dac23_dg_type_0_reg_n_0_[0] ),
        .I1(\dac22_dg_type_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_type_0_reg_n_0_[0] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_type_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_17__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[0] ),
        .I1(\dac22_dg_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[0]_i_1__1 
       (.I0(\slv_rdata_reg[0]_i_2__1_n_0 ),
        .I1(\slv_rdata_reg[2]_1 ),
        .I2(\slv_rdata[0]_i_3__1_n_0 ),
        .I3(\slv_rdata_reg[2]_2 ),
        .I4(\slv_rdata[0]_i_4__1_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_26__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_27__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_28__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_29__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_30__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_31__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_32__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_33__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_34__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_35__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_36__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_37__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_38__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_39__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_39__1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[0]_i_3__1 
       (.I0(\slv_rdata[0]_i_7__1_n_0 ),
        .I1(\slv_rdata[0]_i_8__1_n_0 ),
        .I2(\slv_rdata_reg[13]_0 ),
        .I3(\slv_rdata_reg[0]_0 ),
        .I4(\slv_rdata[0]_i_9__1_n_0 ),
        .O(\slv_rdata[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_40__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_40__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_41__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[0] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_41__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_4__1 
       (.I0(\slv_rdata_reg[0]_i_10__1_n_0 ),
        .I1(\slv_rdata_reg[0]_i_11__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[0]_i_12__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[0]_i_13__1_n_0 ),
        .O(\slv_rdata[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_7__1 
       (.I0(\dac23_dg_mult_control_0_reg_n_0_[0] ),
        .I1(\dac22_dg_mult_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_mult_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_mult_control_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_8__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[0] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_9__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[0] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_19__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_20__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[10]_i_2__1 
       (.I0(\slv_rdata[10]_i_4__1_n_0 ),
        .I1(\slv_rdata[10]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[10]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[13]_0 ),
        .O(\slv_addr_reg[2]_rep__4_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[10] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_3__1 
       (.I0(\slv_rdata_reg[10]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[10]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[10]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[10]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[10] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[10] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[10] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[10] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_19__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_20__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[11]_i_2__1 
       (.I0(\slv_rdata[11]_i_4__1_n_0 ),
        .I1(\slv_rdata[11]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[11]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[13]_0 ),
        .O(\slv_addr_reg[2]_rep__4_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[11] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_3__1 
       (.I0(\slv_rdata_reg[11]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[11]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[11]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[11]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[11] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[11] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[11] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[11] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_19__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_20__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[12]_i_2__1 
       (.I0(\slv_rdata[12]_i_4__1_n_0 ),
        .I1(\slv_rdata[12]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[12]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[13]_0 ),
        .O(\slv_addr_reg[2]_rep__4_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[12] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_3__1 
       (.I0(\slv_rdata_reg[12]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[12]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[12]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[12]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[12] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[12] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[12] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[12] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_19__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_20__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[13]_i_2__1 
       (.I0(\slv_rdata[13]_i_4__1_n_0 ),
        .I1(\slv_rdata[13]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[13]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[13]_0 ),
        .O(\slv_addr_reg[2]_rep__4_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[13] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_3__1 
       (.I0(\slv_rdata_reg[13]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[13]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[13]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[13]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[13] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[13] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[13] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[13] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_19__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_20__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[14]_i_2__1 
       (.I0(\slv_rdata[14]_i_4__1_n_0 ),
        .I1(\slv_rdata[14]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[14]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[6]_1 ),
        .O(\slv_addr_reg[2]_rep__4_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[14] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_3__1 
       (.I0(\slv_rdata_reg[14]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[14]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[14]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[14]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[14] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[14] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[14] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[14] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_19__0 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_20__0 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[15]_i_2__0 
       (.I0(\slv_rdata[15]_i_4__1_n_0 ),
        .I1(\slv_rdata[15]_i_5__0_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[15]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[6]_1 ),
        .O(\slv_addr_reg[2]_rep__4_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[15] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__1_1 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_3__1 
       (.I0(\slv_rdata_reg[15]_i_7__0_n_0 ),
        .I1(\slv_rdata_reg[15]_i_8__0_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[15]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[15]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[15] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_5__0 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[15] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[15] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[15] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_14__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[1] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_15__1 
       (.I0(\dac23_dg_inc_0_reg_n_0_[1] ),
        .I1(\dac22_dg_inc_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_inc_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_inc_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_16__1 
       (.I0(\dac23_dg_type_0_reg_n_0_[1] ),
        .I1(\dac22_dg_type_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_type_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_type_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_17__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[1] ),
        .I1(\dac22_dg_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[1]_i_1__1 
       (.I0(\slv_rdata_reg[1]_i_2__1_n_0 ),
        .I1(\slv_rdata_reg[2]_1 ),
        .I2(\slv_rdata[1]_i_3__1_n_0 ),
        .I3(\slv_rdata_reg[2]_2 ),
        .I4(\slv_rdata[1]_i_4__1_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_26__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_27__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_28__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_29__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_30__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_31__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_32__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_33__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_34__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_35__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_36__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_37__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_38__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_39__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_39__1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[1]_i_3__1 
       (.I0(\slv_rdata[1]_i_7__1_n_0 ),
        .I1(\slv_rdata[1]_i_8__1_n_0 ),
        .I2(\slv_rdata_reg[13]_0 ),
        .I3(\slv_rdata_reg[0]_0 ),
        .I4(\slv_rdata[1]_i_9__1_n_0 ),
        .O(\slv_rdata[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_40__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_40__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_41__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[1] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_41__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_4__1 
       (.I0(\slv_rdata_reg[1]_i_10__1_n_0 ),
        .I1(\slv_rdata_reg[1]_i_11__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[1]_i_12__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[1]_i_13__1_n_0 ),
        .O(\slv_rdata[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_7__1 
       (.I0(\dac23_dg_mult_control_0_reg_n_0_[1] ),
        .I1(\dac22_dg_mult_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_mult_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_mult_control_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_8__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[1] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_9__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[1] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_14__0 
       (.I0(\dac23_dg_enable_0_reg_n_0_[2] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_15__1 
       (.I0(\dac23_dg_inc_0_reg_n_0_[2] ),
        .I1(\dac22_dg_inc_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_inc_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_inc_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_16__1 
       (.I0(\dac23_dg_type_0_reg_n_0_[2] ),
        .I1(\dac22_dg_type_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_type_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_type_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_17__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[2] ),
        .I1(\dac22_dg_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[2]_i_1__1 
       (.I0(\slv_rdata_reg[2]_i_2__1_n_0 ),
        .I1(\slv_rdata_reg[2]_1 ),
        .I2(\slv_rdata[2]_i_3__1_n_0 ),
        .I3(\slv_rdata_reg[2]_2 ),
        .I4(\slv_rdata[2]_i_4__0_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_26__0 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_27__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_28__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_29__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_30__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_31__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_32__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_33__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_34__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_35__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_36__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_37__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_38__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_39__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_39__1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[2]_i_3__1 
       (.I0(\slv_rdata[2]_i_7__0_n_0 ),
        .I1(\slv_rdata[2]_i_8__1_n_0 ),
        .I2(\slv_rdata_reg[13]_0 ),
        .I3(\slv_rdata_reg[0]_0 ),
        .I4(\slv_rdata[2]_i_9__1_n_0 ),
        .O(\slv_rdata[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_40__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_40__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_41__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[2] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_41__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_4__0 
       (.I0(\slv_rdata_reg[2]_i_10__0_n_0 ),
        .I1(\slv_rdata_reg[2]_i_11__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[2]_i_12__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[2]_i_13__1_n_0 ),
        .O(\slv_rdata[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_7__0 
       (.I0(\dac23_dg_mult_control_0_reg_n_0_[2] ),
        .I1(\dac22_dg_mult_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_mult_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_mult_control_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_8__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[2] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_9__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[2] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_21__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[3] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_22__1 
       (.I0(\dac23_dg_inc_0_reg_n_0_[3] ),
        .I1(\dac22_dg_inc_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_inc_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_inc_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_23__1 
       (.I0(\dac23_dg_type_0_reg_n_0_[3] ),
        .I1(\dac22_dg_type_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_type_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_type_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_24__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[3] ),
        .I1(\dac22_dg_control_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_control_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_25__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_26__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_27__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_28__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_29__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[3]_i_2__1 
       (.I0(\slv_rdata[3]_i_4__1_n_0 ),
        .I1(\slv_rdata_reg[13]_0 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata[3]_i_5__1_n_0 ),
        .I4(\slv_rdata_reg[2]_1 ),
        .I5(\slv_rdata_reg[3]_i_6__1_n_0 ),
        .O(\slv_addr_reg[3]_rep__1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_30__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_31__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_32__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_33__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_34__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_35__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_36__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_37__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_38__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_38__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_39__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_39__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_3__1 
       (.I0(\slv_rdata_reg[3]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[3]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[3]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[3]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_40__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[3] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_40__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[3] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[3] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_11__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[4] ),
        .I1(\dac22_dg_control_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_control_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_12__1 
       (.I0(\dac23_dg_inc_0_reg_n_0_[4] ),
        .I1(\dac22_dg_inc_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_inc_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_inc_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_13__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[4] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[0]_i_5__1_0 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_22__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_23__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_24__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_25__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_26__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_27__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_28__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_29__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[4]_i_2__1 
       (.I0(\slv_rdata[4]_i_4__1_n_0 ),
        .I1(\slv_rdata_reg[6]_1 ),
        .I2(\slv_rdata_reg[0]_0 ),
        .I3(\slv_rdata[4]_i_5__1_n_0 ),
        .I4(\slv_rdata_reg[2]_1 ),
        .I5(\slv_rdata[4]_i_6__1_n_0 ),
        .O(\slv_addr_reg[3]_rep__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_30__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_31__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_32__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_33__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_34__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_35__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_36__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_37__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[4] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[4] ),
        .I4(\slv_rdata_reg[4]_i_18__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_3__1 
       (.I0(\slv_rdata_reg[4]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[4]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[4]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[4]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[4] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[4] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[4]_i_6__1 
       (.I0(\slv_rdata[4]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[6]_1 ),
        .I2(\slv_rdata[4]_i_12__1_n_0 ),
        .I3(\slv_rdata_reg[0]_0 ),
        .I4(\slv_rdata[4]_i_13__1_n_0 ),
        .O(\slv_rdata[4]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_11__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[5] ),
        .I1(\dac22_dg_control_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_control_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_12__1 
       (.I0(\dac23_dg_inc_0_reg_n_0_[5] ),
        .I1(\dac22_dg_inc_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_inc_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_inc_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_13__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[5] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_22__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_23__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_24__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_25__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_26__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_27__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_28__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_29__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[5]_i_2__1 
       (.I0(\slv_rdata[5]_i_4__1_n_0 ),
        .I1(\slv_rdata_reg[6]_1 ),
        .I2(\slv_rdata_reg[15]_1 ),
        .I3(\slv_rdata[5]_i_5__1_n_0 ),
        .I4(\slv_rdata_reg[2]_1 ),
        .I5(\slv_rdata[5]_i_6__1_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_30__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_31__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_32__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_33__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_34__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_35__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_36__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_37__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[5] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[5]_i_16__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_3__1 
       (.I0(\slv_rdata_reg[5]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[5]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[5]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[5]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[5] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[5] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[5]_i_6__1 
       (.I0(\slv_rdata[5]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[6]_1 ),
        .I2(\slv_rdata[5]_i_12__1_n_0 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[5]_i_13__1_n_0 ),
        .O(\slv_rdata[5]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_11__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[6] ),
        .I1(\dac22_dg_control_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_control_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_12__1 
       (.I0(\dac23_dg_inc_0_reg_n_0_[6] ),
        .I1(\dac22_dg_inc_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_inc_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_inc_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_13__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[6] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_22__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_23__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_24__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_25__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_26__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_27__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_28__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_29__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[6]_i_2__1 
       (.I0(\slv_rdata[6]_i_4__1_n_0 ),
        .I1(\slv_rdata_reg[6]_1 ),
        .I2(\slv_rdata_reg[15]_1 ),
        .I3(\slv_rdata[6]_i_5__1_n_0 ),
        .I4(\slv_rdata_reg[2]_1 ),
        .I5(\slv_rdata[6]_i_6__1_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_30__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_31__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_32__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_33__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_34__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_35__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_36__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_37__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[6] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_37__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_3__1 
       (.I0(\slv_rdata_reg[6]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[6]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[6]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[6]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[6] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[6] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[6]_i_6__1 
       (.I0(\slv_rdata[6]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[6]_1 ),
        .I2(\slv_rdata[6]_i_12__1_n_0 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[6]_i_13__1_n_0 ),
        .O(\slv_rdata[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_11__1 
       (.I0(\dac23_dg_control_0_reg_n_0_[7] ),
        .I1(\dac22_dg_control_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_control_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_control_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_12__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[7] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_21__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_22__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_23__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_24__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_25__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_26__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_27__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_28__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_29__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[7]_i_2__1 
       (.I0(\slv_rdata[7]_i_4__1_n_0 ),
        .I1(\slv_rdata_reg[13]_0 ),
        .I2(\slv_rdata_reg[15]_1 ),
        .I3(\slv_rdata[7]_i_5__1_n_0 ),
        .I4(\slv_rdata_reg[2]_1 ),
        .I5(\slv_rdata[7]_i_6__1_n_0 ),
        .O(\slv_addr_reg[3]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_30__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_31__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_32__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_33__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_34__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_35__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_35__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_36__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[7] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_36__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_3__1 
       (.I0(\slv_rdata_reg[7]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[7]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[7]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[7]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[7] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[7] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \slv_rdata[7]_i_6__1 
       (.I0(\slv_rdata[7]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[13]_0 ),
        .I2(\slv_rdata[7]_i_12__1_n_0 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .O(\slv_rdata[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_19__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_20__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[8]_i_2__1 
       (.I0(\slv_rdata[8]_i_4__1_n_0 ),
        .I1(\slv_rdata[8]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[8]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[13]_0 ),
        .O(\slv_addr_reg[2]_rep__4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[8] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_3__1 
       (.I0(\slv_rdata_reg[8]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[8]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[8]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[8]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[8] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[8] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[8] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[8] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_19__1 
       (.I0(\dac23_dg_init_12_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_12_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_12_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_12_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_20__1 
       (.I0(\dac23_dg_init_13_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_13_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_13_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_13_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_21__1 
       (.I0(\dac23_dg_init_14_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_14_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_14_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_14_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_21__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_22__1 
       (.I0(\dac23_dg_init_15_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_15_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_15_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_15_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_23__1 
       (.I0(\dac23_dg_init_8_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_8_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_8_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_8_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_23__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_24__1 
       (.I0(\dac23_dg_init_9_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_9_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_9_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_9_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_25__1 
       (.I0(\dac23_dg_init_10_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_10_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_10_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_10_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_26__1 
       (.I0(\dac23_dg_init_11_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_11_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_11_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_11_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_27__1 
       (.I0(\dac23_dg_init_4_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_4_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_4_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_4_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_27__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_28__1 
       (.I0(\dac23_dg_init_5_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_5_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_5_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_5_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_29__1 
       (.I0(\dac23_dg_init_6_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_6_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_6_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_6_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_29__1_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[9]_i_2__1 
       (.I0(\slv_rdata[9]_i_4__1_n_0 ),
        .I1(\slv_rdata[9]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_1 ),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata[9]_i_6__1_n_0 ),
        .I5(\slv_rdata_reg[13]_0 ),
        .O(\slv_addr_reg[2]_rep__4_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_30__1 
       (.I0(\dac23_dg_init_7_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_7_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_7_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_7_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_30__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_31__1 
       (.I0(\dac23_dg_init_0_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_0_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_0_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_0_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_31__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_32__1 
       (.I0(\dac23_dg_init_1_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_1_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_1_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_1_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_32__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_33__1 
       (.I0(\dac23_dg_init_2_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_2_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_2_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_2_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_33__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_34__1 
       (.I0(\dac23_dg_init_3_0_reg_n_0_[9] ),
        .I1(\dac22_dg_init_3_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[13]_i_17__1_0 ),
        .I3(\dac21_dg_init_3_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[12]_i_15__1_0 ),
        .I5(\dac20_dg_init_3_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_34__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_3__1 
       (.I0(\slv_rdata_reg[9]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[9]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[9]_i_9__1_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[9]_i_10__1_n_0 ),
        .O(\slv_addr_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_4__1 
       (.I0(\dac23_dg_q_value_0_reg_n_0_[9] ),
        .I1(\dac22_dg_q_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_q_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_q_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_5__1 
       (.I0(\dac23_dg_i_value_0_reg_n_0_[9] ),
        .I1(\dac22_dg_i_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_i_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_i_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_6__1 
       (.I0(\dac23_dg_enable_0_reg_n_0_[9] ),
        .I1(\dac22_dg_enable_0_reg_n_0_[9] ),
        .I2(\slv_rdata[15]_i_2__0_1 ),
        .I3(\dac21_dg_enable_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2__0_0 ),
        .I5(\dac20_dg_enable_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_6__1_n_0 ));
  FDRE \slv_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[0]_i_1__1_n_0 ),
        .Q(\slv_rdata_reg[15]_0 [0]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[0]_i_10__1 
       (.I0(\slv_rdata_reg[0]_i_18__1_n_0 ),
        .I1(\slv_rdata_reg[0]_i_19__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_11__1 
       (.I0(\slv_rdata_reg[0]_i_20__1_n_0 ),
        .I1(\slv_rdata_reg[0]_i_21__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_12__1 
       (.I0(\slv_rdata_reg[0]_i_22__1_n_0 ),
        .I1(\slv_rdata_reg[0]_i_23__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_13__1 
       (.I0(\slv_rdata_reg[0]_i_24__1_n_0 ),
        .I1(\slv_rdata_reg[0]_i_25__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_18__1 
       (.I0(\slv_rdata[0]_i_26__1_n_0 ),
        .I1(\slv_rdata[0]_i_27__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_19__1 
       (.I0(\slv_rdata[0]_i_28__1_n_0 ),
        .I1(\slv_rdata[0]_i_29__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_20__1 
       (.I0(\slv_rdata[0]_i_30__1_n_0 ),
        .I1(\slv_rdata[0]_i_31__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_21__1 
       (.I0(\slv_rdata[0]_i_32__1_n_0 ),
        .I1(\slv_rdata[0]_i_33__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_21__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_22__1 
       (.I0(\slv_rdata[0]_i_34__1_n_0 ),
        .I1(\slv_rdata[0]_i_35__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_22__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_23__1 
       (.I0(\slv_rdata[0]_i_36__1_n_0 ),
        .I1(\slv_rdata[0]_i_37__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_23__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_24__1 
       (.I0(\slv_rdata[0]_i_38__1_n_0 ),
        .I1(\slv_rdata[0]_i_39__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_24__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_25__1 
       (.I0(\slv_rdata[0]_i_40__1_n_0 ),
        .I1(\slv_rdata[0]_i_41__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_25__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_2__1 
       (.I0(\slv_rdata_reg[0]_i_5__1_n_0 ),
        .I1(\slv_rdata_reg[0]_i_6__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_2__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_5__1 
       (.I0(\slv_rdata[0]_i_14__1_n_0 ),
        .I1(\slv_rdata[0]_i_15__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_5__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_6__1 
       (.I0(\slv_rdata[0]_i_16__1_n_0 ),
        .I1(\slv_rdata[0]_i_17__1_n_0 ),
        .O(\slv_rdata_reg[0]_i_6__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[10]_1 ),
        .Q(dac2slv_rdata[10]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[10]_i_10__1 
       (.I0(\slv_rdata_reg[10]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[10]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_11__1 
       (.I0(\slv_rdata[10]_i_19__1_n_0 ),
        .I1(\slv_rdata[10]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[10]_i_12__1 
       (.I0(\slv_rdata[10]_i_21__1_n_0 ),
        .I1(\slv_rdata[10]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[10]_i_13__1 
       (.I0(\slv_rdata[10]_i_23__1_n_0 ),
        .I1(\slv_rdata[10]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[10]_i_14__1 
       (.I0(\slv_rdata[10]_i_25__1_n_0 ),
        .I1(\slv_rdata[10]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[10]_i_15__1 
       (.I0(\slv_rdata[10]_i_27__1_n_0 ),
        .I1(\slv_rdata[10]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[10]_i_16__1 
       (.I0(\slv_rdata[10]_i_29__1_n_0 ),
        .I1(\slv_rdata[10]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[10]_i_17__1 
       (.I0(\slv_rdata[10]_i_31__1_n_0 ),
        .I1(\slv_rdata[10]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[10]_i_18__1 
       (.I0(\slv_rdata[10]_i_33__1_n_0 ),
        .I1(\slv_rdata[10]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[10]_i_7__1 
       (.I0(\slv_rdata_reg[10]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[10]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_8__1 
       (.I0(\slv_rdata_reg[10]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[10]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_9__1 
       (.I0(\slv_rdata_reg[10]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[10]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[10]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE \slv_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[11]_1 ),
        .Q(dac2slv_rdata[11]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[11]_i_10__1 
       (.I0(\slv_rdata_reg[11]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[11]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_11__1 
       (.I0(\slv_rdata[11]_i_19__1_n_0 ),
        .I1(\slv_rdata[11]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[11]_i_12__1 
       (.I0(\slv_rdata[11]_i_21__1_n_0 ),
        .I1(\slv_rdata[11]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[11]_i_13__1 
       (.I0(\slv_rdata[11]_i_23__1_n_0 ),
        .I1(\slv_rdata[11]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[11]_i_14__1 
       (.I0(\slv_rdata[11]_i_25__1_n_0 ),
        .I1(\slv_rdata[11]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[11]_i_15__1 
       (.I0(\slv_rdata[11]_i_27__1_n_0 ),
        .I1(\slv_rdata[11]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[11]_i_16__1 
       (.I0(\slv_rdata[11]_i_29__1_n_0 ),
        .I1(\slv_rdata[11]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[11]_i_17__1 
       (.I0(\slv_rdata[11]_i_31__1_n_0 ),
        .I1(\slv_rdata[11]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[11]_i_18__1 
       (.I0(\slv_rdata[11]_i_33__1_n_0 ),
        .I1(\slv_rdata[11]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[11]_i_7__1 
       (.I0(\slv_rdata_reg[11]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[11]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_8__1 
       (.I0(\slv_rdata_reg[11]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[11]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_9__1 
       (.I0(\slv_rdata_reg[11]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[11]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[11]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE \slv_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[12]_0 ),
        .Q(\slv_rdata_reg[15]_0 [1]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[12]_i_10__1 
       (.I0(\slv_rdata_reg[12]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[12]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_11__1 
       (.I0(\slv_rdata[12]_i_19__1_n_0 ),
        .I1(\slv_rdata[12]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[12]_i_12__1 
       (.I0(\slv_rdata[12]_i_21__1_n_0 ),
        .I1(\slv_rdata[12]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[12]_i_13__1 
       (.I0(\slv_rdata[12]_i_23__1_n_0 ),
        .I1(\slv_rdata[12]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[12]_i_14__1 
       (.I0(\slv_rdata[12]_i_25__1_n_0 ),
        .I1(\slv_rdata[12]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[12]_i_15__1 
       (.I0(\slv_rdata[12]_i_27__1_n_0 ),
        .I1(\slv_rdata[12]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[12]_i_16__1 
       (.I0(\slv_rdata[12]_i_29__1_n_0 ),
        .I1(\slv_rdata[12]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[12]_i_17__1 
       (.I0(\slv_rdata[12]_i_31__1_n_0 ),
        .I1(\slv_rdata[12]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[12]_i_18__1 
       (.I0(\slv_rdata[12]_i_33__1_n_0 ),
        .I1(\slv_rdata[12]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[12]_i_7__1 
       (.I0(\slv_rdata_reg[12]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[12]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_8__1 
       (.I0(\slv_rdata_reg[12]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[12]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_9__1 
       (.I0(\slv_rdata_reg[12]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[12]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[12]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE \slv_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[13]_1 ),
        .Q(\slv_rdata_reg[15]_0 [2]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[13]_i_10__1 
       (.I0(\slv_rdata_reg[13]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[13]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_11__1 
       (.I0(\slv_rdata[13]_i_19__1_n_0 ),
        .I1(\slv_rdata[13]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[13]_i_12__1 
       (.I0(\slv_rdata[13]_i_21__1_n_0 ),
        .I1(\slv_rdata[13]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[13]_i_13__1 
       (.I0(\slv_rdata[13]_i_23__1_n_0 ),
        .I1(\slv_rdata[13]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[13]_i_14__1 
       (.I0(\slv_rdata[13]_i_25__1_n_0 ),
        .I1(\slv_rdata[13]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[13]_i_15__1 
       (.I0(\slv_rdata[13]_i_27__1_n_0 ),
        .I1(\slv_rdata[13]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[13]_i_16__1 
       (.I0(\slv_rdata[13]_i_29__1_n_0 ),
        .I1(\slv_rdata[13]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[13]_i_17__1 
       (.I0(\slv_rdata[13]_i_31__1_n_0 ),
        .I1(\slv_rdata[13]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[13]_i_18__1 
       (.I0(\slv_rdata[13]_i_33__1_n_0 ),
        .I1(\slv_rdata[13]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[13]_i_7__1 
       (.I0(\slv_rdata_reg[13]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[13]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_8__1 
       (.I0(\slv_rdata_reg[13]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[13]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_9__1 
       (.I0(\slv_rdata_reg[13]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[13]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[13]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE \slv_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[14]_0 ),
        .Q(\slv_rdata_reg[15]_0 [3]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[14]_i_10__1 
       (.I0(\slv_rdata_reg[14]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[14]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_11__1 
       (.I0(\slv_rdata[14]_i_19__1_n_0 ),
        .I1(\slv_rdata[14]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_12__1 
       (.I0(\slv_rdata[14]_i_21__1_n_0 ),
        .I1(\slv_rdata[14]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_13__1 
       (.I0(\slv_rdata[14]_i_23__1_n_0 ),
        .I1(\slv_rdata[14]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_14__1 
       (.I0(\slv_rdata[14]_i_25__1_n_0 ),
        .I1(\slv_rdata[14]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_15__1 
       (.I0(\slv_rdata[14]_i_27__1_n_0 ),
        .I1(\slv_rdata[14]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_16__1 
       (.I0(\slv_rdata[14]_i_29__1_n_0 ),
        .I1(\slv_rdata[14]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_17__1 
       (.I0(\slv_rdata[14]_i_31__1_n_0 ),
        .I1(\slv_rdata[14]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[14]_i_18__1 
       (.I0(\slv_rdata[14]_i_33__1_n_0 ),
        .I1(\slv_rdata[14]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[14]_i_7__1 
       (.I0(\slv_rdata_reg[14]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[14]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[14]_i_8__1 
       (.I0(\slv_rdata_reg[14]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[14]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[14]_i_9__1 
       (.I0(\slv_rdata_reg[14]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[14]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[14]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  FDRE \slv_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[15]_3 ),
        .Q(\slv_rdata_reg[15]_0 [4]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[15]_i_10__1 
       (.I0(\slv_rdata_reg[15]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[15]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_11__1 
       (.I0(\slv_rdata[15]_i_19__0_n_0 ),
        .I1(\slv_rdata[15]_i_20__0_n_0 ),
        .O(\slv_rdata_reg[15]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_12__1 
       (.I0(\slv_rdata[15]_i_21__1_n_0 ),
        .I1(\slv_rdata[15]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_13__1 
       (.I0(\slv_rdata[15]_i_23__1_n_0 ),
        .I1(\slv_rdata[15]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_14__1 
       (.I0(\slv_rdata[15]_i_25__1_n_0 ),
        .I1(\slv_rdata[15]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_15__1 
       (.I0(\slv_rdata[15]_i_27__1_n_0 ),
        .I1(\slv_rdata[15]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_16__1 
       (.I0(\slv_rdata[15]_i_29__1_n_0 ),
        .I1(\slv_rdata[15]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_17__1 
       (.I0(\slv_rdata[15]_i_31__1_n_0 ),
        .I1(\slv_rdata[15]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[15]_i_18__1 
       (.I0(\slv_rdata[15]_i_33__1_n_0 ),
        .I1(\slv_rdata[15]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[15]_i_7__0 
       (.I0(\slv_rdata_reg[15]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[15]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_7__0_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[15]_i_8__0 
       (.I0(\slv_rdata_reg[15]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[15]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_8__0_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[15]_i_9__1 
       (.I0(\slv_rdata_reg[15]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[15]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  FDRE \slv_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[1]_i_1__1_n_0 ),
        .Q(dac2slv_rdata[1]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[1]_i_10__1 
       (.I0(\slv_rdata_reg[1]_i_18__1_n_0 ),
        .I1(\slv_rdata_reg[1]_i_19__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_11__1 
       (.I0(\slv_rdata_reg[1]_i_20__1_n_0 ),
        .I1(\slv_rdata_reg[1]_i_21__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_12__1 
       (.I0(\slv_rdata_reg[1]_i_22__1_n_0 ),
        .I1(\slv_rdata_reg[1]_i_23__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_13__1 
       (.I0(\slv_rdata_reg[1]_i_24__1_n_0 ),
        .I1(\slv_rdata_reg[1]_i_25__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_18__1 
       (.I0(\slv_rdata[1]_i_26__1_n_0 ),
        .I1(\slv_rdata[1]_i_27__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_19__1 
       (.I0(\slv_rdata[1]_i_28__1_n_0 ),
        .I1(\slv_rdata[1]_i_29__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_20__1 
       (.I0(\slv_rdata[1]_i_30__1_n_0 ),
        .I1(\slv_rdata[1]_i_31__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_21__1 
       (.I0(\slv_rdata[1]_i_32__1_n_0 ),
        .I1(\slv_rdata[1]_i_33__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_21__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_22__1 
       (.I0(\slv_rdata[1]_i_34__1_n_0 ),
        .I1(\slv_rdata[1]_i_35__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_22__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_23__1 
       (.I0(\slv_rdata[1]_i_36__1_n_0 ),
        .I1(\slv_rdata[1]_i_37__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_23__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_24__1 
       (.I0(\slv_rdata[1]_i_38__1_n_0 ),
        .I1(\slv_rdata[1]_i_39__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_24__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_25__1 
       (.I0(\slv_rdata[1]_i_40__1_n_0 ),
        .I1(\slv_rdata[1]_i_41__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_25__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_2__1 
       (.I0(\slv_rdata_reg[1]_i_5__1_n_0 ),
        .I1(\slv_rdata_reg[1]_i_6__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_2__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_5__1 
       (.I0(\slv_rdata[1]_i_14__1_n_0 ),
        .I1(\slv_rdata[1]_i_15__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_5__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_6__1 
       (.I0(\slv_rdata[1]_i_16__1_n_0 ),
        .I1(\slv_rdata[1]_i_17__1_n_0 ),
        .O(\slv_rdata_reg[1]_i_6__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[2]_i_1__1_n_0 ),
        .Q(dac2slv_rdata[2]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[2]_i_10__0 
       (.I0(\slv_rdata_reg[2]_i_18__0_n_0 ),
        .I1(\slv_rdata_reg[2]_i_19__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_10__0_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_11__1 
       (.I0(\slv_rdata_reg[2]_i_20__1_n_0 ),
        .I1(\slv_rdata_reg[2]_i_21__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_12__1 
       (.I0(\slv_rdata_reg[2]_i_22__1_n_0 ),
        .I1(\slv_rdata_reg[2]_i_23__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_13__1 
       (.I0(\slv_rdata_reg[2]_i_24__1_n_0 ),
        .I1(\slv_rdata_reg[2]_i_25__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_18__0 
       (.I0(\slv_rdata[2]_i_26__0_n_0 ),
        .I1(\slv_rdata[2]_i_27__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_18__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_19__1 
       (.I0(\slv_rdata[2]_i_28__1_n_0 ),
        .I1(\slv_rdata[2]_i_29__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_20__1 
       (.I0(\slv_rdata[2]_i_30__1_n_0 ),
        .I1(\slv_rdata[2]_i_31__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_21__1 
       (.I0(\slv_rdata[2]_i_32__1_n_0 ),
        .I1(\slv_rdata[2]_i_33__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_21__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_22__1 
       (.I0(\slv_rdata[2]_i_34__1_n_0 ),
        .I1(\slv_rdata[2]_i_35__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_22__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_23__1 
       (.I0(\slv_rdata[2]_i_36__1_n_0 ),
        .I1(\slv_rdata[2]_i_37__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_23__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_24__1 
       (.I0(\slv_rdata[2]_i_38__1_n_0 ),
        .I1(\slv_rdata[2]_i_39__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_24__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_25__1 
       (.I0(\slv_rdata[2]_i_40__1_n_0 ),
        .I1(\slv_rdata[2]_i_41__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_25__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_2__1 
       (.I0(\slv_rdata_reg[2]_i_5__0_n_0 ),
        .I1(\slv_rdata_reg[2]_i_6__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_2__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_5__0 
       (.I0(\slv_rdata[2]_i_14__0_n_0 ),
        .I1(\slv_rdata[2]_i_15__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_5__0_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_6__1 
       (.I0(\slv_rdata[2]_i_16__1_n_0 ),
        .I1(\slv_rdata[2]_i_17__1_n_0 ),
        .O(\slv_rdata_reg[2]_i_6__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  FDRE \slv_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[3]_1 ),
        .Q(dac2slv_rdata[3]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[3]_i_10__1 
       (.I0(\slv_rdata_reg[3]_i_19__1_n_0 ),
        .I1(\slv_rdata_reg[3]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_11__1 
       (.I0(\slv_rdata[3]_i_21__1_n_0 ),
        .I1(\slv_rdata[3]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_12__1 
       (.I0(\slv_rdata[3]_i_23__1_n_0 ),
        .I1(\slv_rdata[3]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_13__1 
       (.I0(\slv_rdata[3]_i_25__1_n_0 ),
        .I1(\slv_rdata[3]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_14__1 
       (.I0(\slv_rdata[3]_i_27__1_n_0 ),
        .I1(\slv_rdata[3]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_15__1 
       (.I0(\slv_rdata[3]_i_29__1_n_0 ),
        .I1(\slv_rdata[3]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_16__1 
       (.I0(\slv_rdata[3]_i_31__1_n_0 ),
        .I1(\slv_rdata[3]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_17__1 
       (.I0(\slv_rdata[3]_i_33__1_n_0 ),
        .I1(\slv_rdata[3]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_18__1 
       (.I0(\slv_rdata[3]_i_35__1_n_0 ),
        .I1(\slv_rdata[3]_i_36__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_19__1 
       (.I0(\slv_rdata[3]_i_37__1_n_0 ),
        .I1(\slv_rdata[3]_i_38__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_20__1 
       (.I0(\slv_rdata[3]_i_39__1_n_0 ),
        .I1(\slv_rdata[3]_i_40__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_6__1 
       (.I0(\slv_rdata_reg[3]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[3]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_6__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_7__1 
       (.I0(\slv_rdata_reg[3]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[3]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_8__1 
       (.I0(\slv_rdata_reg[3]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[3]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_9__1 
       (.I0(\slv_rdata_reg[3]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[3]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[3]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE \slv_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[4]_1 ),
        .Q(dac2slv_rdata[4]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[4]_i_10__1 
       (.I0(\slv_rdata_reg[4]_i_20__1_n_0 ),
        .I1(\slv_rdata_reg[4]_i_21__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_14__1 
       (.I0(\slv_rdata[4]_i_22__1_n_0 ),
        .I1(\slv_rdata[4]_i_23__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[4]_i_15__1 
       (.I0(\slv_rdata[4]_i_24__1_n_0 ),
        .I1(\slv_rdata[4]_i_25__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_16__1 
       (.I0(\slv_rdata[4]_i_26__1_n_0 ),
        .I1(\slv_rdata[4]_i_27__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_17__1 
       (.I0(\slv_rdata[4]_i_28__1_n_0 ),
        .I1(\slv_rdata[4]_i_29__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_18__1 
       (.I0(\slv_rdata[4]_i_30__1_n_0 ),
        .I1(\slv_rdata[4]_i_31__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_19__1 
       (.I0(\slv_rdata[4]_i_32__1_n_0 ),
        .I1(\slv_rdata[4]_i_33__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_20__1 
       (.I0(\slv_rdata[4]_i_34__1_n_0 ),
        .I1(\slv_rdata[4]_i_35__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_21__1 
       (.I0(\slv_rdata[4]_i_36__1_n_0 ),
        .I1(\slv_rdata[4]_i_37__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_21__1_n_0 ),
        .S(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_7__1 
       (.I0(\slv_rdata_reg[4]_i_14__1_n_0 ),
        .I1(\slv_rdata_reg[4]_i_15__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[4]_i_8__1 
       (.I0(\slv_rdata_reg[4]_i_16__1_n_0 ),
        .I1(\slv_rdata_reg[4]_i_17__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[4]_i_9__1 
       (.I0(\slv_rdata_reg[4]_i_18__1_n_0 ),
        .I1(\slv_rdata_reg[4]_i_19__1_n_0 ),
        .O(\slv_rdata_reg[4]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  FDRE \slv_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[5]_1 ),
        .Q(dac2slv_rdata[5]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[5]_i_10__1 
       (.I0(\slv_rdata_reg[5]_i_20__1_n_0 ),
        .I1(\slv_rdata_reg[5]_i_21__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_14__1 
       (.I0(\slv_rdata[5]_i_22__1_n_0 ),
        .I1(\slv_rdata[5]_i_23__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_15__1 
       (.I0(\slv_rdata[5]_i_24__1_n_0 ),
        .I1(\slv_rdata[5]_i_25__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_16__1 
       (.I0(\slv_rdata[5]_i_26__1_n_0 ),
        .I1(\slv_rdata[5]_i_27__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_17__1 
       (.I0(\slv_rdata[5]_i_28__1_n_0 ),
        .I1(\slv_rdata[5]_i_29__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_18__1 
       (.I0(\slv_rdata[5]_i_30__1_n_0 ),
        .I1(\slv_rdata[5]_i_31__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_19__1 
       (.I0(\slv_rdata[5]_i_32__1_n_0 ),
        .I1(\slv_rdata[5]_i_33__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_20__1 
       (.I0(\slv_rdata[5]_i_34__1_n_0 ),
        .I1(\slv_rdata[5]_i_35__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[5]_i_21__1 
       (.I0(\slv_rdata[5]_i_36__1_n_0 ),
        .I1(\slv_rdata[5]_i_37__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_21__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[5]_i_7__1 
       (.I0(\slv_rdata_reg[5]_i_14__1_n_0 ),
        .I1(\slv_rdata_reg[5]_i_15__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[5]_i_8__1 
       (.I0(\slv_rdata_reg[5]_i_16__1_n_0 ),
        .I1(\slv_rdata_reg[5]_i_17__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[5]_i_9__1 
       (.I0(\slv_rdata_reg[5]_i_18__1_n_0 ),
        .I1(\slv_rdata_reg[5]_i_19__1_n_0 ),
        .O(\slv_rdata_reg[5]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  FDRE \slv_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[6]_2 ),
        .Q(dac2slv_rdata[6]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[6]_i_10__1 
       (.I0(\slv_rdata_reg[6]_i_20__1_n_0 ),
        .I1(\slv_rdata_reg[6]_i_21__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_14__1 
       (.I0(\slv_rdata[6]_i_22__1_n_0 ),
        .I1(\slv_rdata[6]_i_23__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_15__1 
       (.I0(\slv_rdata[6]_i_24__1_n_0 ),
        .I1(\slv_rdata[6]_i_25__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_16__1 
       (.I0(\slv_rdata[6]_i_26__1_n_0 ),
        .I1(\slv_rdata[6]_i_27__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_17__1 
       (.I0(\slv_rdata[6]_i_28__1_n_0 ),
        .I1(\slv_rdata[6]_i_29__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_18__1 
       (.I0(\slv_rdata[6]_i_30__1_n_0 ),
        .I1(\slv_rdata[6]_i_31__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_19__1 
       (.I0(\slv_rdata[6]_i_32__1_n_0 ),
        .I1(\slv_rdata[6]_i_33__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_20__1 
       (.I0(\slv_rdata[6]_i_34__1_n_0 ),
        .I1(\slv_rdata[6]_i_35__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[6]_i_21__1 
       (.I0(\slv_rdata[6]_i_36__1_n_0 ),
        .I1(\slv_rdata[6]_i_37__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_21__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[6]_i_7__1 
       (.I0(\slv_rdata_reg[6]_i_14__1_n_0 ),
        .I1(\slv_rdata_reg[6]_i_15__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[6]_i_8__1 
       (.I0(\slv_rdata_reg[6]_i_16__1_n_0 ),
        .I1(\slv_rdata_reg[6]_i_17__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  MUXF8 \slv_rdata_reg[6]_i_9__1 
       (.I0(\slv_rdata_reg[6]_i_18__1_n_0 ),
        .I1(\slv_rdata_reg[6]_i_19__1_n_0 ),
        .O(\slv_rdata_reg[6]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[6]_1 ));
  FDRE \slv_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[7]_1 ),
        .Q(dac2slv_rdata[7]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[7]_i_10__1 
       (.I0(\slv_rdata_reg[7]_i_19__1_n_0 ),
        .I1(\slv_rdata_reg[7]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_13__1 
       (.I0(\slv_rdata[7]_i_21__1_n_0 ),
        .I1(\slv_rdata[7]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_14__1 
       (.I0(\slv_rdata[7]_i_23__1_n_0 ),
        .I1(\slv_rdata[7]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_15__1 
       (.I0(\slv_rdata[7]_i_25__1_n_0 ),
        .I1(\slv_rdata[7]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_16__1 
       (.I0(\slv_rdata[7]_i_27__1_n_0 ),
        .I1(\slv_rdata[7]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_17__1 
       (.I0(\slv_rdata[7]_i_29__1_n_0 ),
        .I1(\slv_rdata[7]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_18__1 
       (.I0(\slv_rdata[7]_i_31__1_n_0 ),
        .I1(\slv_rdata[7]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_19__1 
       (.I0(\slv_rdata[7]_i_33__1_n_0 ),
        .I1(\slv_rdata[7]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_19__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[7]_i_20__1 
       (.I0(\slv_rdata[7]_i_35__1_n_0 ),
        .I1(\slv_rdata[7]_i_36__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_20__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[7]_i_7__1 
       (.I0(\slv_rdata_reg[7]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[7]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_8__1 
       (.I0(\slv_rdata_reg[7]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[7]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_9__1 
       (.I0(\slv_rdata_reg[7]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[7]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[7]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE \slv_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[8]_1 ),
        .Q(dac2slv_rdata[8]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[8]_i_10__1 
       (.I0(\slv_rdata_reg[8]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[8]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_11__1 
       (.I0(\slv_rdata[8]_i_19__1_n_0 ),
        .I1(\slv_rdata[8]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_12__1 
       (.I0(\slv_rdata[8]_i_21__1_n_0 ),
        .I1(\slv_rdata[8]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_13__1 
       (.I0(\slv_rdata[8]_i_23__1_n_0 ),
        .I1(\slv_rdata[8]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_14__1 
       (.I0(\slv_rdata[8]_i_25__1_n_0 ),
        .I1(\slv_rdata[8]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_15__1 
       (.I0(\slv_rdata[8]_i_27__1_n_0 ),
        .I1(\slv_rdata[8]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_16__1 
       (.I0(\slv_rdata[8]_i_29__1_n_0 ),
        .I1(\slv_rdata[8]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_17__1 
       (.I0(\slv_rdata[8]_i_31__1_n_0 ),
        .I1(\slv_rdata[8]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[8]_i_18__1 
       (.I0(\slv_rdata[8]_i_33__1_n_0 ),
        .I1(\slv_rdata[8]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[8]_i_7__1 
       (.I0(\slv_rdata_reg[8]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[8]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_8__1 
       (.I0(\slv_rdata_reg[8]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[8]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_9__1 
       (.I0(\slv_rdata_reg[8]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[8]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[8]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE \slv_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[9]_1 ),
        .Q(dac2slv_rdata[9]),
        .R(\slv_rdata_reg[15]_2 ));
  MUXF8 \slv_rdata_reg[9]_i_10__1 
       (.I0(\slv_rdata_reg[9]_i_17__1_n_0 ),
        .I1(\slv_rdata_reg[9]_i_18__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_11__1 
       (.I0(\slv_rdata[9]_i_19__1_n_0 ),
        .I1(\slv_rdata[9]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_11__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_12__1 
       (.I0(\slv_rdata[9]_i_21__1_n_0 ),
        .I1(\slv_rdata[9]_i_22__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_12__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_13__1 
       (.I0(\slv_rdata[9]_i_23__1_n_0 ),
        .I1(\slv_rdata[9]_i_24__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_13__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_14__1 
       (.I0(\slv_rdata[9]_i_25__1_n_0 ),
        .I1(\slv_rdata[9]_i_26__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_14__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_15__1 
       (.I0(\slv_rdata[9]_i_27__1_n_0 ),
        .I1(\slv_rdata[9]_i_28__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_15__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_16__1 
       (.I0(\slv_rdata[9]_i_29__1_n_0 ),
        .I1(\slv_rdata[9]_i_30__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_16__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_17__1 
       (.I0(\slv_rdata[9]_i_31__1_n_0 ),
        .I1(\slv_rdata[9]_i_32__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_17__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF7 \slv_rdata_reg[9]_i_18__1 
       (.I0(\slv_rdata[9]_i_33__1_n_0 ),
        .I1(\slv_rdata[9]_i_34__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[15]_1 ));
  MUXF8 \slv_rdata_reg[9]_i_7__1 
       (.I0(\slv_rdata_reg[9]_i_11__1_n_0 ),
        .I1(\slv_rdata_reg[9]_i_12__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_8__1 
       (.I0(\slv_rdata_reg[9]_i_13__1_n_0 ),
        .I1(\slv_rdata_reg[9]_i_14__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_9__1 
       (.I0(\slv_rdata_reg[9]_i_15__1_n_0 ),
        .I1(\slv_rdata_reg[9]_i_16__1_n_0 ),
        .O(\slv_rdata_reg[9]_i_9__1_n_0 ),
        .S(\slv_rdata_reg[13]_0 ));
  FDRE slv_rden_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac2slv_rden),
        .Q(slv_rden_r),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(slv_wdata_r_internal[0]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\slv_wdata_r_internal_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(\slv_wdata_r_internal_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[12]),
        .Q(\slv_wdata_r_internal_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[13]),
        .Q(\slv_wdata_r_internal_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[14]),
        .Q(\slv_wdata_r_internal_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[15]),
        .Q(\slv_wdata_r_internal_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(slv_wdata_r_internal[1]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(slv_wdata_r_internal[2]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(slv_wdata_r_internal[3]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(slv_wdata_r_internal[4]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(slv_wdata_r_internal[5]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(slv_wdata_r_internal[6]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\slv_wdata_r_internal_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\slv_wdata_r_internal_reg_n_0_[9] ),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "dac3_rfdac_exdes_ctrl_axi" *) 
module project_1_dac_source_i_0_dac3_rfdac_exdes_ctrl_axi
   (p_0_in,
    slv_wren_done_pulse,
    slv_wren_clk2,
    slv_rden_r,
    bank_write_done,
    dac30_dg_enable_01,
    \slv_addr_reg[3]_rep__0 ,
    \slv_addr_reg[5] ,
    \slv_addr_reg[3]_rep__0_0 ,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[3]_rep__0_1 ,
    \slv_addr_reg[5]_1 ,
    \slv_addr_reg[3]_rep ,
    \slv_addr_reg[5]_2 ,
    \slv_addr_reg[3]_rep_0 ,
    \slv_addr_reg[5]_3 ,
    \slv_addr_reg[2]_rep__0 ,
    \slv_addr_reg[5]_4 ,
    \slv_addr_reg[2]_rep__0_0 ,
    \slv_addr_reg[5]_5 ,
    \slv_addr_reg[2]_rep__0_1 ,
    \slv_addr_reg[5]_6 ,
    \slv_addr_reg[2]_rep__0_2 ,
    \slv_addr_reg[5]_7 ,
    \slv_addr_reg[2]_rep__0_3 ,
    \slv_addr_reg[5]_8 ,
    \slv_addr_reg[2]_rep__0_4 ,
    \slv_addr_reg[5]_9 ,
    \slv_addr_reg[2]_rep__0_5 ,
    \slv_addr_reg[5]_10 ,
    \slv_addr_reg[2]_rep__0_6 ,
    \slv_addr_reg[5]_11 ,
    dac3slv_rdata,
    s_axi_aclk,
    dac3slv_rden,
    \dac33_dg_mult_control_0_reg[2]_0 ,
    s_axi_aresetn,
    \dac33_dg_q_value_0_reg[15]_0 ,
    \dac33_dg_i_value_0_reg[15]_0 ,
    \dac33_dg_type_0_reg[3]_0 ,
    \dac33_dg_inc_0_reg[6]_0 ,
    \dac32_dg_mult_control_0_reg[2]_0 ,
    \dac32_dg_q_value_0_reg[15]_0 ,
    \dac32_dg_i_value_0_reg[15]_0 ,
    \dac32_dg_control_0_reg[7]_0 ,
    \dac32_dg_type_0_reg[3]_0 ,
    \dac32_dg_inc_0_reg[6]_0 ,
    \dac31_dg_mult_control_0_reg[2]_0 ,
    \dac31_dg_q_value_0_reg[15]_0 ,
    \dac31_dg_i_value_0_reg[15]_0 ,
    \dac31_dg_control_0_reg[7]_0 ,
    \dac31_dg_type_0_reg[3]_0 ,
    \dac31_dg_inc_0_reg[6]_0 ,
    \slv_rdata_reg[2]_0 ,
    \slv_rdata_reg[2]_1 ,
    Q,
    dac_dg_slv_wren,
    \axi_bresp[1]_i_2 ,
    slv_rden_r_0,
    slv_wren_done_pulse_1,
    \dac33_dg_init_12_0_reg[0]_0 ,
    \dac33_dg_init_14_0_reg[0]_0 ,
    \dac33_dg_init_13_0_reg[0]_0 ,
    \dac33_dg_init_11_0_reg[0]_0 ,
    \dac33_dg_init_10_0_reg[0]_0 ,
    \dac33_dg_init_9_0_reg[0]_0 ,
    \dac33_dg_init_8_0_reg[0]_0 ,
    \dac33_dg_init_7_0_reg[0]_0 ,
    \dac33_dg_init_6_0_reg[0]_0 ,
    \dac33_dg_init_5_0_reg[0]_0 ,
    \dac33_dg_init_4_0_reg[0]_0 ,
    \dac33_dg_init_3_0_reg[0]_0 ,
    \dac33_dg_init_2_0_reg[0]_0 ,
    \dac33_dg_init_1_0_reg[0]_0 ,
    \dac33_dg_init_0_0_reg[0]_0 ,
    \dac32_dg_init_15_0_reg[0]_0 ,
    \dac32_dg_init_14_0_reg[0]_0 ,
    \dac32_dg_init_13_0_reg[0]_0 ,
    \dac32_dg_init_12_0_reg[0]_0 ,
    \dac32_dg_init_11_0_reg[0]_0 ,
    \dac32_dg_init_10_0_reg[0]_0 ,
    \dac32_dg_init_9_0_reg[0]_0 ,
    \dac32_dg_init_8_0_reg[0]_0 ,
    \dac32_dg_init_7_0_reg[0]_0 ,
    \dac32_dg_init_6_0_reg[0]_0 ,
    \dac32_dg_init_5_0_reg[0]_0 ,
    \dac32_dg_init_4_0_reg[0]_0 ,
    \dac32_dg_init_3_0_reg[0]_0 ,
    \dac32_dg_init_2_0_reg[0]_0 ,
    \dac32_dg_init_1_0_reg[0]_0 ,
    \dac32_dg_init_0_0_reg[0]_0 ,
    \dac32_dg_enable_0_reg[0]_0 ,
    \dac31_dg_init_14_0_reg[0]_0 ,
    \dac31_dg_init_13_0_reg[0]_0 ,
    \dac31_dg_init_12_0_reg[0]_0 ,
    \dac31_dg_init_11_0_reg[0]_0 ,
    \dac31_dg_init_10_0_reg[0]_0 ,
    \dac31_dg_init_9_0_reg[0]_0 ,
    \dac31_dg_init_8_0_reg[0]_0 ,
    \dac31_dg_init_6_0_reg[0]_0 ,
    \dac31_dg_init_5_0_reg[0]_0 ,
    \dac31_dg_init_4_0_reg[0]_0 ,
    \dac31_dg_init_3_0_reg[0]_0 ,
    \dac31_dg_init_2_0_reg[0]_0 ,
    \dac31_dg_init_1_0_reg[0]_0 ,
    \dac31_dg_init_0_0_reg[0]_0 ,
    \dac31_dg_enable_0_reg[0]_0 ,
    \slv_rdata_reg[5]_0 ,
    \slv_rdata_reg[7]_0 ,
    \slv_rdata_reg[0]_i_5__2_0 ,
    \slv_rdata_reg[0]_i_5__2_1 ,
    \slv_rdata_reg[0]_i_24__2_0 ,
    \slv_rdata_reg[7]_i_13__2_0 ,
    \slv_rdata[15]_i_2__1_0 ,
    \slv_rdata_reg[13]_i_15__2_0 ,
    \slv_rdata_reg[6]_0 ,
    \slv_rdata_reg[8]_0 ,
    \slv_rdata_reg[15]_i_15__2_0 ,
    \slv_rdata_reg[15]_i_12__2_0 ,
    \slv_rdata_reg[15]_i_12__2_1 ,
    dac3axi_map_wready,
    s_axi_wvalid,
    E,
    s_axi_wdata,
    \dac30_dg_enable_0_reg[15]_0 ,
    \dac30_dg_inc_0_reg[0]_0 ,
    \dac30_dg_type_0_reg[0]_0 ,
    \dac30_dg_control_0_reg[0]_0 ,
    \dac30_dg_control_0_reg[0]_1 ,
    \dac30_dg_i_value_0_reg[0]_0 ,
    \dac30_dg_q_value_0_reg[0]_0 ,
    \dac30_dg_mult_control_0_reg[0]_0 ,
    \dac30_dg_init_0_0_reg[15]_0 ,
    \dac30_dg_init_1_0_reg[15]_0 ,
    \dac30_dg_init_2_0_reg[15]_0 ,
    \dac30_dg_init_3_0_reg[15]_0 ,
    \dac30_dg_init_4_0_reg[15]_0 ,
    \dac30_dg_init_5_0_reg[15]_0 ,
    \dac30_dg_init_6_0_reg[15]_0 ,
    \dac30_dg_init_7_0_reg[15]_0 ,
    \dac30_dg_init_8_0_reg[15]_0 ,
    \dac30_dg_init_9_0_reg[15]_0 ,
    \dac30_dg_init_10_0_reg[15]_0 ,
    \dac30_dg_init_11_0_reg[15]_0 ,
    \dac30_dg_init_12_0_reg[15]_0 ,
    \dac30_dg_init_13_0_reg[15]_0 ,
    \dac30_dg_init_14_0_reg[15]_0 ,
    \dac30_dg_init_15_0_reg[15]_0 ,
    \dac31_dg_init_7_0_reg[15]_0 ,
    \dac31_dg_init_15_0_reg[15]_0 ,
    \dac33_dg_enable_0_reg[15]_0 ,
    \dac33_dg_control_0_reg[0]_0 ,
    \dac33_dg_control_0_reg[0]_1 ,
    \dac33_dg_init_15_0_reg[15]_0 ,
    \slv_rdata_reg[0]_0 ,
    \slv_rdata_reg[15]_0 ,
    \slv_rdata_reg[14]_0 ,
    \slv_rdata_reg[13]_0 ,
    \slv_rdata_reg[12]_0 ,
    \slv_rdata_reg[11]_0 ,
    \slv_rdata_reg[10]_0 ,
    \slv_rdata_reg[9]_0 ,
    \slv_rdata_reg[8]_1 ,
    \slv_rdata_reg[7]_1 ,
    \slv_rdata_reg[6]_1 ,
    \slv_rdata_reg[5]_1 ,
    \slv_rdata_reg[4]_0 ,
    \slv_rdata_reg[3]_0 );
  output p_0_in;
  output slv_wren_done_pulse;
  output slv_wren_clk2;
  output slv_rden_r;
  output bank_write_done;
  output dac30_dg_enable_01;
  output \slv_addr_reg[3]_rep__0 ;
  output \slv_addr_reg[5] ;
  output \slv_addr_reg[3]_rep__0_0 ;
  output \slv_addr_reg[5]_0 ;
  output \slv_addr_reg[3]_rep__0_1 ;
  output \slv_addr_reg[5]_1 ;
  output \slv_addr_reg[3]_rep ;
  output \slv_addr_reg[5]_2 ;
  output \slv_addr_reg[3]_rep_0 ;
  output \slv_addr_reg[5]_3 ;
  output \slv_addr_reg[2]_rep__0 ;
  output \slv_addr_reg[5]_4 ;
  output \slv_addr_reg[2]_rep__0_0 ;
  output \slv_addr_reg[5]_5 ;
  output \slv_addr_reg[2]_rep__0_1 ;
  output \slv_addr_reg[5]_6 ;
  output \slv_addr_reg[2]_rep__0_2 ;
  output \slv_addr_reg[5]_7 ;
  output \slv_addr_reg[2]_rep__0_3 ;
  output \slv_addr_reg[5]_8 ;
  output \slv_addr_reg[2]_rep__0_4 ;
  output \slv_addr_reg[5]_9 ;
  output \slv_addr_reg[2]_rep__0_5 ;
  output \slv_addr_reg[5]_10 ;
  output \slv_addr_reg[2]_rep__0_6 ;
  output \slv_addr_reg[5]_11 ;
  output [15:0]dac3slv_rdata;
  input s_axi_aclk;
  input dac3slv_rden;
  input \dac33_dg_mult_control_0_reg[2]_0 ;
  input s_axi_aresetn;
  input \dac33_dg_q_value_0_reg[15]_0 ;
  input \dac33_dg_i_value_0_reg[15]_0 ;
  input \dac33_dg_type_0_reg[3]_0 ;
  input \dac33_dg_inc_0_reg[6]_0 ;
  input \dac32_dg_mult_control_0_reg[2]_0 ;
  input \dac32_dg_q_value_0_reg[15]_0 ;
  input \dac32_dg_i_value_0_reg[15]_0 ;
  input \dac32_dg_control_0_reg[7]_0 ;
  input \dac32_dg_type_0_reg[3]_0 ;
  input \dac32_dg_inc_0_reg[6]_0 ;
  input \dac31_dg_mult_control_0_reg[2]_0 ;
  input \dac31_dg_q_value_0_reg[15]_0 ;
  input \dac31_dg_i_value_0_reg[15]_0 ;
  input \dac31_dg_control_0_reg[7]_0 ;
  input \dac31_dg_type_0_reg[3]_0 ;
  input \dac31_dg_inc_0_reg[6]_0 ;
  input \slv_rdata_reg[2]_0 ;
  input \slv_rdata_reg[2]_1 ;
  input [3:0]Q;
  input dac_dg_slv_wren;
  input \axi_bresp[1]_i_2 ;
  input slv_rden_r_0;
  input slv_wren_done_pulse_1;
  input \dac33_dg_init_12_0_reg[0]_0 ;
  input \dac33_dg_init_14_0_reg[0]_0 ;
  input \dac33_dg_init_13_0_reg[0]_0 ;
  input \dac33_dg_init_11_0_reg[0]_0 ;
  input \dac33_dg_init_10_0_reg[0]_0 ;
  input \dac33_dg_init_9_0_reg[0]_0 ;
  input \dac33_dg_init_8_0_reg[0]_0 ;
  input \dac33_dg_init_7_0_reg[0]_0 ;
  input \dac33_dg_init_6_0_reg[0]_0 ;
  input \dac33_dg_init_5_0_reg[0]_0 ;
  input \dac33_dg_init_4_0_reg[0]_0 ;
  input \dac33_dg_init_3_0_reg[0]_0 ;
  input \dac33_dg_init_2_0_reg[0]_0 ;
  input \dac33_dg_init_1_0_reg[0]_0 ;
  input \dac33_dg_init_0_0_reg[0]_0 ;
  input \dac32_dg_init_15_0_reg[0]_0 ;
  input \dac32_dg_init_14_0_reg[0]_0 ;
  input \dac32_dg_init_13_0_reg[0]_0 ;
  input \dac32_dg_init_12_0_reg[0]_0 ;
  input \dac32_dg_init_11_0_reg[0]_0 ;
  input \dac32_dg_init_10_0_reg[0]_0 ;
  input \dac32_dg_init_9_0_reg[0]_0 ;
  input \dac32_dg_init_8_0_reg[0]_0 ;
  input \dac32_dg_init_7_0_reg[0]_0 ;
  input \dac32_dg_init_6_0_reg[0]_0 ;
  input \dac32_dg_init_5_0_reg[0]_0 ;
  input \dac32_dg_init_4_0_reg[0]_0 ;
  input \dac32_dg_init_3_0_reg[0]_0 ;
  input \dac32_dg_init_2_0_reg[0]_0 ;
  input \dac32_dg_init_1_0_reg[0]_0 ;
  input \dac32_dg_init_0_0_reg[0]_0 ;
  input \dac32_dg_enable_0_reg[0]_0 ;
  input \dac31_dg_init_14_0_reg[0]_0 ;
  input \dac31_dg_init_13_0_reg[0]_0 ;
  input \dac31_dg_init_12_0_reg[0]_0 ;
  input \dac31_dg_init_11_0_reg[0]_0 ;
  input \dac31_dg_init_10_0_reg[0]_0 ;
  input \dac31_dg_init_9_0_reg[0]_0 ;
  input \dac31_dg_init_8_0_reg[0]_0 ;
  input \dac31_dg_init_6_0_reg[0]_0 ;
  input \dac31_dg_init_5_0_reg[0]_0 ;
  input \dac31_dg_init_4_0_reg[0]_0 ;
  input \dac31_dg_init_3_0_reg[0]_0 ;
  input \dac31_dg_init_2_0_reg[0]_0 ;
  input \dac31_dg_init_1_0_reg[0]_0 ;
  input \dac31_dg_init_0_0_reg[0]_0 ;
  input \dac31_dg_enable_0_reg[0]_0 ;
  input \slv_rdata_reg[5]_0 ;
  input \slv_rdata_reg[7]_0 ;
  input \slv_rdata_reg[0]_i_5__2_0 ;
  input \slv_rdata_reg[0]_i_5__2_1 ;
  input \slv_rdata_reg[0]_i_24__2_0 ;
  input \slv_rdata_reg[7]_i_13__2_0 ;
  input \slv_rdata[15]_i_2__1_0 ;
  input \slv_rdata_reg[13]_i_15__2_0 ;
  input \slv_rdata_reg[6]_0 ;
  input \slv_rdata_reg[8]_0 ;
  input \slv_rdata_reg[15]_i_15__2_0 ;
  input \slv_rdata_reg[15]_i_12__2_0 ;
  input \slv_rdata_reg[15]_i_12__2_1 ;
  input dac3axi_map_wready;
  input s_axi_wvalid;
  input [0:0]E;
  input [15:0]s_axi_wdata;
  input [0:0]\dac30_dg_enable_0_reg[15]_0 ;
  input \dac30_dg_inc_0_reg[0]_0 ;
  input \dac30_dg_type_0_reg[0]_0 ;
  input \dac30_dg_control_0_reg[0]_0 ;
  input \dac30_dg_control_0_reg[0]_1 ;
  input [0:0]\dac30_dg_i_value_0_reg[0]_0 ;
  input [0:0]\dac30_dg_q_value_0_reg[0]_0 ;
  input [0:0]\dac30_dg_mult_control_0_reg[0]_0 ;
  input [0:0]\dac30_dg_init_0_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_1_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_2_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_3_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_4_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_5_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_6_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_8_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_9_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_10_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_11_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_12_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_13_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_14_0_reg[15]_0 ;
  input [0:0]\dac30_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac31_dg_init_7_0_reg[15]_0 ;
  input [0:0]\dac31_dg_init_15_0_reg[15]_0 ;
  input [0:0]\dac33_dg_enable_0_reg[15]_0 ;
  input \dac33_dg_control_0_reg[0]_0 ;
  input \dac33_dg_control_0_reg[0]_1 ;
  input [0:0]\dac33_dg_init_15_0_reg[15]_0 ;
  input \slv_rdata_reg[0]_0 ;
  input \slv_rdata_reg[15]_0 ;
  input \slv_rdata_reg[14]_0 ;
  input \slv_rdata_reg[13]_0 ;
  input \slv_rdata_reg[12]_0 ;
  input \slv_rdata_reg[11]_0 ;
  input \slv_rdata_reg[10]_0 ;
  input \slv_rdata_reg[9]_0 ;
  input \slv_rdata_reg[8]_1 ;
  input \slv_rdata_reg[7]_1 ;
  input \slv_rdata_reg[6]_1 ;
  input \slv_rdata_reg[5]_1 ;
  input \slv_rdata_reg[4]_0 ;
  input \slv_rdata_reg[3]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire \axi_bresp[1]_i_2 ;
  wire bank_write_done;
  wire clk2clk_handshake_pulse_gen_i_n_10;
  wire clk2clk_handshake_pulse_gen_i_n_11;
  wire clk2clk_handshake_pulse_gen_i_n_12;
  wire clk2clk_handshake_pulse_gen_i_n_13;
  wire clk2clk_handshake_pulse_gen_i_n_14;
  wire clk2clk_handshake_pulse_gen_i_n_15;
  wire clk2clk_handshake_pulse_gen_i_n_16;
  wire clk2clk_handshake_pulse_gen_i_n_17;
  wire clk2clk_handshake_pulse_gen_i_n_18;
  wire clk2clk_handshake_pulse_gen_i_n_19;
  wire clk2clk_handshake_pulse_gen_i_n_20;
  wire clk2clk_handshake_pulse_gen_i_n_21;
  wire clk2clk_handshake_pulse_gen_i_n_23;
  wire clk2clk_handshake_pulse_gen_i_n_24;
  wire clk2clk_handshake_pulse_gen_i_n_25;
  wire clk2clk_handshake_pulse_gen_i_n_26;
  wire clk2clk_handshake_pulse_gen_i_n_27;
  wire clk2clk_handshake_pulse_gen_i_n_28;
  wire clk2clk_handshake_pulse_gen_i_n_29;
  wire clk2clk_handshake_pulse_gen_i_n_3;
  wire clk2clk_handshake_pulse_gen_i_n_30;
  wire clk2clk_handshake_pulse_gen_i_n_31;
  wire clk2clk_handshake_pulse_gen_i_n_32;
  wire clk2clk_handshake_pulse_gen_i_n_33;
  wire clk2clk_handshake_pulse_gen_i_n_34;
  wire clk2clk_handshake_pulse_gen_i_n_35;
  wire clk2clk_handshake_pulse_gen_i_n_36;
  wire clk2clk_handshake_pulse_gen_i_n_37;
  wire clk2clk_handshake_pulse_gen_i_n_38;
  wire clk2clk_handshake_pulse_gen_i_n_39;
  wire clk2clk_handshake_pulse_gen_i_n_4;
  wire clk2clk_handshake_pulse_gen_i_n_40;
  wire clk2clk_handshake_pulse_gen_i_n_41;
  wire clk2clk_handshake_pulse_gen_i_n_42;
  wire clk2clk_handshake_pulse_gen_i_n_43;
  wire clk2clk_handshake_pulse_gen_i_n_44;
  wire clk2clk_handshake_pulse_gen_i_n_45;
  wire clk2clk_handshake_pulse_gen_i_n_46;
  wire clk2clk_handshake_pulse_gen_i_n_47;
  wire clk2clk_handshake_pulse_gen_i_n_48;
  wire clk2clk_handshake_pulse_gen_i_n_49;
  wire clk2clk_handshake_pulse_gen_i_n_5;
  wire clk2clk_handshake_pulse_gen_i_n_50;
  wire clk2clk_handshake_pulse_gen_i_n_51;
  wire clk2clk_handshake_pulse_gen_i_n_52;
  wire clk2clk_handshake_pulse_gen_i_n_53;
  wire clk2clk_handshake_pulse_gen_i_n_54;
  wire clk2clk_handshake_pulse_gen_i_n_55;
  wire clk2clk_handshake_pulse_gen_i_n_56;
  wire clk2clk_handshake_pulse_gen_i_n_57;
  wire clk2clk_handshake_pulse_gen_i_n_58;
  wire clk2clk_handshake_pulse_gen_i_n_59;
  wire clk2clk_handshake_pulse_gen_i_n_6;
  wire clk2clk_handshake_pulse_gen_i_n_60;
  wire clk2clk_handshake_pulse_gen_i_n_61;
  wire clk2clk_handshake_pulse_gen_i_n_62;
  wire clk2clk_handshake_pulse_gen_i_n_63;
  wire clk2clk_handshake_pulse_gen_i_n_64;
  wire clk2clk_handshake_pulse_gen_i_n_65;
  wire clk2clk_handshake_pulse_gen_i_n_66;
  wire clk2clk_handshake_pulse_gen_i_n_67;
  wire clk2clk_handshake_pulse_gen_i_n_68;
  wire clk2clk_handshake_pulse_gen_i_n_69;
  wire clk2clk_handshake_pulse_gen_i_n_7;
  wire clk2clk_handshake_pulse_gen_i_n_71;
  wire clk2clk_handshake_pulse_gen_i_n_8;
  wire clk2clk_handshake_pulse_gen_i_n_9;
  wire \dac30_dg_control_0[7]_i_1_n_0 ;
  wire \dac30_dg_control_0_reg[0]_0 ;
  wire \dac30_dg_control_0_reg[0]_1 ;
  wire \dac30_dg_control_0_reg_n_0_[0] ;
  wire \dac30_dg_control_0_reg_n_0_[1] ;
  wire \dac30_dg_control_0_reg_n_0_[2] ;
  wire \dac30_dg_control_0_reg_n_0_[3] ;
  wire \dac30_dg_control_0_reg_n_0_[4] ;
  wire \dac30_dg_control_0_reg_n_0_[5] ;
  wire \dac30_dg_control_0_reg_n_0_[6] ;
  wire \dac30_dg_control_0_reg_n_0_[7] ;
  wire dac30_dg_enable_01;
  wire [0:0]\dac30_dg_enable_0_reg[15]_0 ;
  wire \dac30_dg_enable_0_reg_n_0_[0] ;
  wire \dac30_dg_enable_0_reg_n_0_[10] ;
  wire \dac30_dg_enable_0_reg_n_0_[11] ;
  wire \dac30_dg_enable_0_reg_n_0_[12] ;
  wire \dac30_dg_enable_0_reg_n_0_[13] ;
  wire \dac30_dg_enable_0_reg_n_0_[14] ;
  wire \dac30_dg_enable_0_reg_n_0_[15] ;
  wire \dac30_dg_enable_0_reg_n_0_[1] ;
  wire \dac30_dg_enable_0_reg_n_0_[2] ;
  wire \dac30_dg_enable_0_reg_n_0_[3] ;
  wire \dac30_dg_enable_0_reg_n_0_[4] ;
  wire \dac30_dg_enable_0_reg_n_0_[5] ;
  wire \dac30_dg_enable_0_reg_n_0_[6] ;
  wire \dac30_dg_enable_0_reg_n_0_[7] ;
  wire \dac30_dg_enable_0_reg_n_0_[8] ;
  wire \dac30_dg_enable_0_reg_n_0_[9] ;
  wire \dac30_dg_i_value_0[10]_i_1_n_0 ;
  wire \dac30_dg_i_value_0[11]_i_1_n_0 ;
  wire \dac30_dg_i_value_0[12]_i_1_n_0 ;
  wire \dac30_dg_i_value_0[13]_i_1_n_0 ;
  wire \dac30_dg_i_value_0[14]_i_1_n_0 ;
  wire \dac30_dg_i_value_0[15]_i_2_n_0 ;
  wire \dac30_dg_i_value_0[7]_i_1_n_0 ;
  wire \dac30_dg_i_value_0[8]_i_1_n_0 ;
  wire \dac30_dg_i_value_0[9]_i_1_n_0 ;
  wire [0:0]\dac30_dg_i_value_0_reg[0]_0 ;
  wire \dac30_dg_i_value_0_reg_n_0_[0] ;
  wire \dac30_dg_i_value_0_reg_n_0_[10] ;
  wire \dac30_dg_i_value_0_reg_n_0_[11] ;
  wire \dac30_dg_i_value_0_reg_n_0_[12] ;
  wire \dac30_dg_i_value_0_reg_n_0_[13] ;
  wire \dac30_dg_i_value_0_reg_n_0_[14] ;
  wire \dac30_dg_i_value_0_reg_n_0_[15] ;
  wire \dac30_dg_i_value_0_reg_n_0_[1] ;
  wire \dac30_dg_i_value_0_reg_n_0_[2] ;
  wire \dac30_dg_i_value_0_reg_n_0_[3] ;
  wire \dac30_dg_i_value_0_reg_n_0_[4] ;
  wire \dac30_dg_i_value_0_reg_n_0_[5] ;
  wire \dac30_dg_i_value_0_reg_n_0_[6] ;
  wire \dac30_dg_i_value_0_reg_n_0_[7] ;
  wire \dac30_dg_i_value_0_reg_n_0_[8] ;
  wire \dac30_dg_i_value_0_reg_n_0_[9] ;
  wire \dac30_dg_inc_0_reg[0]_0 ;
  wire \dac30_dg_inc_0_reg_n_0_[0] ;
  wire \dac30_dg_inc_0_reg_n_0_[1] ;
  wire \dac30_dg_inc_0_reg_n_0_[2] ;
  wire \dac30_dg_inc_0_reg_n_0_[3] ;
  wire \dac30_dg_inc_0_reg_n_0_[4] ;
  wire \dac30_dg_inc_0_reg_n_0_[5] ;
  wire \dac30_dg_inc_0_reg_n_0_[6] ;
  wire [0:0]\dac30_dg_init_0_0_reg[15]_0 ;
  wire \dac30_dg_init_0_0_reg_n_0_[0] ;
  wire \dac30_dg_init_0_0_reg_n_0_[10] ;
  wire \dac30_dg_init_0_0_reg_n_0_[11] ;
  wire \dac30_dg_init_0_0_reg_n_0_[12] ;
  wire \dac30_dg_init_0_0_reg_n_0_[13] ;
  wire \dac30_dg_init_0_0_reg_n_0_[14] ;
  wire \dac30_dg_init_0_0_reg_n_0_[15] ;
  wire \dac30_dg_init_0_0_reg_n_0_[1] ;
  wire \dac30_dg_init_0_0_reg_n_0_[2] ;
  wire \dac30_dg_init_0_0_reg_n_0_[3] ;
  wire \dac30_dg_init_0_0_reg_n_0_[4] ;
  wire \dac30_dg_init_0_0_reg_n_0_[5] ;
  wire \dac30_dg_init_0_0_reg_n_0_[6] ;
  wire \dac30_dg_init_0_0_reg_n_0_[7] ;
  wire \dac30_dg_init_0_0_reg_n_0_[8] ;
  wire \dac30_dg_init_0_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_10_0_reg[15]_0 ;
  wire \dac30_dg_init_10_0_reg_n_0_[0] ;
  wire \dac30_dg_init_10_0_reg_n_0_[10] ;
  wire \dac30_dg_init_10_0_reg_n_0_[11] ;
  wire \dac30_dg_init_10_0_reg_n_0_[12] ;
  wire \dac30_dg_init_10_0_reg_n_0_[13] ;
  wire \dac30_dg_init_10_0_reg_n_0_[14] ;
  wire \dac30_dg_init_10_0_reg_n_0_[15] ;
  wire \dac30_dg_init_10_0_reg_n_0_[1] ;
  wire \dac30_dg_init_10_0_reg_n_0_[2] ;
  wire \dac30_dg_init_10_0_reg_n_0_[3] ;
  wire \dac30_dg_init_10_0_reg_n_0_[4] ;
  wire \dac30_dg_init_10_0_reg_n_0_[5] ;
  wire \dac30_dg_init_10_0_reg_n_0_[6] ;
  wire \dac30_dg_init_10_0_reg_n_0_[7] ;
  wire \dac30_dg_init_10_0_reg_n_0_[8] ;
  wire \dac30_dg_init_10_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_11_0_reg[15]_0 ;
  wire \dac30_dg_init_11_0_reg_n_0_[0] ;
  wire \dac30_dg_init_11_0_reg_n_0_[10] ;
  wire \dac30_dg_init_11_0_reg_n_0_[11] ;
  wire \dac30_dg_init_11_0_reg_n_0_[12] ;
  wire \dac30_dg_init_11_0_reg_n_0_[13] ;
  wire \dac30_dg_init_11_0_reg_n_0_[14] ;
  wire \dac30_dg_init_11_0_reg_n_0_[15] ;
  wire \dac30_dg_init_11_0_reg_n_0_[1] ;
  wire \dac30_dg_init_11_0_reg_n_0_[2] ;
  wire \dac30_dg_init_11_0_reg_n_0_[3] ;
  wire \dac30_dg_init_11_0_reg_n_0_[4] ;
  wire \dac30_dg_init_11_0_reg_n_0_[5] ;
  wire \dac30_dg_init_11_0_reg_n_0_[6] ;
  wire \dac30_dg_init_11_0_reg_n_0_[7] ;
  wire \dac30_dg_init_11_0_reg_n_0_[8] ;
  wire \dac30_dg_init_11_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_12_0_reg[15]_0 ;
  wire \dac30_dg_init_12_0_reg_n_0_[0] ;
  wire \dac30_dg_init_12_0_reg_n_0_[10] ;
  wire \dac30_dg_init_12_0_reg_n_0_[11] ;
  wire \dac30_dg_init_12_0_reg_n_0_[12] ;
  wire \dac30_dg_init_12_0_reg_n_0_[13] ;
  wire \dac30_dg_init_12_0_reg_n_0_[14] ;
  wire \dac30_dg_init_12_0_reg_n_0_[15] ;
  wire \dac30_dg_init_12_0_reg_n_0_[1] ;
  wire \dac30_dg_init_12_0_reg_n_0_[2] ;
  wire \dac30_dg_init_12_0_reg_n_0_[3] ;
  wire \dac30_dg_init_12_0_reg_n_0_[4] ;
  wire \dac30_dg_init_12_0_reg_n_0_[5] ;
  wire \dac30_dg_init_12_0_reg_n_0_[6] ;
  wire \dac30_dg_init_12_0_reg_n_0_[7] ;
  wire \dac30_dg_init_12_0_reg_n_0_[8] ;
  wire \dac30_dg_init_12_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_13_0_reg[15]_0 ;
  wire \dac30_dg_init_13_0_reg_n_0_[0] ;
  wire \dac30_dg_init_13_0_reg_n_0_[10] ;
  wire \dac30_dg_init_13_0_reg_n_0_[11] ;
  wire \dac30_dg_init_13_0_reg_n_0_[12] ;
  wire \dac30_dg_init_13_0_reg_n_0_[13] ;
  wire \dac30_dg_init_13_0_reg_n_0_[14] ;
  wire \dac30_dg_init_13_0_reg_n_0_[15] ;
  wire \dac30_dg_init_13_0_reg_n_0_[1] ;
  wire \dac30_dg_init_13_0_reg_n_0_[2] ;
  wire \dac30_dg_init_13_0_reg_n_0_[3] ;
  wire \dac30_dg_init_13_0_reg_n_0_[4] ;
  wire \dac30_dg_init_13_0_reg_n_0_[5] ;
  wire \dac30_dg_init_13_0_reg_n_0_[6] ;
  wire \dac30_dg_init_13_0_reg_n_0_[7] ;
  wire \dac30_dg_init_13_0_reg_n_0_[8] ;
  wire \dac30_dg_init_13_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_14_0_reg[15]_0 ;
  wire \dac30_dg_init_14_0_reg_n_0_[0] ;
  wire \dac30_dg_init_14_0_reg_n_0_[10] ;
  wire \dac30_dg_init_14_0_reg_n_0_[11] ;
  wire \dac30_dg_init_14_0_reg_n_0_[12] ;
  wire \dac30_dg_init_14_0_reg_n_0_[13] ;
  wire \dac30_dg_init_14_0_reg_n_0_[14] ;
  wire \dac30_dg_init_14_0_reg_n_0_[15] ;
  wire \dac30_dg_init_14_0_reg_n_0_[1] ;
  wire \dac30_dg_init_14_0_reg_n_0_[2] ;
  wire \dac30_dg_init_14_0_reg_n_0_[3] ;
  wire \dac30_dg_init_14_0_reg_n_0_[4] ;
  wire \dac30_dg_init_14_0_reg_n_0_[5] ;
  wire \dac30_dg_init_14_0_reg_n_0_[6] ;
  wire \dac30_dg_init_14_0_reg_n_0_[7] ;
  wire \dac30_dg_init_14_0_reg_n_0_[8] ;
  wire \dac30_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_15_0_reg[15]_0 ;
  wire \dac30_dg_init_15_0_reg_n_0_[0] ;
  wire \dac30_dg_init_15_0_reg_n_0_[10] ;
  wire \dac30_dg_init_15_0_reg_n_0_[11] ;
  wire \dac30_dg_init_15_0_reg_n_0_[12] ;
  wire \dac30_dg_init_15_0_reg_n_0_[13] ;
  wire \dac30_dg_init_15_0_reg_n_0_[14] ;
  wire \dac30_dg_init_15_0_reg_n_0_[15] ;
  wire \dac30_dg_init_15_0_reg_n_0_[1] ;
  wire \dac30_dg_init_15_0_reg_n_0_[2] ;
  wire \dac30_dg_init_15_0_reg_n_0_[3] ;
  wire \dac30_dg_init_15_0_reg_n_0_[4] ;
  wire \dac30_dg_init_15_0_reg_n_0_[5] ;
  wire \dac30_dg_init_15_0_reg_n_0_[6] ;
  wire \dac30_dg_init_15_0_reg_n_0_[7] ;
  wire \dac30_dg_init_15_0_reg_n_0_[8] ;
  wire \dac30_dg_init_15_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_1_0_reg[15]_0 ;
  wire \dac30_dg_init_1_0_reg_n_0_[0] ;
  wire \dac30_dg_init_1_0_reg_n_0_[10] ;
  wire \dac30_dg_init_1_0_reg_n_0_[11] ;
  wire \dac30_dg_init_1_0_reg_n_0_[12] ;
  wire \dac30_dg_init_1_0_reg_n_0_[13] ;
  wire \dac30_dg_init_1_0_reg_n_0_[14] ;
  wire \dac30_dg_init_1_0_reg_n_0_[15] ;
  wire \dac30_dg_init_1_0_reg_n_0_[1] ;
  wire \dac30_dg_init_1_0_reg_n_0_[2] ;
  wire \dac30_dg_init_1_0_reg_n_0_[3] ;
  wire \dac30_dg_init_1_0_reg_n_0_[4] ;
  wire \dac30_dg_init_1_0_reg_n_0_[5] ;
  wire \dac30_dg_init_1_0_reg_n_0_[6] ;
  wire \dac30_dg_init_1_0_reg_n_0_[7] ;
  wire \dac30_dg_init_1_0_reg_n_0_[8] ;
  wire \dac30_dg_init_1_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_2_0_reg[15]_0 ;
  wire \dac30_dg_init_2_0_reg_n_0_[0] ;
  wire \dac30_dg_init_2_0_reg_n_0_[10] ;
  wire \dac30_dg_init_2_0_reg_n_0_[11] ;
  wire \dac30_dg_init_2_0_reg_n_0_[12] ;
  wire \dac30_dg_init_2_0_reg_n_0_[13] ;
  wire \dac30_dg_init_2_0_reg_n_0_[14] ;
  wire \dac30_dg_init_2_0_reg_n_0_[15] ;
  wire \dac30_dg_init_2_0_reg_n_0_[1] ;
  wire \dac30_dg_init_2_0_reg_n_0_[2] ;
  wire \dac30_dg_init_2_0_reg_n_0_[3] ;
  wire \dac30_dg_init_2_0_reg_n_0_[4] ;
  wire \dac30_dg_init_2_0_reg_n_0_[5] ;
  wire \dac30_dg_init_2_0_reg_n_0_[6] ;
  wire \dac30_dg_init_2_0_reg_n_0_[7] ;
  wire \dac30_dg_init_2_0_reg_n_0_[8] ;
  wire \dac30_dg_init_2_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_3_0_reg[15]_0 ;
  wire \dac30_dg_init_3_0_reg_n_0_[0] ;
  wire \dac30_dg_init_3_0_reg_n_0_[10] ;
  wire \dac30_dg_init_3_0_reg_n_0_[11] ;
  wire \dac30_dg_init_3_0_reg_n_0_[12] ;
  wire \dac30_dg_init_3_0_reg_n_0_[13] ;
  wire \dac30_dg_init_3_0_reg_n_0_[14] ;
  wire \dac30_dg_init_3_0_reg_n_0_[15] ;
  wire \dac30_dg_init_3_0_reg_n_0_[1] ;
  wire \dac30_dg_init_3_0_reg_n_0_[2] ;
  wire \dac30_dg_init_3_0_reg_n_0_[3] ;
  wire \dac30_dg_init_3_0_reg_n_0_[4] ;
  wire \dac30_dg_init_3_0_reg_n_0_[5] ;
  wire \dac30_dg_init_3_0_reg_n_0_[6] ;
  wire \dac30_dg_init_3_0_reg_n_0_[7] ;
  wire \dac30_dg_init_3_0_reg_n_0_[8] ;
  wire \dac30_dg_init_3_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_4_0_reg[15]_0 ;
  wire \dac30_dg_init_4_0_reg_n_0_[0] ;
  wire \dac30_dg_init_4_0_reg_n_0_[10] ;
  wire \dac30_dg_init_4_0_reg_n_0_[11] ;
  wire \dac30_dg_init_4_0_reg_n_0_[12] ;
  wire \dac30_dg_init_4_0_reg_n_0_[13] ;
  wire \dac30_dg_init_4_0_reg_n_0_[14] ;
  wire \dac30_dg_init_4_0_reg_n_0_[15] ;
  wire \dac30_dg_init_4_0_reg_n_0_[1] ;
  wire \dac30_dg_init_4_0_reg_n_0_[2] ;
  wire \dac30_dg_init_4_0_reg_n_0_[3] ;
  wire \dac30_dg_init_4_0_reg_n_0_[4] ;
  wire \dac30_dg_init_4_0_reg_n_0_[5] ;
  wire \dac30_dg_init_4_0_reg_n_0_[6] ;
  wire \dac30_dg_init_4_0_reg_n_0_[7] ;
  wire \dac30_dg_init_4_0_reg_n_0_[8] ;
  wire \dac30_dg_init_4_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_5_0_reg[15]_0 ;
  wire \dac30_dg_init_5_0_reg_n_0_[0] ;
  wire \dac30_dg_init_5_0_reg_n_0_[10] ;
  wire \dac30_dg_init_5_0_reg_n_0_[11] ;
  wire \dac30_dg_init_5_0_reg_n_0_[12] ;
  wire \dac30_dg_init_5_0_reg_n_0_[13] ;
  wire \dac30_dg_init_5_0_reg_n_0_[14] ;
  wire \dac30_dg_init_5_0_reg_n_0_[15] ;
  wire \dac30_dg_init_5_0_reg_n_0_[1] ;
  wire \dac30_dg_init_5_0_reg_n_0_[2] ;
  wire \dac30_dg_init_5_0_reg_n_0_[3] ;
  wire \dac30_dg_init_5_0_reg_n_0_[4] ;
  wire \dac30_dg_init_5_0_reg_n_0_[5] ;
  wire \dac30_dg_init_5_0_reg_n_0_[6] ;
  wire \dac30_dg_init_5_0_reg_n_0_[7] ;
  wire \dac30_dg_init_5_0_reg_n_0_[8] ;
  wire \dac30_dg_init_5_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_6_0_reg[15]_0 ;
  wire \dac30_dg_init_6_0_reg_n_0_[0] ;
  wire \dac30_dg_init_6_0_reg_n_0_[10] ;
  wire \dac30_dg_init_6_0_reg_n_0_[11] ;
  wire \dac30_dg_init_6_0_reg_n_0_[12] ;
  wire \dac30_dg_init_6_0_reg_n_0_[13] ;
  wire \dac30_dg_init_6_0_reg_n_0_[14] ;
  wire \dac30_dg_init_6_0_reg_n_0_[15] ;
  wire \dac30_dg_init_6_0_reg_n_0_[1] ;
  wire \dac30_dg_init_6_0_reg_n_0_[2] ;
  wire \dac30_dg_init_6_0_reg_n_0_[3] ;
  wire \dac30_dg_init_6_0_reg_n_0_[4] ;
  wire \dac30_dg_init_6_0_reg_n_0_[5] ;
  wire \dac30_dg_init_6_0_reg_n_0_[6] ;
  wire \dac30_dg_init_6_0_reg_n_0_[7] ;
  wire \dac30_dg_init_6_0_reg_n_0_[8] ;
  wire \dac30_dg_init_6_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_7_0_reg[15]_0 ;
  wire \dac30_dg_init_7_0_reg_n_0_[0] ;
  wire \dac30_dg_init_7_0_reg_n_0_[10] ;
  wire \dac30_dg_init_7_0_reg_n_0_[11] ;
  wire \dac30_dg_init_7_0_reg_n_0_[12] ;
  wire \dac30_dg_init_7_0_reg_n_0_[13] ;
  wire \dac30_dg_init_7_0_reg_n_0_[14] ;
  wire \dac30_dg_init_7_0_reg_n_0_[15] ;
  wire \dac30_dg_init_7_0_reg_n_0_[1] ;
  wire \dac30_dg_init_7_0_reg_n_0_[2] ;
  wire \dac30_dg_init_7_0_reg_n_0_[3] ;
  wire \dac30_dg_init_7_0_reg_n_0_[4] ;
  wire \dac30_dg_init_7_0_reg_n_0_[5] ;
  wire \dac30_dg_init_7_0_reg_n_0_[6] ;
  wire \dac30_dg_init_7_0_reg_n_0_[7] ;
  wire \dac30_dg_init_7_0_reg_n_0_[8] ;
  wire \dac30_dg_init_7_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_8_0_reg[15]_0 ;
  wire \dac30_dg_init_8_0_reg_n_0_[0] ;
  wire \dac30_dg_init_8_0_reg_n_0_[10] ;
  wire \dac30_dg_init_8_0_reg_n_0_[11] ;
  wire \dac30_dg_init_8_0_reg_n_0_[12] ;
  wire \dac30_dg_init_8_0_reg_n_0_[13] ;
  wire \dac30_dg_init_8_0_reg_n_0_[14] ;
  wire \dac30_dg_init_8_0_reg_n_0_[15] ;
  wire \dac30_dg_init_8_0_reg_n_0_[1] ;
  wire \dac30_dg_init_8_0_reg_n_0_[2] ;
  wire \dac30_dg_init_8_0_reg_n_0_[3] ;
  wire \dac30_dg_init_8_0_reg_n_0_[4] ;
  wire \dac30_dg_init_8_0_reg_n_0_[5] ;
  wire \dac30_dg_init_8_0_reg_n_0_[6] ;
  wire \dac30_dg_init_8_0_reg_n_0_[7] ;
  wire \dac30_dg_init_8_0_reg_n_0_[8] ;
  wire \dac30_dg_init_8_0_reg_n_0_[9] ;
  wire [0:0]\dac30_dg_init_9_0_reg[15]_0 ;
  wire \dac30_dg_init_9_0_reg_n_0_[0] ;
  wire \dac30_dg_init_9_0_reg_n_0_[10] ;
  wire \dac30_dg_init_9_0_reg_n_0_[11] ;
  wire \dac30_dg_init_9_0_reg_n_0_[12] ;
  wire \dac30_dg_init_9_0_reg_n_0_[13] ;
  wire \dac30_dg_init_9_0_reg_n_0_[14] ;
  wire \dac30_dg_init_9_0_reg_n_0_[15] ;
  wire \dac30_dg_init_9_0_reg_n_0_[1] ;
  wire \dac30_dg_init_9_0_reg_n_0_[2] ;
  wire \dac30_dg_init_9_0_reg_n_0_[3] ;
  wire \dac30_dg_init_9_0_reg_n_0_[4] ;
  wire \dac30_dg_init_9_0_reg_n_0_[5] ;
  wire \dac30_dg_init_9_0_reg_n_0_[6] ;
  wire \dac30_dg_init_9_0_reg_n_0_[7] ;
  wire \dac30_dg_init_9_0_reg_n_0_[8] ;
  wire \dac30_dg_init_9_0_reg_n_0_[9] ;
  wire \dac30_dg_mult_control_0[0]_i_1_n_0 ;
  wire \dac30_dg_mult_control_0[1]_i_1_n_0 ;
  wire \dac30_dg_mult_control_0[2]_i_2_n_0 ;
  wire [0:0]\dac30_dg_mult_control_0_reg[0]_0 ;
  wire \dac30_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac30_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac30_dg_mult_control_0_reg_n_0_[2] ;
  wire [0:0]\dac30_dg_q_value_0_reg[0]_0 ;
  wire \dac30_dg_q_value_0_reg_n_0_[0] ;
  wire \dac30_dg_q_value_0_reg_n_0_[10] ;
  wire \dac30_dg_q_value_0_reg_n_0_[11] ;
  wire \dac30_dg_q_value_0_reg_n_0_[12] ;
  wire \dac30_dg_q_value_0_reg_n_0_[13] ;
  wire \dac30_dg_q_value_0_reg_n_0_[14] ;
  wire \dac30_dg_q_value_0_reg_n_0_[15] ;
  wire \dac30_dg_q_value_0_reg_n_0_[1] ;
  wire \dac30_dg_q_value_0_reg_n_0_[2] ;
  wire \dac30_dg_q_value_0_reg_n_0_[3] ;
  wire \dac30_dg_q_value_0_reg_n_0_[4] ;
  wire \dac30_dg_q_value_0_reg_n_0_[5] ;
  wire \dac30_dg_q_value_0_reg_n_0_[6] ;
  wire \dac30_dg_q_value_0_reg_n_0_[7] ;
  wire \dac30_dg_q_value_0_reg_n_0_[8] ;
  wire \dac30_dg_q_value_0_reg_n_0_[9] ;
  wire \dac30_dg_type_0_reg[0]_0 ;
  wire \dac30_dg_type_0_reg_n_0_[0] ;
  wire \dac30_dg_type_0_reg_n_0_[1] ;
  wire \dac30_dg_type_0_reg_n_0_[2] ;
  wire \dac30_dg_type_0_reg_n_0_[3] ;
  wire \dac31_dg_control_0_reg[7]_0 ;
  wire \dac31_dg_control_0_reg_n_0_[0] ;
  wire \dac31_dg_control_0_reg_n_0_[1] ;
  wire \dac31_dg_control_0_reg_n_0_[2] ;
  wire \dac31_dg_control_0_reg_n_0_[3] ;
  wire \dac31_dg_control_0_reg_n_0_[4] ;
  wire \dac31_dg_control_0_reg_n_0_[5] ;
  wire \dac31_dg_control_0_reg_n_0_[6] ;
  wire \dac31_dg_control_0_reg_n_0_[7] ;
  wire \dac31_dg_enable_0_reg[0]_0 ;
  wire \dac31_dg_enable_0_reg_n_0_[0] ;
  wire \dac31_dg_enable_0_reg_n_0_[10] ;
  wire \dac31_dg_enable_0_reg_n_0_[11] ;
  wire \dac31_dg_enable_0_reg_n_0_[12] ;
  wire \dac31_dg_enable_0_reg_n_0_[13] ;
  wire \dac31_dg_enable_0_reg_n_0_[14] ;
  wire \dac31_dg_enable_0_reg_n_0_[15] ;
  wire \dac31_dg_enable_0_reg_n_0_[1] ;
  wire \dac31_dg_enable_0_reg_n_0_[2] ;
  wire \dac31_dg_enable_0_reg_n_0_[3] ;
  wire \dac31_dg_enable_0_reg_n_0_[4] ;
  wire \dac31_dg_enable_0_reg_n_0_[5] ;
  wire \dac31_dg_enable_0_reg_n_0_[6] ;
  wire \dac31_dg_enable_0_reg_n_0_[7] ;
  wire \dac31_dg_enable_0_reg_n_0_[8] ;
  wire \dac31_dg_enable_0_reg_n_0_[9] ;
  wire \dac31_dg_i_value_0_reg[15]_0 ;
  wire \dac31_dg_i_value_0_reg_n_0_[0] ;
  wire \dac31_dg_i_value_0_reg_n_0_[10] ;
  wire \dac31_dg_i_value_0_reg_n_0_[11] ;
  wire \dac31_dg_i_value_0_reg_n_0_[12] ;
  wire \dac31_dg_i_value_0_reg_n_0_[13] ;
  wire \dac31_dg_i_value_0_reg_n_0_[14] ;
  wire \dac31_dg_i_value_0_reg_n_0_[15] ;
  wire \dac31_dg_i_value_0_reg_n_0_[1] ;
  wire \dac31_dg_i_value_0_reg_n_0_[2] ;
  wire \dac31_dg_i_value_0_reg_n_0_[3] ;
  wire \dac31_dg_i_value_0_reg_n_0_[4] ;
  wire \dac31_dg_i_value_0_reg_n_0_[5] ;
  wire \dac31_dg_i_value_0_reg_n_0_[6] ;
  wire \dac31_dg_i_value_0_reg_n_0_[7] ;
  wire \dac31_dg_i_value_0_reg_n_0_[8] ;
  wire \dac31_dg_i_value_0_reg_n_0_[9] ;
  wire \dac31_dg_inc_0_reg[6]_0 ;
  wire \dac31_dg_inc_0_reg_n_0_[0] ;
  wire \dac31_dg_inc_0_reg_n_0_[1] ;
  wire \dac31_dg_inc_0_reg_n_0_[2] ;
  wire \dac31_dg_inc_0_reg_n_0_[3] ;
  wire \dac31_dg_inc_0_reg_n_0_[4] ;
  wire \dac31_dg_inc_0_reg_n_0_[5] ;
  wire \dac31_dg_inc_0_reg_n_0_[6] ;
  wire \dac31_dg_init_0_0_reg[0]_0 ;
  wire \dac31_dg_init_0_0_reg_n_0_[0] ;
  wire \dac31_dg_init_0_0_reg_n_0_[10] ;
  wire \dac31_dg_init_0_0_reg_n_0_[11] ;
  wire \dac31_dg_init_0_0_reg_n_0_[12] ;
  wire \dac31_dg_init_0_0_reg_n_0_[13] ;
  wire \dac31_dg_init_0_0_reg_n_0_[14] ;
  wire \dac31_dg_init_0_0_reg_n_0_[15] ;
  wire \dac31_dg_init_0_0_reg_n_0_[1] ;
  wire \dac31_dg_init_0_0_reg_n_0_[2] ;
  wire \dac31_dg_init_0_0_reg_n_0_[3] ;
  wire \dac31_dg_init_0_0_reg_n_0_[4] ;
  wire \dac31_dg_init_0_0_reg_n_0_[5] ;
  wire \dac31_dg_init_0_0_reg_n_0_[6] ;
  wire \dac31_dg_init_0_0_reg_n_0_[7] ;
  wire \dac31_dg_init_0_0_reg_n_0_[8] ;
  wire \dac31_dg_init_0_0_reg_n_0_[9] ;
  wire \dac31_dg_init_10_0_reg[0]_0 ;
  wire \dac31_dg_init_10_0_reg_n_0_[0] ;
  wire \dac31_dg_init_10_0_reg_n_0_[10] ;
  wire \dac31_dg_init_10_0_reg_n_0_[11] ;
  wire \dac31_dg_init_10_0_reg_n_0_[12] ;
  wire \dac31_dg_init_10_0_reg_n_0_[13] ;
  wire \dac31_dg_init_10_0_reg_n_0_[14] ;
  wire \dac31_dg_init_10_0_reg_n_0_[15] ;
  wire \dac31_dg_init_10_0_reg_n_0_[1] ;
  wire \dac31_dg_init_10_0_reg_n_0_[2] ;
  wire \dac31_dg_init_10_0_reg_n_0_[3] ;
  wire \dac31_dg_init_10_0_reg_n_0_[4] ;
  wire \dac31_dg_init_10_0_reg_n_0_[5] ;
  wire \dac31_dg_init_10_0_reg_n_0_[6] ;
  wire \dac31_dg_init_10_0_reg_n_0_[7] ;
  wire \dac31_dg_init_10_0_reg_n_0_[8] ;
  wire \dac31_dg_init_10_0_reg_n_0_[9] ;
  wire \dac31_dg_init_11_0_reg[0]_0 ;
  wire \dac31_dg_init_11_0_reg_n_0_[0] ;
  wire \dac31_dg_init_11_0_reg_n_0_[10] ;
  wire \dac31_dg_init_11_0_reg_n_0_[11] ;
  wire \dac31_dg_init_11_0_reg_n_0_[12] ;
  wire \dac31_dg_init_11_0_reg_n_0_[13] ;
  wire \dac31_dg_init_11_0_reg_n_0_[14] ;
  wire \dac31_dg_init_11_0_reg_n_0_[15] ;
  wire \dac31_dg_init_11_0_reg_n_0_[1] ;
  wire \dac31_dg_init_11_0_reg_n_0_[2] ;
  wire \dac31_dg_init_11_0_reg_n_0_[3] ;
  wire \dac31_dg_init_11_0_reg_n_0_[4] ;
  wire \dac31_dg_init_11_0_reg_n_0_[5] ;
  wire \dac31_dg_init_11_0_reg_n_0_[6] ;
  wire \dac31_dg_init_11_0_reg_n_0_[7] ;
  wire \dac31_dg_init_11_0_reg_n_0_[8] ;
  wire \dac31_dg_init_11_0_reg_n_0_[9] ;
  wire \dac31_dg_init_12_0_reg[0]_0 ;
  wire \dac31_dg_init_12_0_reg_n_0_[0] ;
  wire \dac31_dg_init_12_0_reg_n_0_[10] ;
  wire \dac31_dg_init_12_0_reg_n_0_[11] ;
  wire \dac31_dg_init_12_0_reg_n_0_[12] ;
  wire \dac31_dg_init_12_0_reg_n_0_[13] ;
  wire \dac31_dg_init_12_0_reg_n_0_[14] ;
  wire \dac31_dg_init_12_0_reg_n_0_[15] ;
  wire \dac31_dg_init_12_0_reg_n_0_[1] ;
  wire \dac31_dg_init_12_0_reg_n_0_[2] ;
  wire \dac31_dg_init_12_0_reg_n_0_[3] ;
  wire \dac31_dg_init_12_0_reg_n_0_[4] ;
  wire \dac31_dg_init_12_0_reg_n_0_[5] ;
  wire \dac31_dg_init_12_0_reg_n_0_[6] ;
  wire \dac31_dg_init_12_0_reg_n_0_[7] ;
  wire \dac31_dg_init_12_0_reg_n_0_[8] ;
  wire \dac31_dg_init_12_0_reg_n_0_[9] ;
  wire \dac31_dg_init_13_0_reg[0]_0 ;
  wire \dac31_dg_init_13_0_reg_n_0_[0] ;
  wire \dac31_dg_init_13_0_reg_n_0_[10] ;
  wire \dac31_dg_init_13_0_reg_n_0_[11] ;
  wire \dac31_dg_init_13_0_reg_n_0_[12] ;
  wire \dac31_dg_init_13_0_reg_n_0_[13] ;
  wire \dac31_dg_init_13_0_reg_n_0_[14] ;
  wire \dac31_dg_init_13_0_reg_n_0_[15] ;
  wire \dac31_dg_init_13_0_reg_n_0_[1] ;
  wire \dac31_dg_init_13_0_reg_n_0_[2] ;
  wire \dac31_dg_init_13_0_reg_n_0_[3] ;
  wire \dac31_dg_init_13_0_reg_n_0_[4] ;
  wire \dac31_dg_init_13_0_reg_n_0_[5] ;
  wire \dac31_dg_init_13_0_reg_n_0_[6] ;
  wire \dac31_dg_init_13_0_reg_n_0_[7] ;
  wire \dac31_dg_init_13_0_reg_n_0_[8] ;
  wire \dac31_dg_init_13_0_reg_n_0_[9] ;
  wire \dac31_dg_init_14_0_reg[0]_0 ;
  wire \dac31_dg_init_14_0_reg_n_0_[0] ;
  wire \dac31_dg_init_14_0_reg_n_0_[10] ;
  wire \dac31_dg_init_14_0_reg_n_0_[11] ;
  wire \dac31_dg_init_14_0_reg_n_0_[12] ;
  wire \dac31_dg_init_14_0_reg_n_0_[13] ;
  wire \dac31_dg_init_14_0_reg_n_0_[14] ;
  wire \dac31_dg_init_14_0_reg_n_0_[15] ;
  wire \dac31_dg_init_14_0_reg_n_0_[1] ;
  wire \dac31_dg_init_14_0_reg_n_0_[2] ;
  wire \dac31_dg_init_14_0_reg_n_0_[3] ;
  wire \dac31_dg_init_14_0_reg_n_0_[4] ;
  wire \dac31_dg_init_14_0_reg_n_0_[5] ;
  wire \dac31_dg_init_14_0_reg_n_0_[6] ;
  wire \dac31_dg_init_14_0_reg_n_0_[7] ;
  wire \dac31_dg_init_14_0_reg_n_0_[8] ;
  wire \dac31_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac31_dg_init_15_0_reg[15]_0 ;
  wire \dac31_dg_init_15_0_reg_n_0_[0] ;
  wire \dac31_dg_init_15_0_reg_n_0_[10] ;
  wire \dac31_dg_init_15_0_reg_n_0_[11] ;
  wire \dac31_dg_init_15_0_reg_n_0_[12] ;
  wire \dac31_dg_init_15_0_reg_n_0_[13] ;
  wire \dac31_dg_init_15_0_reg_n_0_[14] ;
  wire \dac31_dg_init_15_0_reg_n_0_[15] ;
  wire \dac31_dg_init_15_0_reg_n_0_[1] ;
  wire \dac31_dg_init_15_0_reg_n_0_[2] ;
  wire \dac31_dg_init_15_0_reg_n_0_[3] ;
  wire \dac31_dg_init_15_0_reg_n_0_[4] ;
  wire \dac31_dg_init_15_0_reg_n_0_[5] ;
  wire \dac31_dg_init_15_0_reg_n_0_[6] ;
  wire \dac31_dg_init_15_0_reg_n_0_[7] ;
  wire \dac31_dg_init_15_0_reg_n_0_[8] ;
  wire \dac31_dg_init_15_0_reg_n_0_[9] ;
  wire \dac31_dg_init_1_0_reg[0]_0 ;
  wire \dac31_dg_init_1_0_reg_n_0_[0] ;
  wire \dac31_dg_init_1_0_reg_n_0_[10] ;
  wire \dac31_dg_init_1_0_reg_n_0_[11] ;
  wire \dac31_dg_init_1_0_reg_n_0_[12] ;
  wire \dac31_dg_init_1_0_reg_n_0_[13] ;
  wire \dac31_dg_init_1_0_reg_n_0_[14] ;
  wire \dac31_dg_init_1_0_reg_n_0_[15] ;
  wire \dac31_dg_init_1_0_reg_n_0_[1] ;
  wire \dac31_dg_init_1_0_reg_n_0_[2] ;
  wire \dac31_dg_init_1_0_reg_n_0_[3] ;
  wire \dac31_dg_init_1_0_reg_n_0_[4] ;
  wire \dac31_dg_init_1_0_reg_n_0_[5] ;
  wire \dac31_dg_init_1_0_reg_n_0_[6] ;
  wire \dac31_dg_init_1_0_reg_n_0_[7] ;
  wire \dac31_dg_init_1_0_reg_n_0_[8] ;
  wire \dac31_dg_init_1_0_reg_n_0_[9] ;
  wire \dac31_dg_init_2_0_reg[0]_0 ;
  wire \dac31_dg_init_2_0_reg_n_0_[0] ;
  wire \dac31_dg_init_2_0_reg_n_0_[10] ;
  wire \dac31_dg_init_2_0_reg_n_0_[11] ;
  wire \dac31_dg_init_2_0_reg_n_0_[12] ;
  wire \dac31_dg_init_2_0_reg_n_0_[13] ;
  wire \dac31_dg_init_2_0_reg_n_0_[14] ;
  wire \dac31_dg_init_2_0_reg_n_0_[15] ;
  wire \dac31_dg_init_2_0_reg_n_0_[1] ;
  wire \dac31_dg_init_2_0_reg_n_0_[2] ;
  wire \dac31_dg_init_2_0_reg_n_0_[3] ;
  wire \dac31_dg_init_2_0_reg_n_0_[4] ;
  wire \dac31_dg_init_2_0_reg_n_0_[5] ;
  wire \dac31_dg_init_2_0_reg_n_0_[6] ;
  wire \dac31_dg_init_2_0_reg_n_0_[7] ;
  wire \dac31_dg_init_2_0_reg_n_0_[8] ;
  wire \dac31_dg_init_2_0_reg_n_0_[9] ;
  wire \dac31_dg_init_3_0_reg[0]_0 ;
  wire \dac31_dg_init_3_0_reg_n_0_[0] ;
  wire \dac31_dg_init_3_0_reg_n_0_[10] ;
  wire \dac31_dg_init_3_0_reg_n_0_[11] ;
  wire \dac31_dg_init_3_0_reg_n_0_[12] ;
  wire \dac31_dg_init_3_0_reg_n_0_[13] ;
  wire \dac31_dg_init_3_0_reg_n_0_[14] ;
  wire \dac31_dg_init_3_0_reg_n_0_[15] ;
  wire \dac31_dg_init_3_0_reg_n_0_[1] ;
  wire \dac31_dg_init_3_0_reg_n_0_[2] ;
  wire \dac31_dg_init_3_0_reg_n_0_[3] ;
  wire \dac31_dg_init_3_0_reg_n_0_[4] ;
  wire \dac31_dg_init_3_0_reg_n_0_[5] ;
  wire \dac31_dg_init_3_0_reg_n_0_[6] ;
  wire \dac31_dg_init_3_0_reg_n_0_[7] ;
  wire \dac31_dg_init_3_0_reg_n_0_[8] ;
  wire \dac31_dg_init_3_0_reg_n_0_[9] ;
  wire \dac31_dg_init_4_0_reg[0]_0 ;
  wire \dac31_dg_init_4_0_reg_n_0_[0] ;
  wire \dac31_dg_init_4_0_reg_n_0_[10] ;
  wire \dac31_dg_init_4_0_reg_n_0_[11] ;
  wire \dac31_dg_init_4_0_reg_n_0_[12] ;
  wire \dac31_dg_init_4_0_reg_n_0_[13] ;
  wire \dac31_dg_init_4_0_reg_n_0_[14] ;
  wire \dac31_dg_init_4_0_reg_n_0_[15] ;
  wire \dac31_dg_init_4_0_reg_n_0_[1] ;
  wire \dac31_dg_init_4_0_reg_n_0_[2] ;
  wire \dac31_dg_init_4_0_reg_n_0_[3] ;
  wire \dac31_dg_init_4_0_reg_n_0_[4] ;
  wire \dac31_dg_init_4_0_reg_n_0_[5] ;
  wire \dac31_dg_init_4_0_reg_n_0_[6] ;
  wire \dac31_dg_init_4_0_reg_n_0_[7] ;
  wire \dac31_dg_init_4_0_reg_n_0_[8] ;
  wire \dac31_dg_init_4_0_reg_n_0_[9] ;
  wire \dac31_dg_init_5_0_reg[0]_0 ;
  wire \dac31_dg_init_5_0_reg_n_0_[0] ;
  wire \dac31_dg_init_5_0_reg_n_0_[10] ;
  wire \dac31_dg_init_5_0_reg_n_0_[11] ;
  wire \dac31_dg_init_5_0_reg_n_0_[12] ;
  wire \dac31_dg_init_5_0_reg_n_0_[13] ;
  wire \dac31_dg_init_5_0_reg_n_0_[14] ;
  wire \dac31_dg_init_5_0_reg_n_0_[15] ;
  wire \dac31_dg_init_5_0_reg_n_0_[1] ;
  wire \dac31_dg_init_5_0_reg_n_0_[2] ;
  wire \dac31_dg_init_5_0_reg_n_0_[3] ;
  wire \dac31_dg_init_5_0_reg_n_0_[4] ;
  wire \dac31_dg_init_5_0_reg_n_0_[5] ;
  wire \dac31_dg_init_5_0_reg_n_0_[6] ;
  wire \dac31_dg_init_5_0_reg_n_0_[7] ;
  wire \dac31_dg_init_5_0_reg_n_0_[8] ;
  wire \dac31_dg_init_5_0_reg_n_0_[9] ;
  wire \dac31_dg_init_6_0_reg[0]_0 ;
  wire \dac31_dg_init_6_0_reg_n_0_[0] ;
  wire \dac31_dg_init_6_0_reg_n_0_[10] ;
  wire \dac31_dg_init_6_0_reg_n_0_[11] ;
  wire \dac31_dg_init_6_0_reg_n_0_[12] ;
  wire \dac31_dg_init_6_0_reg_n_0_[13] ;
  wire \dac31_dg_init_6_0_reg_n_0_[14] ;
  wire \dac31_dg_init_6_0_reg_n_0_[15] ;
  wire \dac31_dg_init_6_0_reg_n_0_[1] ;
  wire \dac31_dg_init_6_0_reg_n_0_[2] ;
  wire \dac31_dg_init_6_0_reg_n_0_[3] ;
  wire \dac31_dg_init_6_0_reg_n_0_[4] ;
  wire \dac31_dg_init_6_0_reg_n_0_[5] ;
  wire \dac31_dg_init_6_0_reg_n_0_[6] ;
  wire \dac31_dg_init_6_0_reg_n_0_[7] ;
  wire \dac31_dg_init_6_0_reg_n_0_[8] ;
  wire \dac31_dg_init_6_0_reg_n_0_[9] ;
  wire [0:0]\dac31_dg_init_7_0_reg[15]_0 ;
  wire \dac31_dg_init_7_0_reg_n_0_[0] ;
  wire \dac31_dg_init_7_0_reg_n_0_[10] ;
  wire \dac31_dg_init_7_0_reg_n_0_[11] ;
  wire \dac31_dg_init_7_0_reg_n_0_[12] ;
  wire \dac31_dg_init_7_0_reg_n_0_[13] ;
  wire \dac31_dg_init_7_0_reg_n_0_[14] ;
  wire \dac31_dg_init_7_0_reg_n_0_[15] ;
  wire \dac31_dg_init_7_0_reg_n_0_[1] ;
  wire \dac31_dg_init_7_0_reg_n_0_[2] ;
  wire \dac31_dg_init_7_0_reg_n_0_[3] ;
  wire \dac31_dg_init_7_0_reg_n_0_[4] ;
  wire \dac31_dg_init_7_0_reg_n_0_[5] ;
  wire \dac31_dg_init_7_0_reg_n_0_[6] ;
  wire \dac31_dg_init_7_0_reg_n_0_[7] ;
  wire \dac31_dg_init_7_0_reg_n_0_[8] ;
  wire \dac31_dg_init_7_0_reg_n_0_[9] ;
  wire \dac31_dg_init_8_0_reg[0]_0 ;
  wire \dac31_dg_init_8_0_reg_n_0_[0] ;
  wire \dac31_dg_init_8_0_reg_n_0_[10] ;
  wire \dac31_dg_init_8_0_reg_n_0_[11] ;
  wire \dac31_dg_init_8_0_reg_n_0_[12] ;
  wire \dac31_dg_init_8_0_reg_n_0_[13] ;
  wire \dac31_dg_init_8_0_reg_n_0_[14] ;
  wire \dac31_dg_init_8_0_reg_n_0_[15] ;
  wire \dac31_dg_init_8_0_reg_n_0_[1] ;
  wire \dac31_dg_init_8_0_reg_n_0_[2] ;
  wire \dac31_dg_init_8_0_reg_n_0_[3] ;
  wire \dac31_dg_init_8_0_reg_n_0_[4] ;
  wire \dac31_dg_init_8_0_reg_n_0_[5] ;
  wire \dac31_dg_init_8_0_reg_n_0_[6] ;
  wire \dac31_dg_init_8_0_reg_n_0_[7] ;
  wire \dac31_dg_init_8_0_reg_n_0_[8] ;
  wire \dac31_dg_init_8_0_reg_n_0_[9] ;
  wire \dac31_dg_init_9_0_reg[0]_0 ;
  wire \dac31_dg_init_9_0_reg_n_0_[0] ;
  wire \dac31_dg_init_9_0_reg_n_0_[10] ;
  wire \dac31_dg_init_9_0_reg_n_0_[11] ;
  wire \dac31_dg_init_9_0_reg_n_0_[12] ;
  wire \dac31_dg_init_9_0_reg_n_0_[13] ;
  wire \dac31_dg_init_9_0_reg_n_0_[14] ;
  wire \dac31_dg_init_9_0_reg_n_0_[15] ;
  wire \dac31_dg_init_9_0_reg_n_0_[1] ;
  wire \dac31_dg_init_9_0_reg_n_0_[2] ;
  wire \dac31_dg_init_9_0_reg_n_0_[3] ;
  wire \dac31_dg_init_9_0_reg_n_0_[4] ;
  wire \dac31_dg_init_9_0_reg_n_0_[5] ;
  wire \dac31_dg_init_9_0_reg_n_0_[6] ;
  wire \dac31_dg_init_9_0_reg_n_0_[7] ;
  wire \dac31_dg_init_9_0_reg_n_0_[8] ;
  wire \dac31_dg_init_9_0_reg_n_0_[9] ;
  wire \dac31_dg_mult_control_0_reg[2]_0 ;
  wire \dac31_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac31_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac31_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac31_dg_q_value_0_reg[15]_0 ;
  wire \dac31_dg_q_value_0_reg_n_0_[0] ;
  wire \dac31_dg_q_value_0_reg_n_0_[10] ;
  wire \dac31_dg_q_value_0_reg_n_0_[11] ;
  wire \dac31_dg_q_value_0_reg_n_0_[12] ;
  wire \dac31_dg_q_value_0_reg_n_0_[13] ;
  wire \dac31_dg_q_value_0_reg_n_0_[14] ;
  wire \dac31_dg_q_value_0_reg_n_0_[15] ;
  wire \dac31_dg_q_value_0_reg_n_0_[1] ;
  wire \dac31_dg_q_value_0_reg_n_0_[2] ;
  wire \dac31_dg_q_value_0_reg_n_0_[3] ;
  wire \dac31_dg_q_value_0_reg_n_0_[4] ;
  wire \dac31_dg_q_value_0_reg_n_0_[5] ;
  wire \dac31_dg_q_value_0_reg_n_0_[6] ;
  wire \dac31_dg_q_value_0_reg_n_0_[7] ;
  wire \dac31_dg_q_value_0_reg_n_0_[8] ;
  wire \dac31_dg_q_value_0_reg_n_0_[9] ;
  wire \dac31_dg_type_0_reg[3]_0 ;
  wire \dac31_dg_type_0_reg_n_0_[0] ;
  wire \dac31_dg_type_0_reg_n_0_[1] ;
  wire \dac31_dg_type_0_reg_n_0_[2] ;
  wire \dac31_dg_type_0_reg_n_0_[3] ;
  wire \dac32_dg_control_0_reg[7]_0 ;
  wire \dac32_dg_control_0_reg_n_0_[0] ;
  wire \dac32_dg_control_0_reg_n_0_[1] ;
  wire \dac32_dg_control_0_reg_n_0_[2] ;
  wire \dac32_dg_control_0_reg_n_0_[3] ;
  wire \dac32_dg_control_0_reg_n_0_[4] ;
  wire \dac32_dg_control_0_reg_n_0_[5] ;
  wire \dac32_dg_control_0_reg_n_0_[6] ;
  wire \dac32_dg_control_0_reg_n_0_[7] ;
  wire \dac32_dg_enable_0_reg[0]_0 ;
  wire \dac32_dg_enable_0_reg_n_0_[0] ;
  wire \dac32_dg_enable_0_reg_n_0_[10] ;
  wire \dac32_dg_enable_0_reg_n_0_[11] ;
  wire \dac32_dg_enable_0_reg_n_0_[12] ;
  wire \dac32_dg_enable_0_reg_n_0_[13] ;
  wire \dac32_dg_enable_0_reg_n_0_[14] ;
  wire \dac32_dg_enable_0_reg_n_0_[15] ;
  wire \dac32_dg_enable_0_reg_n_0_[1] ;
  wire \dac32_dg_enable_0_reg_n_0_[2] ;
  wire \dac32_dg_enable_0_reg_n_0_[3] ;
  wire \dac32_dg_enable_0_reg_n_0_[4] ;
  wire \dac32_dg_enable_0_reg_n_0_[5] ;
  wire \dac32_dg_enable_0_reg_n_0_[6] ;
  wire \dac32_dg_enable_0_reg_n_0_[7] ;
  wire \dac32_dg_enable_0_reg_n_0_[8] ;
  wire \dac32_dg_enable_0_reg_n_0_[9] ;
  wire \dac32_dg_i_value_0_reg[15]_0 ;
  wire \dac32_dg_i_value_0_reg_n_0_[0] ;
  wire \dac32_dg_i_value_0_reg_n_0_[10] ;
  wire \dac32_dg_i_value_0_reg_n_0_[11] ;
  wire \dac32_dg_i_value_0_reg_n_0_[12] ;
  wire \dac32_dg_i_value_0_reg_n_0_[13] ;
  wire \dac32_dg_i_value_0_reg_n_0_[14] ;
  wire \dac32_dg_i_value_0_reg_n_0_[15] ;
  wire \dac32_dg_i_value_0_reg_n_0_[1] ;
  wire \dac32_dg_i_value_0_reg_n_0_[2] ;
  wire \dac32_dg_i_value_0_reg_n_0_[3] ;
  wire \dac32_dg_i_value_0_reg_n_0_[4] ;
  wire \dac32_dg_i_value_0_reg_n_0_[5] ;
  wire \dac32_dg_i_value_0_reg_n_0_[6] ;
  wire \dac32_dg_i_value_0_reg_n_0_[7] ;
  wire \dac32_dg_i_value_0_reg_n_0_[8] ;
  wire \dac32_dg_i_value_0_reg_n_0_[9] ;
  wire \dac32_dg_inc_0_reg[6]_0 ;
  wire \dac32_dg_inc_0_reg_n_0_[0] ;
  wire \dac32_dg_inc_0_reg_n_0_[1] ;
  wire \dac32_dg_inc_0_reg_n_0_[2] ;
  wire \dac32_dg_inc_0_reg_n_0_[3] ;
  wire \dac32_dg_inc_0_reg_n_0_[4] ;
  wire \dac32_dg_inc_0_reg_n_0_[5] ;
  wire \dac32_dg_inc_0_reg_n_0_[6] ;
  wire \dac32_dg_init_0_0_reg[0]_0 ;
  wire \dac32_dg_init_0_0_reg_n_0_[0] ;
  wire \dac32_dg_init_0_0_reg_n_0_[10] ;
  wire \dac32_dg_init_0_0_reg_n_0_[11] ;
  wire \dac32_dg_init_0_0_reg_n_0_[12] ;
  wire \dac32_dg_init_0_0_reg_n_0_[13] ;
  wire \dac32_dg_init_0_0_reg_n_0_[14] ;
  wire \dac32_dg_init_0_0_reg_n_0_[15] ;
  wire \dac32_dg_init_0_0_reg_n_0_[1] ;
  wire \dac32_dg_init_0_0_reg_n_0_[2] ;
  wire \dac32_dg_init_0_0_reg_n_0_[3] ;
  wire \dac32_dg_init_0_0_reg_n_0_[4] ;
  wire \dac32_dg_init_0_0_reg_n_0_[5] ;
  wire \dac32_dg_init_0_0_reg_n_0_[6] ;
  wire \dac32_dg_init_0_0_reg_n_0_[7] ;
  wire \dac32_dg_init_0_0_reg_n_0_[8] ;
  wire \dac32_dg_init_0_0_reg_n_0_[9] ;
  wire \dac32_dg_init_10_0_reg[0]_0 ;
  wire \dac32_dg_init_10_0_reg_n_0_[0] ;
  wire \dac32_dg_init_10_0_reg_n_0_[10] ;
  wire \dac32_dg_init_10_0_reg_n_0_[11] ;
  wire \dac32_dg_init_10_0_reg_n_0_[12] ;
  wire \dac32_dg_init_10_0_reg_n_0_[13] ;
  wire \dac32_dg_init_10_0_reg_n_0_[14] ;
  wire \dac32_dg_init_10_0_reg_n_0_[15] ;
  wire \dac32_dg_init_10_0_reg_n_0_[1] ;
  wire \dac32_dg_init_10_0_reg_n_0_[2] ;
  wire \dac32_dg_init_10_0_reg_n_0_[3] ;
  wire \dac32_dg_init_10_0_reg_n_0_[4] ;
  wire \dac32_dg_init_10_0_reg_n_0_[5] ;
  wire \dac32_dg_init_10_0_reg_n_0_[6] ;
  wire \dac32_dg_init_10_0_reg_n_0_[7] ;
  wire \dac32_dg_init_10_0_reg_n_0_[8] ;
  wire \dac32_dg_init_10_0_reg_n_0_[9] ;
  wire \dac32_dg_init_11_0_reg[0]_0 ;
  wire \dac32_dg_init_11_0_reg_n_0_[0] ;
  wire \dac32_dg_init_11_0_reg_n_0_[10] ;
  wire \dac32_dg_init_11_0_reg_n_0_[11] ;
  wire \dac32_dg_init_11_0_reg_n_0_[12] ;
  wire \dac32_dg_init_11_0_reg_n_0_[13] ;
  wire \dac32_dg_init_11_0_reg_n_0_[14] ;
  wire \dac32_dg_init_11_0_reg_n_0_[15] ;
  wire \dac32_dg_init_11_0_reg_n_0_[1] ;
  wire \dac32_dg_init_11_0_reg_n_0_[2] ;
  wire \dac32_dg_init_11_0_reg_n_0_[3] ;
  wire \dac32_dg_init_11_0_reg_n_0_[4] ;
  wire \dac32_dg_init_11_0_reg_n_0_[5] ;
  wire \dac32_dg_init_11_0_reg_n_0_[6] ;
  wire \dac32_dg_init_11_0_reg_n_0_[7] ;
  wire \dac32_dg_init_11_0_reg_n_0_[8] ;
  wire \dac32_dg_init_11_0_reg_n_0_[9] ;
  wire \dac32_dg_init_12_0_reg[0]_0 ;
  wire \dac32_dg_init_12_0_reg_n_0_[0] ;
  wire \dac32_dg_init_12_0_reg_n_0_[10] ;
  wire \dac32_dg_init_12_0_reg_n_0_[11] ;
  wire \dac32_dg_init_12_0_reg_n_0_[12] ;
  wire \dac32_dg_init_12_0_reg_n_0_[13] ;
  wire \dac32_dg_init_12_0_reg_n_0_[14] ;
  wire \dac32_dg_init_12_0_reg_n_0_[15] ;
  wire \dac32_dg_init_12_0_reg_n_0_[1] ;
  wire \dac32_dg_init_12_0_reg_n_0_[2] ;
  wire \dac32_dg_init_12_0_reg_n_0_[3] ;
  wire \dac32_dg_init_12_0_reg_n_0_[4] ;
  wire \dac32_dg_init_12_0_reg_n_0_[5] ;
  wire \dac32_dg_init_12_0_reg_n_0_[6] ;
  wire \dac32_dg_init_12_0_reg_n_0_[7] ;
  wire \dac32_dg_init_12_0_reg_n_0_[8] ;
  wire \dac32_dg_init_12_0_reg_n_0_[9] ;
  wire \dac32_dg_init_13_0_reg[0]_0 ;
  wire \dac32_dg_init_13_0_reg_n_0_[0] ;
  wire \dac32_dg_init_13_0_reg_n_0_[10] ;
  wire \dac32_dg_init_13_0_reg_n_0_[11] ;
  wire \dac32_dg_init_13_0_reg_n_0_[12] ;
  wire \dac32_dg_init_13_0_reg_n_0_[13] ;
  wire \dac32_dg_init_13_0_reg_n_0_[14] ;
  wire \dac32_dg_init_13_0_reg_n_0_[15] ;
  wire \dac32_dg_init_13_0_reg_n_0_[1] ;
  wire \dac32_dg_init_13_0_reg_n_0_[2] ;
  wire \dac32_dg_init_13_0_reg_n_0_[3] ;
  wire \dac32_dg_init_13_0_reg_n_0_[4] ;
  wire \dac32_dg_init_13_0_reg_n_0_[5] ;
  wire \dac32_dg_init_13_0_reg_n_0_[6] ;
  wire \dac32_dg_init_13_0_reg_n_0_[7] ;
  wire \dac32_dg_init_13_0_reg_n_0_[8] ;
  wire \dac32_dg_init_13_0_reg_n_0_[9] ;
  wire \dac32_dg_init_14_0_reg[0]_0 ;
  wire \dac32_dg_init_14_0_reg_n_0_[0] ;
  wire \dac32_dg_init_14_0_reg_n_0_[10] ;
  wire \dac32_dg_init_14_0_reg_n_0_[11] ;
  wire \dac32_dg_init_14_0_reg_n_0_[12] ;
  wire \dac32_dg_init_14_0_reg_n_0_[13] ;
  wire \dac32_dg_init_14_0_reg_n_0_[14] ;
  wire \dac32_dg_init_14_0_reg_n_0_[15] ;
  wire \dac32_dg_init_14_0_reg_n_0_[1] ;
  wire \dac32_dg_init_14_0_reg_n_0_[2] ;
  wire \dac32_dg_init_14_0_reg_n_0_[3] ;
  wire \dac32_dg_init_14_0_reg_n_0_[4] ;
  wire \dac32_dg_init_14_0_reg_n_0_[5] ;
  wire \dac32_dg_init_14_0_reg_n_0_[6] ;
  wire \dac32_dg_init_14_0_reg_n_0_[7] ;
  wire \dac32_dg_init_14_0_reg_n_0_[8] ;
  wire \dac32_dg_init_14_0_reg_n_0_[9] ;
  wire \dac32_dg_init_15_0_reg[0]_0 ;
  wire \dac32_dg_init_15_0_reg_n_0_[0] ;
  wire \dac32_dg_init_15_0_reg_n_0_[10] ;
  wire \dac32_dg_init_15_0_reg_n_0_[11] ;
  wire \dac32_dg_init_15_0_reg_n_0_[12] ;
  wire \dac32_dg_init_15_0_reg_n_0_[13] ;
  wire \dac32_dg_init_15_0_reg_n_0_[14] ;
  wire \dac32_dg_init_15_0_reg_n_0_[15] ;
  wire \dac32_dg_init_15_0_reg_n_0_[1] ;
  wire \dac32_dg_init_15_0_reg_n_0_[2] ;
  wire \dac32_dg_init_15_0_reg_n_0_[3] ;
  wire \dac32_dg_init_15_0_reg_n_0_[4] ;
  wire \dac32_dg_init_15_0_reg_n_0_[5] ;
  wire \dac32_dg_init_15_0_reg_n_0_[6] ;
  wire \dac32_dg_init_15_0_reg_n_0_[7] ;
  wire \dac32_dg_init_15_0_reg_n_0_[8] ;
  wire \dac32_dg_init_15_0_reg_n_0_[9] ;
  wire \dac32_dg_init_1_0_reg[0]_0 ;
  wire \dac32_dg_init_1_0_reg_n_0_[0] ;
  wire \dac32_dg_init_1_0_reg_n_0_[10] ;
  wire \dac32_dg_init_1_0_reg_n_0_[11] ;
  wire \dac32_dg_init_1_0_reg_n_0_[12] ;
  wire \dac32_dg_init_1_0_reg_n_0_[13] ;
  wire \dac32_dg_init_1_0_reg_n_0_[14] ;
  wire \dac32_dg_init_1_0_reg_n_0_[15] ;
  wire \dac32_dg_init_1_0_reg_n_0_[1] ;
  wire \dac32_dg_init_1_0_reg_n_0_[2] ;
  wire \dac32_dg_init_1_0_reg_n_0_[3] ;
  wire \dac32_dg_init_1_0_reg_n_0_[4] ;
  wire \dac32_dg_init_1_0_reg_n_0_[5] ;
  wire \dac32_dg_init_1_0_reg_n_0_[6] ;
  wire \dac32_dg_init_1_0_reg_n_0_[7] ;
  wire \dac32_dg_init_1_0_reg_n_0_[8] ;
  wire \dac32_dg_init_1_0_reg_n_0_[9] ;
  wire \dac32_dg_init_2_0_reg[0]_0 ;
  wire \dac32_dg_init_2_0_reg_n_0_[0] ;
  wire \dac32_dg_init_2_0_reg_n_0_[10] ;
  wire \dac32_dg_init_2_0_reg_n_0_[11] ;
  wire \dac32_dg_init_2_0_reg_n_0_[12] ;
  wire \dac32_dg_init_2_0_reg_n_0_[13] ;
  wire \dac32_dg_init_2_0_reg_n_0_[14] ;
  wire \dac32_dg_init_2_0_reg_n_0_[15] ;
  wire \dac32_dg_init_2_0_reg_n_0_[1] ;
  wire \dac32_dg_init_2_0_reg_n_0_[2] ;
  wire \dac32_dg_init_2_0_reg_n_0_[3] ;
  wire \dac32_dg_init_2_0_reg_n_0_[4] ;
  wire \dac32_dg_init_2_0_reg_n_0_[5] ;
  wire \dac32_dg_init_2_0_reg_n_0_[6] ;
  wire \dac32_dg_init_2_0_reg_n_0_[7] ;
  wire \dac32_dg_init_2_0_reg_n_0_[8] ;
  wire \dac32_dg_init_2_0_reg_n_0_[9] ;
  wire \dac32_dg_init_3_0_reg[0]_0 ;
  wire \dac32_dg_init_3_0_reg_n_0_[0] ;
  wire \dac32_dg_init_3_0_reg_n_0_[10] ;
  wire \dac32_dg_init_3_0_reg_n_0_[11] ;
  wire \dac32_dg_init_3_0_reg_n_0_[12] ;
  wire \dac32_dg_init_3_0_reg_n_0_[13] ;
  wire \dac32_dg_init_3_0_reg_n_0_[14] ;
  wire \dac32_dg_init_3_0_reg_n_0_[15] ;
  wire \dac32_dg_init_3_0_reg_n_0_[1] ;
  wire \dac32_dg_init_3_0_reg_n_0_[2] ;
  wire \dac32_dg_init_3_0_reg_n_0_[3] ;
  wire \dac32_dg_init_3_0_reg_n_0_[4] ;
  wire \dac32_dg_init_3_0_reg_n_0_[5] ;
  wire \dac32_dg_init_3_0_reg_n_0_[6] ;
  wire \dac32_dg_init_3_0_reg_n_0_[7] ;
  wire \dac32_dg_init_3_0_reg_n_0_[8] ;
  wire \dac32_dg_init_3_0_reg_n_0_[9] ;
  wire \dac32_dg_init_4_0_reg[0]_0 ;
  wire \dac32_dg_init_4_0_reg_n_0_[0] ;
  wire \dac32_dg_init_4_0_reg_n_0_[10] ;
  wire \dac32_dg_init_4_0_reg_n_0_[11] ;
  wire \dac32_dg_init_4_0_reg_n_0_[12] ;
  wire \dac32_dg_init_4_0_reg_n_0_[13] ;
  wire \dac32_dg_init_4_0_reg_n_0_[14] ;
  wire \dac32_dg_init_4_0_reg_n_0_[15] ;
  wire \dac32_dg_init_4_0_reg_n_0_[1] ;
  wire \dac32_dg_init_4_0_reg_n_0_[2] ;
  wire \dac32_dg_init_4_0_reg_n_0_[3] ;
  wire \dac32_dg_init_4_0_reg_n_0_[4] ;
  wire \dac32_dg_init_4_0_reg_n_0_[5] ;
  wire \dac32_dg_init_4_0_reg_n_0_[6] ;
  wire \dac32_dg_init_4_0_reg_n_0_[7] ;
  wire \dac32_dg_init_4_0_reg_n_0_[8] ;
  wire \dac32_dg_init_4_0_reg_n_0_[9] ;
  wire \dac32_dg_init_5_0_reg[0]_0 ;
  wire \dac32_dg_init_5_0_reg_n_0_[0] ;
  wire \dac32_dg_init_5_0_reg_n_0_[10] ;
  wire \dac32_dg_init_5_0_reg_n_0_[11] ;
  wire \dac32_dg_init_5_0_reg_n_0_[12] ;
  wire \dac32_dg_init_5_0_reg_n_0_[13] ;
  wire \dac32_dg_init_5_0_reg_n_0_[14] ;
  wire \dac32_dg_init_5_0_reg_n_0_[15] ;
  wire \dac32_dg_init_5_0_reg_n_0_[1] ;
  wire \dac32_dg_init_5_0_reg_n_0_[2] ;
  wire \dac32_dg_init_5_0_reg_n_0_[3] ;
  wire \dac32_dg_init_5_0_reg_n_0_[4] ;
  wire \dac32_dg_init_5_0_reg_n_0_[5] ;
  wire \dac32_dg_init_5_0_reg_n_0_[6] ;
  wire \dac32_dg_init_5_0_reg_n_0_[7] ;
  wire \dac32_dg_init_5_0_reg_n_0_[8] ;
  wire \dac32_dg_init_5_0_reg_n_0_[9] ;
  wire \dac32_dg_init_6_0_reg[0]_0 ;
  wire \dac32_dg_init_6_0_reg_n_0_[0] ;
  wire \dac32_dg_init_6_0_reg_n_0_[10] ;
  wire \dac32_dg_init_6_0_reg_n_0_[11] ;
  wire \dac32_dg_init_6_0_reg_n_0_[12] ;
  wire \dac32_dg_init_6_0_reg_n_0_[13] ;
  wire \dac32_dg_init_6_0_reg_n_0_[14] ;
  wire \dac32_dg_init_6_0_reg_n_0_[15] ;
  wire \dac32_dg_init_6_0_reg_n_0_[1] ;
  wire \dac32_dg_init_6_0_reg_n_0_[2] ;
  wire \dac32_dg_init_6_0_reg_n_0_[3] ;
  wire \dac32_dg_init_6_0_reg_n_0_[4] ;
  wire \dac32_dg_init_6_0_reg_n_0_[5] ;
  wire \dac32_dg_init_6_0_reg_n_0_[6] ;
  wire \dac32_dg_init_6_0_reg_n_0_[7] ;
  wire \dac32_dg_init_6_0_reg_n_0_[8] ;
  wire \dac32_dg_init_6_0_reg_n_0_[9] ;
  wire \dac32_dg_init_7_0_reg[0]_0 ;
  wire \dac32_dg_init_7_0_reg_n_0_[0] ;
  wire \dac32_dg_init_7_0_reg_n_0_[10] ;
  wire \dac32_dg_init_7_0_reg_n_0_[11] ;
  wire \dac32_dg_init_7_0_reg_n_0_[12] ;
  wire \dac32_dg_init_7_0_reg_n_0_[13] ;
  wire \dac32_dg_init_7_0_reg_n_0_[14] ;
  wire \dac32_dg_init_7_0_reg_n_0_[15] ;
  wire \dac32_dg_init_7_0_reg_n_0_[1] ;
  wire \dac32_dg_init_7_0_reg_n_0_[2] ;
  wire \dac32_dg_init_7_0_reg_n_0_[3] ;
  wire \dac32_dg_init_7_0_reg_n_0_[4] ;
  wire \dac32_dg_init_7_0_reg_n_0_[5] ;
  wire \dac32_dg_init_7_0_reg_n_0_[6] ;
  wire \dac32_dg_init_7_0_reg_n_0_[7] ;
  wire \dac32_dg_init_7_0_reg_n_0_[8] ;
  wire \dac32_dg_init_7_0_reg_n_0_[9] ;
  wire \dac32_dg_init_8_0_reg[0]_0 ;
  wire \dac32_dg_init_8_0_reg_n_0_[0] ;
  wire \dac32_dg_init_8_0_reg_n_0_[10] ;
  wire \dac32_dg_init_8_0_reg_n_0_[11] ;
  wire \dac32_dg_init_8_0_reg_n_0_[12] ;
  wire \dac32_dg_init_8_0_reg_n_0_[13] ;
  wire \dac32_dg_init_8_0_reg_n_0_[14] ;
  wire \dac32_dg_init_8_0_reg_n_0_[15] ;
  wire \dac32_dg_init_8_0_reg_n_0_[1] ;
  wire \dac32_dg_init_8_0_reg_n_0_[2] ;
  wire \dac32_dg_init_8_0_reg_n_0_[3] ;
  wire \dac32_dg_init_8_0_reg_n_0_[4] ;
  wire \dac32_dg_init_8_0_reg_n_0_[5] ;
  wire \dac32_dg_init_8_0_reg_n_0_[6] ;
  wire \dac32_dg_init_8_0_reg_n_0_[7] ;
  wire \dac32_dg_init_8_0_reg_n_0_[8] ;
  wire \dac32_dg_init_8_0_reg_n_0_[9] ;
  wire \dac32_dg_init_9_0_reg[0]_0 ;
  wire \dac32_dg_init_9_0_reg_n_0_[0] ;
  wire \dac32_dg_init_9_0_reg_n_0_[10] ;
  wire \dac32_dg_init_9_0_reg_n_0_[11] ;
  wire \dac32_dg_init_9_0_reg_n_0_[12] ;
  wire \dac32_dg_init_9_0_reg_n_0_[13] ;
  wire \dac32_dg_init_9_0_reg_n_0_[14] ;
  wire \dac32_dg_init_9_0_reg_n_0_[15] ;
  wire \dac32_dg_init_9_0_reg_n_0_[1] ;
  wire \dac32_dg_init_9_0_reg_n_0_[2] ;
  wire \dac32_dg_init_9_0_reg_n_0_[3] ;
  wire \dac32_dg_init_9_0_reg_n_0_[4] ;
  wire \dac32_dg_init_9_0_reg_n_0_[5] ;
  wire \dac32_dg_init_9_0_reg_n_0_[6] ;
  wire \dac32_dg_init_9_0_reg_n_0_[7] ;
  wire \dac32_dg_init_9_0_reg_n_0_[8] ;
  wire \dac32_dg_init_9_0_reg_n_0_[9] ;
  wire \dac32_dg_mult_control_0_reg[2]_0 ;
  wire \dac32_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac32_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac32_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac32_dg_q_value_0_reg[15]_0 ;
  wire \dac32_dg_q_value_0_reg_n_0_[0] ;
  wire \dac32_dg_q_value_0_reg_n_0_[10] ;
  wire \dac32_dg_q_value_0_reg_n_0_[11] ;
  wire \dac32_dg_q_value_0_reg_n_0_[12] ;
  wire \dac32_dg_q_value_0_reg_n_0_[13] ;
  wire \dac32_dg_q_value_0_reg_n_0_[14] ;
  wire \dac32_dg_q_value_0_reg_n_0_[15] ;
  wire \dac32_dg_q_value_0_reg_n_0_[1] ;
  wire \dac32_dg_q_value_0_reg_n_0_[2] ;
  wire \dac32_dg_q_value_0_reg_n_0_[3] ;
  wire \dac32_dg_q_value_0_reg_n_0_[4] ;
  wire \dac32_dg_q_value_0_reg_n_0_[5] ;
  wire \dac32_dg_q_value_0_reg_n_0_[6] ;
  wire \dac32_dg_q_value_0_reg_n_0_[7] ;
  wire \dac32_dg_q_value_0_reg_n_0_[8] ;
  wire \dac32_dg_q_value_0_reg_n_0_[9] ;
  wire \dac32_dg_type_0_reg[3]_0 ;
  wire \dac32_dg_type_0_reg_n_0_[0] ;
  wire \dac32_dg_type_0_reg_n_0_[1] ;
  wire \dac32_dg_type_0_reg_n_0_[2] ;
  wire \dac32_dg_type_0_reg_n_0_[3] ;
  wire \dac33_dg_control_0[7]_i_1_n_0 ;
  wire \dac33_dg_control_0_reg[0]_0 ;
  wire \dac33_dg_control_0_reg[0]_1 ;
  wire \dac33_dg_control_0_reg_n_0_[0] ;
  wire \dac33_dg_control_0_reg_n_0_[1] ;
  wire \dac33_dg_control_0_reg_n_0_[2] ;
  wire \dac33_dg_control_0_reg_n_0_[3] ;
  wire \dac33_dg_control_0_reg_n_0_[4] ;
  wire \dac33_dg_control_0_reg_n_0_[5] ;
  wire \dac33_dg_control_0_reg_n_0_[6] ;
  wire \dac33_dg_control_0_reg_n_0_[7] ;
  wire [0:0]\dac33_dg_enable_0_reg[15]_0 ;
  wire \dac33_dg_enable_0_reg_n_0_[0] ;
  wire \dac33_dg_enable_0_reg_n_0_[10] ;
  wire \dac33_dg_enable_0_reg_n_0_[11] ;
  wire \dac33_dg_enable_0_reg_n_0_[12] ;
  wire \dac33_dg_enable_0_reg_n_0_[13] ;
  wire \dac33_dg_enable_0_reg_n_0_[14] ;
  wire \dac33_dg_enable_0_reg_n_0_[15] ;
  wire \dac33_dg_enable_0_reg_n_0_[1] ;
  wire \dac33_dg_enable_0_reg_n_0_[2] ;
  wire \dac33_dg_enable_0_reg_n_0_[3] ;
  wire \dac33_dg_enable_0_reg_n_0_[4] ;
  wire \dac33_dg_enable_0_reg_n_0_[5] ;
  wire \dac33_dg_enable_0_reg_n_0_[6] ;
  wire \dac33_dg_enable_0_reg_n_0_[7] ;
  wire \dac33_dg_enable_0_reg_n_0_[8] ;
  wire \dac33_dg_enable_0_reg_n_0_[9] ;
  wire \dac33_dg_i_value_0_reg[15]_0 ;
  wire \dac33_dg_i_value_0_reg_n_0_[0] ;
  wire \dac33_dg_i_value_0_reg_n_0_[10] ;
  wire \dac33_dg_i_value_0_reg_n_0_[11] ;
  wire \dac33_dg_i_value_0_reg_n_0_[12] ;
  wire \dac33_dg_i_value_0_reg_n_0_[13] ;
  wire \dac33_dg_i_value_0_reg_n_0_[14] ;
  wire \dac33_dg_i_value_0_reg_n_0_[15] ;
  wire \dac33_dg_i_value_0_reg_n_0_[1] ;
  wire \dac33_dg_i_value_0_reg_n_0_[2] ;
  wire \dac33_dg_i_value_0_reg_n_0_[3] ;
  wire \dac33_dg_i_value_0_reg_n_0_[4] ;
  wire \dac33_dg_i_value_0_reg_n_0_[5] ;
  wire \dac33_dg_i_value_0_reg_n_0_[6] ;
  wire \dac33_dg_i_value_0_reg_n_0_[7] ;
  wire \dac33_dg_i_value_0_reg_n_0_[8] ;
  wire \dac33_dg_i_value_0_reg_n_0_[9] ;
  wire \dac33_dg_inc_0_reg[6]_0 ;
  wire \dac33_dg_inc_0_reg_n_0_[0] ;
  wire \dac33_dg_inc_0_reg_n_0_[1] ;
  wire \dac33_dg_inc_0_reg_n_0_[2] ;
  wire \dac33_dg_inc_0_reg_n_0_[3] ;
  wire \dac33_dg_inc_0_reg_n_0_[4] ;
  wire \dac33_dg_inc_0_reg_n_0_[5] ;
  wire \dac33_dg_inc_0_reg_n_0_[6] ;
  wire \dac33_dg_init_0_0_reg[0]_0 ;
  wire \dac33_dg_init_0_0_reg_n_0_[0] ;
  wire \dac33_dg_init_0_0_reg_n_0_[10] ;
  wire \dac33_dg_init_0_0_reg_n_0_[11] ;
  wire \dac33_dg_init_0_0_reg_n_0_[12] ;
  wire \dac33_dg_init_0_0_reg_n_0_[13] ;
  wire \dac33_dg_init_0_0_reg_n_0_[14] ;
  wire \dac33_dg_init_0_0_reg_n_0_[15] ;
  wire \dac33_dg_init_0_0_reg_n_0_[1] ;
  wire \dac33_dg_init_0_0_reg_n_0_[2] ;
  wire \dac33_dg_init_0_0_reg_n_0_[3] ;
  wire \dac33_dg_init_0_0_reg_n_0_[4] ;
  wire \dac33_dg_init_0_0_reg_n_0_[5] ;
  wire \dac33_dg_init_0_0_reg_n_0_[6] ;
  wire \dac33_dg_init_0_0_reg_n_0_[7] ;
  wire \dac33_dg_init_0_0_reg_n_0_[8] ;
  wire \dac33_dg_init_0_0_reg_n_0_[9] ;
  wire \dac33_dg_init_10_0_reg[0]_0 ;
  wire \dac33_dg_init_10_0_reg_n_0_[0] ;
  wire \dac33_dg_init_10_0_reg_n_0_[10] ;
  wire \dac33_dg_init_10_0_reg_n_0_[11] ;
  wire \dac33_dg_init_10_0_reg_n_0_[12] ;
  wire \dac33_dg_init_10_0_reg_n_0_[13] ;
  wire \dac33_dg_init_10_0_reg_n_0_[14] ;
  wire \dac33_dg_init_10_0_reg_n_0_[15] ;
  wire \dac33_dg_init_10_0_reg_n_0_[1] ;
  wire \dac33_dg_init_10_0_reg_n_0_[2] ;
  wire \dac33_dg_init_10_0_reg_n_0_[3] ;
  wire \dac33_dg_init_10_0_reg_n_0_[4] ;
  wire \dac33_dg_init_10_0_reg_n_0_[5] ;
  wire \dac33_dg_init_10_0_reg_n_0_[6] ;
  wire \dac33_dg_init_10_0_reg_n_0_[7] ;
  wire \dac33_dg_init_10_0_reg_n_0_[8] ;
  wire \dac33_dg_init_10_0_reg_n_0_[9] ;
  wire \dac33_dg_init_11_0_reg[0]_0 ;
  wire \dac33_dg_init_11_0_reg_n_0_[0] ;
  wire \dac33_dg_init_11_0_reg_n_0_[10] ;
  wire \dac33_dg_init_11_0_reg_n_0_[11] ;
  wire \dac33_dg_init_11_0_reg_n_0_[12] ;
  wire \dac33_dg_init_11_0_reg_n_0_[13] ;
  wire \dac33_dg_init_11_0_reg_n_0_[14] ;
  wire \dac33_dg_init_11_0_reg_n_0_[15] ;
  wire \dac33_dg_init_11_0_reg_n_0_[1] ;
  wire \dac33_dg_init_11_0_reg_n_0_[2] ;
  wire \dac33_dg_init_11_0_reg_n_0_[3] ;
  wire \dac33_dg_init_11_0_reg_n_0_[4] ;
  wire \dac33_dg_init_11_0_reg_n_0_[5] ;
  wire \dac33_dg_init_11_0_reg_n_0_[6] ;
  wire \dac33_dg_init_11_0_reg_n_0_[7] ;
  wire \dac33_dg_init_11_0_reg_n_0_[8] ;
  wire \dac33_dg_init_11_0_reg_n_0_[9] ;
  wire \dac33_dg_init_12_0_reg[0]_0 ;
  wire \dac33_dg_init_12_0_reg_n_0_[0] ;
  wire \dac33_dg_init_12_0_reg_n_0_[10] ;
  wire \dac33_dg_init_12_0_reg_n_0_[11] ;
  wire \dac33_dg_init_12_0_reg_n_0_[12] ;
  wire \dac33_dg_init_12_0_reg_n_0_[13] ;
  wire \dac33_dg_init_12_0_reg_n_0_[14] ;
  wire \dac33_dg_init_12_0_reg_n_0_[15] ;
  wire \dac33_dg_init_12_0_reg_n_0_[1] ;
  wire \dac33_dg_init_12_0_reg_n_0_[2] ;
  wire \dac33_dg_init_12_0_reg_n_0_[3] ;
  wire \dac33_dg_init_12_0_reg_n_0_[4] ;
  wire \dac33_dg_init_12_0_reg_n_0_[5] ;
  wire \dac33_dg_init_12_0_reg_n_0_[6] ;
  wire \dac33_dg_init_12_0_reg_n_0_[7] ;
  wire \dac33_dg_init_12_0_reg_n_0_[8] ;
  wire \dac33_dg_init_12_0_reg_n_0_[9] ;
  wire \dac33_dg_init_13_0_reg[0]_0 ;
  wire \dac33_dg_init_13_0_reg_n_0_[0] ;
  wire \dac33_dg_init_13_0_reg_n_0_[10] ;
  wire \dac33_dg_init_13_0_reg_n_0_[11] ;
  wire \dac33_dg_init_13_0_reg_n_0_[12] ;
  wire \dac33_dg_init_13_0_reg_n_0_[13] ;
  wire \dac33_dg_init_13_0_reg_n_0_[14] ;
  wire \dac33_dg_init_13_0_reg_n_0_[15] ;
  wire \dac33_dg_init_13_0_reg_n_0_[1] ;
  wire \dac33_dg_init_13_0_reg_n_0_[2] ;
  wire \dac33_dg_init_13_0_reg_n_0_[3] ;
  wire \dac33_dg_init_13_0_reg_n_0_[4] ;
  wire \dac33_dg_init_13_0_reg_n_0_[5] ;
  wire \dac33_dg_init_13_0_reg_n_0_[6] ;
  wire \dac33_dg_init_13_0_reg_n_0_[7] ;
  wire \dac33_dg_init_13_0_reg_n_0_[8] ;
  wire \dac33_dg_init_13_0_reg_n_0_[9] ;
  wire \dac33_dg_init_14_0_reg[0]_0 ;
  wire \dac33_dg_init_14_0_reg_n_0_[0] ;
  wire \dac33_dg_init_14_0_reg_n_0_[10] ;
  wire \dac33_dg_init_14_0_reg_n_0_[11] ;
  wire \dac33_dg_init_14_0_reg_n_0_[12] ;
  wire \dac33_dg_init_14_0_reg_n_0_[13] ;
  wire \dac33_dg_init_14_0_reg_n_0_[14] ;
  wire \dac33_dg_init_14_0_reg_n_0_[15] ;
  wire \dac33_dg_init_14_0_reg_n_0_[1] ;
  wire \dac33_dg_init_14_0_reg_n_0_[2] ;
  wire \dac33_dg_init_14_0_reg_n_0_[3] ;
  wire \dac33_dg_init_14_0_reg_n_0_[4] ;
  wire \dac33_dg_init_14_0_reg_n_0_[5] ;
  wire \dac33_dg_init_14_0_reg_n_0_[6] ;
  wire \dac33_dg_init_14_0_reg_n_0_[7] ;
  wire \dac33_dg_init_14_0_reg_n_0_[8] ;
  wire \dac33_dg_init_14_0_reg_n_0_[9] ;
  wire [0:0]\dac33_dg_init_15_0_reg[15]_0 ;
  wire \dac33_dg_init_15_0_reg_n_0_[0] ;
  wire \dac33_dg_init_15_0_reg_n_0_[10] ;
  wire \dac33_dg_init_15_0_reg_n_0_[11] ;
  wire \dac33_dg_init_15_0_reg_n_0_[12] ;
  wire \dac33_dg_init_15_0_reg_n_0_[13] ;
  wire \dac33_dg_init_15_0_reg_n_0_[14] ;
  wire \dac33_dg_init_15_0_reg_n_0_[15] ;
  wire \dac33_dg_init_15_0_reg_n_0_[1] ;
  wire \dac33_dg_init_15_0_reg_n_0_[2] ;
  wire \dac33_dg_init_15_0_reg_n_0_[3] ;
  wire \dac33_dg_init_15_0_reg_n_0_[4] ;
  wire \dac33_dg_init_15_0_reg_n_0_[5] ;
  wire \dac33_dg_init_15_0_reg_n_0_[6] ;
  wire \dac33_dg_init_15_0_reg_n_0_[7] ;
  wire \dac33_dg_init_15_0_reg_n_0_[8] ;
  wire \dac33_dg_init_15_0_reg_n_0_[9] ;
  wire \dac33_dg_init_1_0_reg[0]_0 ;
  wire \dac33_dg_init_1_0_reg_n_0_[0] ;
  wire \dac33_dg_init_1_0_reg_n_0_[10] ;
  wire \dac33_dg_init_1_0_reg_n_0_[11] ;
  wire \dac33_dg_init_1_0_reg_n_0_[12] ;
  wire \dac33_dg_init_1_0_reg_n_0_[13] ;
  wire \dac33_dg_init_1_0_reg_n_0_[14] ;
  wire \dac33_dg_init_1_0_reg_n_0_[15] ;
  wire \dac33_dg_init_1_0_reg_n_0_[1] ;
  wire \dac33_dg_init_1_0_reg_n_0_[2] ;
  wire \dac33_dg_init_1_0_reg_n_0_[3] ;
  wire \dac33_dg_init_1_0_reg_n_0_[4] ;
  wire \dac33_dg_init_1_0_reg_n_0_[5] ;
  wire \dac33_dg_init_1_0_reg_n_0_[6] ;
  wire \dac33_dg_init_1_0_reg_n_0_[7] ;
  wire \dac33_dg_init_1_0_reg_n_0_[8] ;
  wire \dac33_dg_init_1_0_reg_n_0_[9] ;
  wire \dac33_dg_init_2_0_reg[0]_0 ;
  wire \dac33_dg_init_2_0_reg_n_0_[0] ;
  wire \dac33_dg_init_2_0_reg_n_0_[10] ;
  wire \dac33_dg_init_2_0_reg_n_0_[11] ;
  wire \dac33_dg_init_2_0_reg_n_0_[12] ;
  wire \dac33_dg_init_2_0_reg_n_0_[13] ;
  wire \dac33_dg_init_2_0_reg_n_0_[14] ;
  wire \dac33_dg_init_2_0_reg_n_0_[15] ;
  wire \dac33_dg_init_2_0_reg_n_0_[1] ;
  wire \dac33_dg_init_2_0_reg_n_0_[2] ;
  wire \dac33_dg_init_2_0_reg_n_0_[3] ;
  wire \dac33_dg_init_2_0_reg_n_0_[4] ;
  wire \dac33_dg_init_2_0_reg_n_0_[5] ;
  wire \dac33_dg_init_2_0_reg_n_0_[6] ;
  wire \dac33_dg_init_2_0_reg_n_0_[7] ;
  wire \dac33_dg_init_2_0_reg_n_0_[8] ;
  wire \dac33_dg_init_2_0_reg_n_0_[9] ;
  wire \dac33_dg_init_3_0_reg[0]_0 ;
  wire \dac33_dg_init_3_0_reg_n_0_[0] ;
  wire \dac33_dg_init_3_0_reg_n_0_[10] ;
  wire \dac33_dg_init_3_0_reg_n_0_[11] ;
  wire \dac33_dg_init_3_0_reg_n_0_[12] ;
  wire \dac33_dg_init_3_0_reg_n_0_[13] ;
  wire \dac33_dg_init_3_0_reg_n_0_[14] ;
  wire \dac33_dg_init_3_0_reg_n_0_[15] ;
  wire \dac33_dg_init_3_0_reg_n_0_[1] ;
  wire \dac33_dg_init_3_0_reg_n_0_[2] ;
  wire \dac33_dg_init_3_0_reg_n_0_[3] ;
  wire \dac33_dg_init_3_0_reg_n_0_[4] ;
  wire \dac33_dg_init_3_0_reg_n_0_[5] ;
  wire \dac33_dg_init_3_0_reg_n_0_[6] ;
  wire \dac33_dg_init_3_0_reg_n_0_[7] ;
  wire \dac33_dg_init_3_0_reg_n_0_[8] ;
  wire \dac33_dg_init_3_0_reg_n_0_[9] ;
  wire \dac33_dg_init_4_0_reg[0]_0 ;
  wire \dac33_dg_init_4_0_reg_n_0_[0] ;
  wire \dac33_dg_init_4_0_reg_n_0_[10] ;
  wire \dac33_dg_init_4_0_reg_n_0_[11] ;
  wire \dac33_dg_init_4_0_reg_n_0_[12] ;
  wire \dac33_dg_init_4_0_reg_n_0_[13] ;
  wire \dac33_dg_init_4_0_reg_n_0_[14] ;
  wire \dac33_dg_init_4_0_reg_n_0_[15] ;
  wire \dac33_dg_init_4_0_reg_n_0_[1] ;
  wire \dac33_dg_init_4_0_reg_n_0_[2] ;
  wire \dac33_dg_init_4_0_reg_n_0_[3] ;
  wire \dac33_dg_init_4_0_reg_n_0_[4] ;
  wire \dac33_dg_init_4_0_reg_n_0_[5] ;
  wire \dac33_dg_init_4_0_reg_n_0_[6] ;
  wire \dac33_dg_init_4_0_reg_n_0_[7] ;
  wire \dac33_dg_init_4_0_reg_n_0_[8] ;
  wire \dac33_dg_init_4_0_reg_n_0_[9] ;
  wire \dac33_dg_init_5_0_reg[0]_0 ;
  wire \dac33_dg_init_5_0_reg_n_0_[0] ;
  wire \dac33_dg_init_5_0_reg_n_0_[10] ;
  wire \dac33_dg_init_5_0_reg_n_0_[11] ;
  wire \dac33_dg_init_5_0_reg_n_0_[12] ;
  wire \dac33_dg_init_5_0_reg_n_0_[13] ;
  wire \dac33_dg_init_5_0_reg_n_0_[14] ;
  wire \dac33_dg_init_5_0_reg_n_0_[15] ;
  wire \dac33_dg_init_5_0_reg_n_0_[1] ;
  wire \dac33_dg_init_5_0_reg_n_0_[2] ;
  wire \dac33_dg_init_5_0_reg_n_0_[3] ;
  wire \dac33_dg_init_5_0_reg_n_0_[4] ;
  wire \dac33_dg_init_5_0_reg_n_0_[5] ;
  wire \dac33_dg_init_5_0_reg_n_0_[6] ;
  wire \dac33_dg_init_5_0_reg_n_0_[7] ;
  wire \dac33_dg_init_5_0_reg_n_0_[8] ;
  wire \dac33_dg_init_5_0_reg_n_0_[9] ;
  wire \dac33_dg_init_6_0_reg[0]_0 ;
  wire \dac33_dg_init_6_0_reg_n_0_[0] ;
  wire \dac33_dg_init_6_0_reg_n_0_[10] ;
  wire \dac33_dg_init_6_0_reg_n_0_[11] ;
  wire \dac33_dg_init_6_0_reg_n_0_[12] ;
  wire \dac33_dg_init_6_0_reg_n_0_[13] ;
  wire \dac33_dg_init_6_0_reg_n_0_[14] ;
  wire \dac33_dg_init_6_0_reg_n_0_[15] ;
  wire \dac33_dg_init_6_0_reg_n_0_[1] ;
  wire \dac33_dg_init_6_0_reg_n_0_[2] ;
  wire \dac33_dg_init_6_0_reg_n_0_[3] ;
  wire \dac33_dg_init_6_0_reg_n_0_[4] ;
  wire \dac33_dg_init_6_0_reg_n_0_[5] ;
  wire \dac33_dg_init_6_0_reg_n_0_[6] ;
  wire \dac33_dg_init_6_0_reg_n_0_[7] ;
  wire \dac33_dg_init_6_0_reg_n_0_[8] ;
  wire \dac33_dg_init_6_0_reg_n_0_[9] ;
  wire \dac33_dg_init_7_0_reg[0]_0 ;
  wire \dac33_dg_init_7_0_reg_n_0_[0] ;
  wire \dac33_dg_init_7_0_reg_n_0_[10] ;
  wire \dac33_dg_init_7_0_reg_n_0_[11] ;
  wire \dac33_dg_init_7_0_reg_n_0_[12] ;
  wire \dac33_dg_init_7_0_reg_n_0_[13] ;
  wire \dac33_dg_init_7_0_reg_n_0_[14] ;
  wire \dac33_dg_init_7_0_reg_n_0_[15] ;
  wire \dac33_dg_init_7_0_reg_n_0_[1] ;
  wire \dac33_dg_init_7_0_reg_n_0_[2] ;
  wire \dac33_dg_init_7_0_reg_n_0_[3] ;
  wire \dac33_dg_init_7_0_reg_n_0_[4] ;
  wire \dac33_dg_init_7_0_reg_n_0_[5] ;
  wire \dac33_dg_init_7_0_reg_n_0_[6] ;
  wire \dac33_dg_init_7_0_reg_n_0_[7] ;
  wire \dac33_dg_init_7_0_reg_n_0_[8] ;
  wire \dac33_dg_init_7_0_reg_n_0_[9] ;
  wire \dac33_dg_init_8_0_reg[0]_0 ;
  wire \dac33_dg_init_8_0_reg_n_0_[0] ;
  wire \dac33_dg_init_8_0_reg_n_0_[10] ;
  wire \dac33_dg_init_8_0_reg_n_0_[11] ;
  wire \dac33_dg_init_8_0_reg_n_0_[12] ;
  wire \dac33_dg_init_8_0_reg_n_0_[13] ;
  wire \dac33_dg_init_8_0_reg_n_0_[14] ;
  wire \dac33_dg_init_8_0_reg_n_0_[15] ;
  wire \dac33_dg_init_8_0_reg_n_0_[1] ;
  wire \dac33_dg_init_8_0_reg_n_0_[2] ;
  wire \dac33_dg_init_8_0_reg_n_0_[3] ;
  wire \dac33_dg_init_8_0_reg_n_0_[4] ;
  wire \dac33_dg_init_8_0_reg_n_0_[5] ;
  wire \dac33_dg_init_8_0_reg_n_0_[6] ;
  wire \dac33_dg_init_8_0_reg_n_0_[7] ;
  wire \dac33_dg_init_8_0_reg_n_0_[8] ;
  wire \dac33_dg_init_8_0_reg_n_0_[9] ;
  wire \dac33_dg_init_9_0_reg[0]_0 ;
  wire \dac33_dg_init_9_0_reg_n_0_[0] ;
  wire \dac33_dg_init_9_0_reg_n_0_[10] ;
  wire \dac33_dg_init_9_0_reg_n_0_[11] ;
  wire \dac33_dg_init_9_0_reg_n_0_[12] ;
  wire \dac33_dg_init_9_0_reg_n_0_[13] ;
  wire \dac33_dg_init_9_0_reg_n_0_[14] ;
  wire \dac33_dg_init_9_0_reg_n_0_[15] ;
  wire \dac33_dg_init_9_0_reg_n_0_[1] ;
  wire \dac33_dg_init_9_0_reg_n_0_[2] ;
  wire \dac33_dg_init_9_0_reg_n_0_[3] ;
  wire \dac33_dg_init_9_0_reg_n_0_[4] ;
  wire \dac33_dg_init_9_0_reg_n_0_[5] ;
  wire \dac33_dg_init_9_0_reg_n_0_[6] ;
  wire \dac33_dg_init_9_0_reg_n_0_[7] ;
  wire \dac33_dg_init_9_0_reg_n_0_[8] ;
  wire \dac33_dg_init_9_0_reg_n_0_[9] ;
  wire \dac33_dg_mult_control_0_reg[2]_0 ;
  wire \dac33_dg_mult_control_0_reg_n_0_[0] ;
  wire \dac33_dg_mult_control_0_reg_n_0_[1] ;
  wire \dac33_dg_mult_control_0_reg_n_0_[2] ;
  wire \dac33_dg_q_value_0_reg[15]_0 ;
  wire \dac33_dg_q_value_0_reg_n_0_[0] ;
  wire \dac33_dg_q_value_0_reg_n_0_[10] ;
  wire \dac33_dg_q_value_0_reg_n_0_[11] ;
  wire \dac33_dg_q_value_0_reg_n_0_[12] ;
  wire \dac33_dg_q_value_0_reg_n_0_[13] ;
  wire \dac33_dg_q_value_0_reg_n_0_[14] ;
  wire \dac33_dg_q_value_0_reg_n_0_[15] ;
  wire \dac33_dg_q_value_0_reg_n_0_[1] ;
  wire \dac33_dg_q_value_0_reg_n_0_[2] ;
  wire \dac33_dg_q_value_0_reg_n_0_[3] ;
  wire \dac33_dg_q_value_0_reg_n_0_[4] ;
  wire \dac33_dg_q_value_0_reg_n_0_[5] ;
  wire \dac33_dg_q_value_0_reg_n_0_[6] ;
  wire \dac33_dg_q_value_0_reg_n_0_[7] ;
  wire \dac33_dg_q_value_0_reg_n_0_[8] ;
  wire \dac33_dg_q_value_0_reg_n_0_[9] ;
  wire \dac33_dg_type_0_reg[3]_0 ;
  wire \dac33_dg_type_0_reg_n_0_[0] ;
  wire \dac33_dg_type_0_reg_n_0_[1] ;
  wire \dac33_dg_type_0_reg_n_0_[2] ;
  wire \dac33_dg_type_0_reg_n_0_[3] ;
  wire dac3axi_map_wready;
  wire [15:0]dac3slv_rdata;
  wire dac3slv_rden;
  wire dac_dg_slv_wren;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [15:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire slv_access_valid_hold;
  wire \slv_addr_reg[2]_rep__0 ;
  wire \slv_addr_reg[2]_rep__0_0 ;
  wire \slv_addr_reg[2]_rep__0_1 ;
  wire \slv_addr_reg[2]_rep__0_2 ;
  wire \slv_addr_reg[2]_rep__0_3 ;
  wire \slv_addr_reg[2]_rep__0_4 ;
  wire \slv_addr_reg[2]_rep__0_5 ;
  wire \slv_addr_reg[2]_rep__0_6 ;
  wire \slv_addr_reg[3]_rep ;
  wire \slv_addr_reg[3]_rep_0 ;
  wire \slv_addr_reg[3]_rep__0 ;
  wire \slv_addr_reg[3]_rep__0_0 ;
  wire \slv_addr_reg[3]_rep__0_1 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire \slv_addr_reg[5]_10 ;
  wire \slv_addr_reg[5]_11 ;
  wire \slv_addr_reg[5]_2 ;
  wire \slv_addr_reg[5]_3 ;
  wire \slv_addr_reg[5]_4 ;
  wire \slv_addr_reg[5]_5 ;
  wire \slv_addr_reg[5]_6 ;
  wire \slv_addr_reg[5]_7 ;
  wire \slv_addr_reg[5]_8 ;
  wire \slv_addr_reg[5]_9 ;
  wire \slv_rdata[0]_i_14__2_n_0 ;
  wire \slv_rdata[0]_i_15__2_n_0 ;
  wire \slv_rdata[0]_i_16__2_n_0 ;
  wire \slv_rdata[0]_i_17__2_n_0 ;
  wire \slv_rdata[0]_i_1__2_n_0 ;
  wire \slv_rdata[0]_i_26__2_n_0 ;
  wire \slv_rdata[0]_i_27__2_n_0 ;
  wire \slv_rdata[0]_i_28__2_n_0 ;
  wire \slv_rdata[0]_i_29__2_n_0 ;
  wire \slv_rdata[0]_i_30__2_n_0 ;
  wire \slv_rdata[0]_i_31__2_n_0 ;
  wire \slv_rdata[0]_i_32__2_n_0 ;
  wire \slv_rdata[0]_i_33__2_n_0 ;
  wire \slv_rdata[0]_i_34__2_n_0 ;
  wire \slv_rdata[0]_i_35__2_n_0 ;
  wire \slv_rdata[0]_i_36__2_n_0 ;
  wire \slv_rdata[0]_i_37__2_n_0 ;
  wire \slv_rdata[0]_i_38__2_n_0 ;
  wire \slv_rdata[0]_i_39__2_n_0 ;
  wire \slv_rdata[0]_i_3__2_n_0 ;
  wire \slv_rdata[0]_i_40__2_n_0 ;
  wire \slv_rdata[0]_i_41__2_n_0 ;
  wire \slv_rdata[0]_i_4__2_n_0 ;
  wire \slv_rdata[0]_i_7__2_n_0 ;
  wire \slv_rdata[0]_i_8__2_n_0 ;
  wire \slv_rdata[0]_i_9__2_n_0 ;
  wire \slv_rdata[10]_i_19__2_n_0 ;
  wire \slv_rdata[10]_i_20__2_n_0 ;
  wire \slv_rdata[10]_i_21__2_n_0 ;
  wire \slv_rdata[10]_i_22__2_n_0 ;
  wire \slv_rdata[10]_i_23__2_n_0 ;
  wire \slv_rdata[10]_i_24__2_n_0 ;
  wire \slv_rdata[10]_i_25__2_n_0 ;
  wire \slv_rdata[10]_i_26__2_n_0 ;
  wire \slv_rdata[10]_i_27__2_n_0 ;
  wire \slv_rdata[10]_i_28__2_n_0 ;
  wire \slv_rdata[10]_i_29__2_n_0 ;
  wire \slv_rdata[10]_i_30__2_n_0 ;
  wire \slv_rdata[10]_i_31__2_n_0 ;
  wire \slv_rdata[10]_i_32__2_n_0 ;
  wire \slv_rdata[10]_i_33__2_n_0 ;
  wire \slv_rdata[10]_i_34__2_n_0 ;
  wire \slv_rdata[10]_i_4__2_n_0 ;
  wire \slv_rdata[10]_i_5__2_n_0 ;
  wire \slv_rdata[10]_i_6__2_n_0 ;
  wire \slv_rdata[11]_i_19__2_n_0 ;
  wire \slv_rdata[11]_i_20__2_n_0 ;
  wire \slv_rdata[11]_i_21__2_n_0 ;
  wire \slv_rdata[11]_i_22__2_n_0 ;
  wire \slv_rdata[11]_i_23__2_n_0 ;
  wire \slv_rdata[11]_i_24__2_n_0 ;
  wire \slv_rdata[11]_i_25__2_n_0 ;
  wire \slv_rdata[11]_i_26__2_n_0 ;
  wire \slv_rdata[11]_i_27__2_n_0 ;
  wire \slv_rdata[11]_i_28__2_n_0 ;
  wire \slv_rdata[11]_i_29__2_n_0 ;
  wire \slv_rdata[11]_i_30__2_n_0 ;
  wire \slv_rdata[11]_i_31__2_n_0 ;
  wire \slv_rdata[11]_i_32__2_n_0 ;
  wire \slv_rdata[11]_i_33__2_n_0 ;
  wire \slv_rdata[11]_i_34__2_n_0 ;
  wire \slv_rdata[11]_i_4__2_n_0 ;
  wire \slv_rdata[11]_i_5__2_n_0 ;
  wire \slv_rdata[11]_i_6__2_n_0 ;
  wire \slv_rdata[12]_i_19__2_n_0 ;
  wire \slv_rdata[12]_i_20__2_n_0 ;
  wire \slv_rdata[12]_i_21__2_n_0 ;
  wire \slv_rdata[12]_i_22__2_n_0 ;
  wire \slv_rdata[12]_i_23__2_n_0 ;
  wire \slv_rdata[12]_i_24__2_n_0 ;
  wire \slv_rdata[12]_i_25__2_n_0 ;
  wire \slv_rdata[12]_i_26__2_n_0 ;
  wire \slv_rdata[12]_i_27__2_n_0 ;
  wire \slv_rdata[12]_i_28__2_n_0 ;
  wire \slv_rdata[12]_i_29__2_n_0 ;
  wire \slv_rdata[12]_i_30__2_n_0 ;
  wire \slv_rdata[12]_i_31__2_n_0 ;
  wire \slv_rdata[12]_i_32__2_n_0 ;
  wire \slv_rdata[12]_i_33__2_n_0 ;
  wire \slv_rdata[12]_i_34__2_n_0 ;
  wire \slv_rdata[12]_i_4__2_n_0 ;
  wire \slv_rdata[12]_i_5__2_n_0 ;
  wire \slv_rdata[12]_i_6__2_n_0 ;
  wire \slv_rdata[13]_i_19__2_n_0 ;
  wire \slv_rdata[13]_i_20__2_n_0 ;
  wire \slv_rdata[13]_i_21__2_n_0 ;
  wire \slv_rdata[13]_i_22__2_n_0 ;
  wire \slv_rdata[13]_i_23__2_n_0 ;
  wire \slv_rdata[13]_i_24__2_n_0 ;
  wire \slv_rdata[13]_i_25__2_n_0 ;
  wire \slv_rdata[13]_i_26__2_n_0 ;
  wire \slv_rdata[13]_i_27__2_n_0 ;
  wire \slv_rdata[13]_i_28__2_n_0 ;
  wire \slv_rdata[13]_i_29__2_n_0 ;
  wire \slv_rdata[13]_i_30__2_n_0 ;
  wire \slv_rdata[13]_i_31__2_n_0 ;
  wire \slv_rdata[13]_i_32__2_n_0 ;
  wire \slv_rdata[13]_i_33__2_n_0 ;
  wire \slv_rdata[13]_i_34__2_n_0 ;
  wire \slv_rdata[13]_i_4__2_n_0 ;
  wire \slv_rdata[13]_i_5__2_n_0 ;
  wire \slv_rdata[13]_i_6__2_n_0 ;
  wire \slv_rdata[14]_i_19__2_n_0 ;
  wire \slv_rdata[14]_i_20__2_n_0 ;
  wire \slv_rdata[14]_i_21__2_n_0 ;
  wire \slv_rdata[14]_i_22__2_n_0 ;
  wire \slv_rdata[14]_i_23__2_n_0 ;
  wire \slv_rdata[14]_i_24__2_n_0 ;
  wire \slv_rdata[14]_i_25__2_n_0 ;
  wire \slv_rdata[14]_i_26__2_n_0 ;
  wire \slv_rdata[14]_i_27__2_n_0 ;
  wire \slv_rdata[14]_i_28__2_n_0 ;
  wire \slv_rdata[14]_i_29__2_n_0 ;
  wire \slv_rdata[14]_i_30__2_n_0 ;
  wire \slv_rdata[14]_i_31__2_n_0 ;
  wire \slv_rdata[14]_i_32__2_n_0 ;
  wire \slv_rdata[14]_i_33__2_n_0 ;
  wire \slv_rdata[14]_i_34__2_n_0 ;
  wire \slv_rdata[14]_i_4__2_n_0 ;
  wire \slv_rdata[14]_i_5__2_n_0 ;
  wire \slv_rdata[14]_i_6__2_n_0 ;
  wire \slv_rdata[15]_i_19__1_n_0 ;
  wire \slv_rdata[15]_i_20__1_n_0 ;
  wire \slv_rdata[15]_i_21__2_n_0 ;
  wire \slv_rdata[15]_i_22__2_n_0 ;
  wire \slv_rdata[15]_i_23__2_n_0 ;
  wire \slv_rdata[15]_i_24__2_n_0 ;
  wire \slv_rdata[15]_i_25__2_n_0 ;
  wire \slv_rdata[15]_i_26__2_n_0 ;
  wire \slv_rdata[15]_i_27__2_n_0 ;
  wire \slv_rdata[15]_i_28__2_n_0 ;
  wire \slv_rdata[15]_i_29__2_n_0 ;
  wire \slv_rdata[15]_i_2__1_0 ;
  wire \slv_rdata[15]_i_30__2_n_0 ;
  wire \slv_rdata[15]_i_31__2_n_0 ;
  wire \slv_rdata[15]_i_32__2_n_0 ;
  wire \slv_rdata[15]_i_33__2_n_0 ;
  wire \slv_rdata[15]_i_34__2_n_0 ;
  wire \slv_rdata[15]_i_4__2_n_0 ;
  wire \slv_rdata[15]_i_5__1_n_0 ;
  wire \slv_rdata[15]_i_6__2_n_0 ;
  wire \slv_rdata[1]_i_14__2_n_0 ;
  wire \slv_rdata[1]_i_15__2_n_0 ;
  wire \slv_rdata[1]_i_16__2_n_0 ;
  wire \slv_rdata[1]_i_17__2_n_0 ;
  wire \slv_rdata[1]_i_1__2_n_0 ;
  wire \slv_rdata[1]_i_26__2_n_0 ;
  wire \slv_rdata[1]_i_27__2_n_0 ;
  wire \slv_rdata[1]_i_28__2_n_0 ;
  wire \slv_rdata[1]_i_29__2_n_0 ;
  wire \slv_rdata[1]_i_30__2_n_0 ;
  wire \slv_rdata[1]_i_31__2_n_0 ;
  wire \slv_rdata[1]_i_32__2_n_0 ;
  wire \slv_rdata[1]_i_33__2_n_0 ;
  wire \slv_rdata[1]_i_34__2_n_0 ;
  wire \slv_rdata[1]_i_35__2_n_0 ;
  wire \slv_rdata[1]_i_36__2_n_0 ;
  wire \slv_rdata[1]_i_37__2_n_0 ;
  wire \slv_rdata[1]_i_38__2_n_0 ;
  wire \slv_rdata[1]_i_39__2_n_0 ;
  wire \slv_rdata[1]_i_3__2_n_0 ;
  wire \slv_rdata[1]_i_40__2_n_0 ;
  wire \slv_rdata[1]_i_41__2_n_0 ;
  wire \slv_rdata[1]_i_4__2_n_0 ;
  wire \slv_rdata[1]_i_7__2_n_0 ;
  wire \slv_rdata[1]_i_8__2_n_0 ;
  wire \slv_rdata[1]_i_9__2_n_0 ;
  wire \slv_rdata[2]_i_14__1_n_0 ;
  wire \slv_rdata[2]_i_15__2_n_0 ;
  wire \slv_rdata[2]_i_16__2_n_0 ;
  wire \slv_rdata[2]_i_17__2_n_0 ;
  wire \slv_rdata[2]_i_1__2_n_0 ;
  wire \slv_rdata[2]_i_26__1_n_0 ;
  wire \slv_rdata[2]_i_27__2_n_0 ;
  wire \slv_rdata[2]_i_28__2_n_0 ;
  wire \slv_rdata[2]_i_29__2_n_0 ;
  wire \slv_rdata[2]_i_30__2_n_0 ;
  wire \slv_rdata[2]_i_31__2_n_0 ;
  wire \slv_rdata[2]_i_32__2_n_0 ;
  wire \slv_rdata[2]_i_33__2_n_0 ;
  wire \slv_rdata[2]_i_34__2_n_0 ;
  wire \slv_rdata[2]_i_35__2_n_0 ;
  wire \slv_rdata[2]_i_36__2_n_0 ;
  wire \slv_rdata[2]_i_37__2_n_0 ;
  wire \slv_rdata[2]_i_38__2_n_0 ;
  wire \slv_rdata[2]_i_39__2_n_0 ;
  wire \slv_rdata[2]_i_3__2_n_0 ;
  wire \slv_rdata[2]_i_40__2_n_0 ;
  wire \slv_rdata[2]_i_41__2_n_0 ;
  wire \slv_rdata[2]_i_4__1_n_0 ;
  wire \slv_rdata[2]_i_7__1_n_0 ;
  wire \slv_rdata[2]_i_8__2_n_0 ;
  wire \slv_rdata[2]_i_9__2_n_0 ;
  wire \slv_rdata[3]_i_21__2_n_0 ;
  wire \slv_rdata[3]_i_22__2_n_0 ;
  wire \slv_rdata[3]_i_23__2_n_0 ;
  wire \slv_rdata[3]_i_24__2_n_0 ;
  wire \slv_rdata[3]_i_25__2_n_0 ;
  wire \slv_rdata[3]_i_26__2_n_0 ;
  wire \slv_rdata[3]_i_27__2_n_0 ;
  wire \slv_rdata[3]_i_28__2_n_0 ;
  wire \slv_rdata[3]_i_29__2_n_0 ;
  wire \slv_rdata[3]_i_30__2_n_0 ;
  wire \slv_rdata[3]_i_31__2_n_0 ;
  wire \slv_rdata[3]_i_32__2_n_0 ;
  wire \slv_rdata[3]_i_33__2_n_0 ;
  wire \slv_rdata[3]_i_34__2_n_0 ;
  wire \slv_rdata[3]_i_35__2_n_0 ;
  wire \slv_rdata[3]_i_36__2_n_0 ;
  wire \slv_rdata[3]_i_37__2_n_0 ;
  wire \slv_rdata[3]_i_38__2_n_0 ;
  wire \slv_rdata[3]_i_39__2_n_0 ;
  wire \slv_rdata[3]_i_40__2_n_0 ;
  wire \slv_rdata[3]_i_4__2_n_0 ;
  wire \slv_rdata[3]_i_5__2_n_0 ;
  wire \slv_rdata[4]_i_11__2_n_0 ;
  wire \slv_rdata[4]_i_12__2_n_0 ;
  wire \slv_rdata[4]_i_13__2_n_0 ;
  wire \slv_rdata[4]_i_22__2_n_0 ;
  wire \slv_rdata[4]_i_23__2_n_0 ;
  wire \slv_rdata[4]_i_24__2_n_0 ;
  wire \slv_rdata[4]_i_25__2_n_0 ;
  wire \slv_rdata[4]_i_26__2_n_0 ;
  wire \slv_rdata[4]_i_27__2_n_0 ;
  wire \slv_rdata[4]_i_28__2_n_0 ;
  wire \slv_rdata[4]_i_29__2_n_0 ;
  wire \slv_rdata[4]_i_30__2_n_0 ;
  wire \slv_rdata[4]_i_31__2_n_0 ;
  wire \slv_rdata[4]_i_32__2_n_0 ;
  wire \slv_rdata[4]_i_33__2_n_0 ;
  wire \slv_rdata[4]_i_34__2_n_0 ;
  wire \slv_rdata[4]_i_35__2_n_0 ;
  wire \slv_rdata[4]_i_36__2_n_0 ;
  wire \slv_rdata[4]_i_37__2_n_0 ;
  wire \slv_rdata[4]_i_4__2_n_0 ;
  wire \slv_rdata[4]_i_5__2_n_0 ;
  wire \slv_rdata[4]_i_6__2_n_0 ;
  wire \slv_rdata[5]_i_11__2_n_0 ;
  wire \slv_rdata[5]_i_12__2_n_0 ;
  wire \slv_rdata[5]_i_13__2_n_0 ;
  wire \slv_rdata[5]_i_22__2_n_0 ;
  wire \slv_rdata[5]_i_23__2_n_0 ;
  wire \slv_rdata[5]_i_24__2_n_0 ;
  wire \slv_rdata[5]_i_25__2_n_0 ;
  wire \slv_rdata[5]_i_26__2_n_0 ;
  wire \slv_rdata[5]_i_27__2_n_0 ;
  wire \slv_rdata[5]_i_28__2_n_0 ;
  wire \slv_rdata[5]_i_29__2_n_0 ;
  wire \slv_rdata[5]_i_30__2_n_0 ;
  wire \slv_rdata[5]_i_31__2_n_0 ;
  wire \slv_rdata[5]_i_32__2_n_0 ;
  wire \slv_rdata[5]_i_33__2_n_0 ;
  wire \slv_rdata[5]_i_34__2_n_0 ;
  wire \slv_rdata[5]_i_35__2_n_0 ;
  wire \slv_rdata[5]_i_36__2_n_0 ;
  wire \slv_rdata[5]_i_37__2_n_0 ;
  wire \slv_rdata[5]_i_4__2_n_0 ;
  wire \slv_rdata[5]_i_5__2_n_0 ;
  wire \slv_rdata[5]_i_6__2_n_0 ;
  wire \slv_rdata[6]_i_11__2_n_0 ;
  wire \slv_rdata[6]_i_12__2_n_0 ;
  wire \slv_rdata[6]_i_13__2_n_0 ;
  wire \slv_rdata[6]_i_22__2_n_0 ;
  wire \slv_rdata[6]_i_23__2_n_0 ;
  wire \slv_rdata[6]_i_24__2_n_0 ;
  wire \slv_rdata[6]_i_25__2_n_0 ;
  wire \slv_rdata[6]_i_26__2_n_0 ;
  wire \slv_rdata[6]_i_27__2_n_0 ;
  wire \slv_rdata[6]_i_28__2_n_0 ;
  wire \slv_rdata[6]_i_29__2_n_0 ;
  wire \slv_rdata[6]_i_30__2_n_0 ;
  wire \slv_rdata[6]_i_31__2_n_0 ;
  wire \slv_rdata[6]_i_32__2_n_0 ;
  wire \slv_rdata[6]_i_33__2_n_0 ;
  wire \slv_rdata[6]_i_34__2_n_0 ;
  wire \slv_rdata[6]_i_35__2_n_0 ;
  wire \slv_rdata[6]_i_36__2_n_0 ;
  wire \slv_rdata[6]_i_37__2_n_0 ;
  wire \slv_rdata[6]_i_4__2_n_0 ;
  wire \slv_rdata[6]_i_5__2_n_0 ;
  wire \slv_rdata[6]_i_6__2_n_0 ;
  wire \slv_rdata[7]_i_11__2_n_0 ;
  wire \slv_rdata[7]_i_12__2_n_0 ;
  wire \slv_rdata[7]_i_21__2_n_0 ;
  wire \slv_rdata[7]_i_22__2_n_0 ;
  wire \slv_rdata[7]_i_23__2_n_0 ;
  wire \slv_rdata[7]_i_24__2_n_0 ;
  wire \slv_rdata[7]_i_25__2_n_0 ;
  wire \slv_rdata[7]_i_26__2_n_0 ;
  wire \slv_rdata[7]_i_27__2_n_0 ;
  wire \slv_rdata[7]_i_28__2_n_0 ;
  wire \slv_rdata[7]_i_29__2_n_0 ;
  wire \slv_rdata[7]_i_30__2_n_0 ;
  wire \slv_rdata[7]_i_31__2_n_0 ;
  wire \slv_rdata[7]_i_32__2_n_0 ;
  wire \slv_rdata[7]_i_33__2_n_0 ;
  wire \slv_rdata[7]_i_34__2_n_0 ;
  wire \slv_rdata[7]_i_35__2_n_0 ;
  wire \slv_rdata[7]_i_36__2_n_0 ;
  wire \slv_rdata[7]_i_4__2_n_0 ;
  wire \slv_rdata[7]_i_5__2_n_0 ;
  wire \slv_rdata[7]_i_6__2_n_0 ;
  wire \slv_rdata[8]_i_19__2_n_0 ;
  wire \slv_rdata[8]_i_20__2_n_0 ;
  wire \slv_rdata[8]_i_21__2_n_0 ;
  wire \slv_rdata[8]_i_22__2_n_0 ;
  wire \slv_rdata[8]_i_23__2_n_0 ;
  wire \slv_rdata[8]_i_24__2_n_0 ;
  wire \slv_rdata[8]_i_25__2_n_0 ;
  wire \slv_rdata[8]_i_26__2_n_0 ;
  wire \slv_rdata[8]_i_27__2_n_0 ;
  wire \slv_rdata[8]_i_28__2_n_0 ;
  wire \slv_rdata[8]_i_29__2_n_0 ;
  wire \slv_rdata[8]_i_30__2_n_0 ;
  wire \slv_rdata[8]_i_31__2_n_0 ;
  wire \slv_rdata[8]_i_32__2_n_0 ;
  wire \slv_rdata[8]_i_33__2_n_0 ;
  wire \slv_rdata[8]_i_34__2_n_0 ;
  wire \slv_rdata[8]_i_4__2_n_0 ;
  wire \slv_rdata[8]_i_5__2_n_0 ;
  wire \slv_rdata[8]_i_6__2_n_0 ;
  wire \slv_rdata[9]_i_19__2_n_0 ;
  wire \slv_rdata[9]_i_20__2_n_0 ;
  wire \slv_rdata[9]_i_21__2_n_0 ;
  wire \slv_rdata[9]_i_22__2_n_0 ;
  wire \slv_rdata[9]_i_23__2_n_0 ;
  wire \slv_rdata[9]_i_24__2_n_0 ;
  wire \slv_rdata[9]_i_25__2_n_0 ;
  wire \slv_rdata[9]_i_26__2_n_0 ;
  wire \slv_rdata[9]_i_27__2_n_0 ;
  wire \slv_rdata[9]_i_28__2_n_0 ;
  wire \slv_rdata[9]_i_29__2_n_0 ;
  wire \slv_rdata[9]_i_30__2_n_0 ;
  wire \slv_rdata[9]_i_31__2_n_0 ;
  wire \slv_rdata[9]_i_32__2_n_0 ;
  wire \slv_rdata[9]_i_33__2_n_0 ;
  wire \slv_rdata[9]_i_34__2_n_0 ;
  wire \slv_rdata[9]_i_4__2_n_0 ;
  wire \slv_rdata[9]_i_5__2_n_0 ;
  wire \slv_rdata[9]_i_6__2_n_0 ;
  wire \slv_rdata_reg[0]_0 ;
  wire \slv_rdata_reg[0]_i_10__2_n_0 ;
  wire \slv_rdata_reg[0]_i_11__2_n_0 ;
  wire \slv_rdata_reg[0]_i_12__2_n_0 ;
  wire \slv_rdata_reg[0]_i_13__2_n_0 ;
  wire \slv_rdata_reg[0]_i_18__2_n_0 ;
  wire \slv_rdata_reg[0]_i_19__2_n_0 ;
  wire \slv_rdata_reg[0]_i_20__2_n_0 ;
  wire \slv_rdata_reg[0]_i_21__2_n_0 ;
  wire \slv_rdata_reg[0]_i_22__2_n_0 ;
  wire \slv_rdata_reg[0]_i_23__2_n_0 ;
  wire \slv_rdata_reg[0]_i_24__2_0 ;
  wire \slv_rdata_reg[0]_i_24__2_n_0 ;
  wire \slv_rdata_reg[0]_i_25__2_n_0 ;
  wire \slv_rdata_reg[0]_i_2__2_n_0 ;
  wire \slv_rdata_reg[0]_i_5__2_0 ;
  wire \slv_rdata_reg[0]_i_5__2_1 ;
  wire \slv_rdata_reg[0]_i_5__2_n_0 ;
  wire \slv_rdata_reg[0]_i_6__2_n_0 ;
  wire \slv_rdata_reg[10]_0 ;
  wire \slv_rdata_reg[10]_i_10__2_n_0 ;
  wire \slv_rdata_reg[10]_i_11__2_n_0 ;
  wire \slv_rdata_reg[10]_i_12__2_n_0 ;
  wire \slv_rdata_reg[10]_i_13__2_n_0 ;
  wire \slv_rdata_reg[10]_i_14__2_n_0 ;
  wire \slv_rdata_reg[10]_i_15__2_n_0 ;
  wire \slv_rdata_reg[10]_i_16__2_n_0 ;
  wire \slv_rdata_reg[10]_i_17__2_n_0 ;
  wire \slv_rdata_reg[10]_i_18__2_n_0 ;
  wire \slv_rdata_reg[10]_i_7__2_n_0 ;
  wire \slv_rdata_reg[10]_i_8__2_n_0 ;
  wire \slv_rdata_reg[10]_i_9__2_n_0 ;
  wire \slv_rdata_reg[11]_0 ;
  wire \slv_rdata_reg[11]_i_10__2_n_0 ;
  wire \slv_rdata_reg[11]_i_11__2_n_0 ;
  wire \slv_rdata_reg[11]_i_12__2_n_0 ;
  wire \slv_rdata_reg[11]_i_13__2_n_0 ;
  wire \slv_rdata_reg[11]_i_14__2_n_0 ;
  wire \slv_rdata_reg[11]_i_15__2_n_0 ;
  wire \slv_rdata_reg[11]_i_16__2_n_0 ;
  wire \slv_rdata_reg[11]_i_17__2_n_0 ;
  wire \slv_rdata_reg[11]_i_18__2_n_0 ;
  wire \slv_rdata_reg[11]_i_7__2_n_0 ;
  wire \slv_rdata_reg[11]_i_8__2_n_0 ;
  wire \slv_rdata_reg[11]_i_9__2_n_0 ;
  wire \slv_rdata_reg[12]_0 ;
  wire \slv_rdata_reg[12]_i_10__2_n_0 ;
  wire \slv_rdata_reg[12]_i_11__2_n_0 ;
  wire \slv_rdata_reg[12]_i_12__2_n_0 ;
  wire \slv_rdata_reg[12]_i_13__2_n_0 ;
  wire \slv_rdata_reg[12]_i_14__2_n_0 ;
  wire \slv_rdata_reg[12]_i_15__2_n_0 ;
  wire \slv_rdata_reg[12]_i_16__2_n_0 ;
  wire \slv_rdata_reg[12]_i_17__2_n_0 ;
  wire \slv_rdata_reg[12]_i_18__2_n_0 ;
  wire \slv_rdata_reg[12]_i_7__2_n_0 ;
  wire \slv_rdata_reg[12]_i_8__2_n_0 ;
  wire \slv_rdata_reg[12]_i_9__2_n_0 ;
  wire \slv_rdata_reg[13]_0 ;
  wire \slv_rdata_reg[13]_i_10__2_n_0 ;
  wire \slv_rdata_reg[13]_i_11__2_n_0 ;
  wire \slv_rdata_reg[13]_i_12__2_n_0 ;
  wire \slv_rdata_reg[13]_i_13__2_n_0 ;
  wire \slv_rdata_reg[13]_i_14__2_n_0 ;
  wire \slv_rdata_reg[13]_i_15__2_0 ;
  wire \slv_rdata_reg[13]_i_15__2_n_0 ;
  wire \slv_rdata_reg[13]_i_16__2_n_0 ;
  wire \slv_rdata_reg[13]_i_17__2_n_0 ;
  wire \slv_rdata_reg[13]_i_18__2_n_0 ;
  wire \slv_rdata_reg[13]_i_7__2_n_0 ;
  wire \slv_rdata_reg[13]_i_8__2_n_0 ;
  wire \slv_rdata_reg[13]_i_9__2_n_0 ;
  wire \slv_rdata_reg[14]_0 ;
  wire \slv_rdata_reg[14]_i_10__2_n_0 ;
  wire \slv_rdata_reg[14]_i_11__2_n_0 ;
  wire \slv_rdata_reg[14]_i_12__2_n_0 ;
  wire \slv_rdata_reg[14]_i_13__2_n_0 ;
  wire \slv_rdata_reg[14]_i_14__2_n_0 ;
  wire \slv_rdata_reg[14]_i_15__2_n_0 ;
  wire \slv_rdata_reg[14]_i_16__2_n_0 ;
  wire \slv_rdata_reg[14]_i_17__2_n_0 ;
  wire \slv_rdata_reg[14]_i_18__2_n_0 ;
  wire \slv_rdata_reg[14]_i_7__2_n_0 ;
  wire \slv_rdata_reg[14]_i_8__2_n_0 ;
  wire \slv_rdata_reg[14]_i_9__2_n_0 ;
  wire \slv_rdata_reg[15]_0 ;
  wire \slv_rdata_reg[15]_i_10__2_n_0 ;
  wire \slv_rdata_reg[15]_i_11__2_n_0 ;
  wire \slv_rdata_reg[15]_i_12__2_0 ;
  wire \slv_rdata_reg[15]_i_12__2_1 ;
  wire \slv_rdata_reg[15]_i_12__2_n_0 ;
  wire \slv_rdata_reg[15]_i_13__2_n_0 ;
  wire \slv_rdata_reg[15]_i_14__2_n_0 ;
  wire \slv_rdata_reg[15]_i_15__2_0 ;
  wire \slv_rdata_reg[15]_i_15__2_n_0 ;
  wire \slv_rdata_reg[15]_i_16__2_n_0 ;
  wire \slv_rdata_reg[15]_i_17__2_n_0 ;
  wire \slv_rdata_reg[15]_i_18__2_n_0 ;
  wire \slv_rdata_reg[15]_i_7__1_n_0 ;
  wire \slv_rdata_reg[15]_i_8__1_n_0 ;
  wire \slv_rdata_reg[15]_i_9__2_n_0 ;
  wire \slv_rdata_reg[1]_i_10__2_n_0 ;
  wire \slv_rdata_reg[1]_i_11__2_n_0 ;
  wire \slv_rdata_reg[1]_i_12__2_n_0 ;
  wire \slv_rdata_reg[1]_i_13__2_n_0 ;
  wire \slv_rdata_reg[1]_i_18__2_n_0 ;
  wire \slv_rdata_reg[1]_i_19__2_n_0 ;
  wire \slv_rdata_reg[1]_i_20__2_n_0 ;
  wire \slv_rdata_reg[1]_i_21__2_n_0 ;
  wire \slv_rdata_reg[1]_i_22__2_n_0 ;
  wire \slv_rdata_reg[1]_i_23__2_n_0 ;
  wire \slv_rdata_reg[1]_i_24__2_n_0 ;
  wire \slv_rdata_reg[1]_i_25__2_n_0 ;
  wire \slv_rdata_reg[1]_i_2__2_n_0 ;
  wire \slv_rdata_reg[1]_i_5__2_n_0 ;
  wire \slv_rdata_reg[1]_i_6__2_n_0 ;
  wire \slv_rdata_reg[2]_0 ;
  wire \slv_rdata_reg[2]_1 ;
  wire \slv_rdata_reg[2]_i_10__1_n_0 ;
  wire \slv_rdata_reg[2]_i_11__2_n_0 ;
  wire \slv_rdata_reg[2]_i_12__2_n_0 ;
  wire \slv_rdata_reg[2]_i_13__2_n_0 ;
  wire \slv_rdata_reg[2]_i_18__1_n_0 ;
  wire \slv_rdata_reg[2]_i_19__2_n_0 ;
  wire \slv_rdata_reg[2]_i_20__2_n_0 ;
  wire \slv_rdata_reg[2]_i_21__2_n_0 ;
  wire \slv_rdata_reg[2]_i_22__2_n_0 ;
  wire \slv_rdata_reg[2]_i_23__2_n_0 ;
  wire \slv_rdata_reg[2]_i_24__2_n_0 ;
  wire \slv_rdata_reg[2]_i_25__2_n_0 ;
  wire \slv_rdata_reg[2]_i_2__2_n_0 ;
  wire \slv_rdata_reg[2]_i_5__1_n_0 ;
  wire \slv_rdata_reg[2]_i_6__2_n_0 ;
  wire \slv_rdata_reg[3]_0 ;
  wire \slv_rdata_reg[3]_i_10__2_n_0 ;
  wire \slv_rdata_reg[3]_i_11__2_n_0 ;
  wire \slv_rdata_reg[3]_i_12__2_n_0 ;
  wire \slv_rdata_reg[3]_i_13__2_n_0 ;
  wire \slv_rdata_reg[3]_i_14__2_n_0 ;
  wire \slv_rdata_reg[3]_i_15__2_n_0 ;
  wire \slv_rdata_reg[3]_i_16__2_n_0 ;
  wire \slv_rdata_reg[3]_i_17__2_n_0 ;
  wire \slv_rdata_reg[3]_i_18__2_n_0 ;
  wire \slv_rdata_reg[3]_i_19__2_n_0 ;
  wire \slv_rdata_reg[3]_i_20__2_n_0 ;
  wire \slv_rdata_reg[3]_i_6__2_n_0 ;
  wire \slv_rdata_reg[3]_i_7__2_n_0 ;
  wire \slv_rdata_reg[3]_i_8__2_n_0 ;
  wire \slv_rdata_reg[3]_i_9__2_n_0 ;
  wire \slv_rdata_reg[4]_0 ;
  wire \slv_rdata_reg[4]_i_10__2_n_0 ;
  wire \slv_rdata_reg[4]_i_14__2_n_0 ;
  wire \slv_rdata_reg[4]_i_15__2_n_0 ;
  wire \slv_rdata_reg[4]_i_16__2_n_0 ;
  wire \slv_rdata_reg[4]_i_17__2_n_0 ;
  wire \slv_rdata_reg[4]_i_18__2_n_0 ;
  wire \slv_rdata_reg[4]_i_19__2_n_0 ;
  wire \slv_rdata_reg[4]_i_20__2_n_0 ;
  wire \slv_rdata_reg[4]_i_21__2_n_0 ;
  wire \slv_rdata_reg[4]_i_7__2_n_0 ;
  wire \slv_rdata_reg[4]_i_8__2_n_0 ;
  wire \slv_rdata_reg[4]_i_9__2_n_0 ;
  wire \slv_rdata_reg[5]_0 ;
  wire \slv_rdata_reg[5]_1 ;
  wire \slv_rdata_reg[5]_i_10__2_n_0 ;
  wire \slv_rdata_reg[5]_i_14__2_n_0 ;
  wire \slv_rdata_reg[5]_i_15__2_n_0 ;
  wire \slv_rdata_reg[5]_i_16__2_n_0 ;
  wire \slv_rdata_reg[5]_i_17__2_n_0 ;
  wire \slv_rdata_reg[5]_i_18__2_n_0 ;
  wire \slv_rdata_reg[5]_i_19__2_n_0 ;
  wire \slv_rdata_reg[5]_i_20__2_n_0 ;
  wire \slv_rdata_reg[5]_i_21__2_n_0 ;
  wire \slv_rdata_reg[5]_i_7__2_n_0 ;
  wire \slv_rdata_reg[5]_i_8__2_n_0 ;
  wire \slv_rdata_reg[5]_i_9__2_n_0 ;
  wire \slv_rdata_reg[6]_0 ;
  wire \slv_rdata_reg[6]_1 ;
  wire \slv_rdata_reg[6]_i_10__2_n_0 ;
  wire \slv_rdata_reg[6]_i_14__2_n_0 ;
  wire \slv_rdata_reg[6]_i_15__2_n_0 ;
  wire \slv_rdata_reg[6]_i_16__2_n_0 ;
  wire \slv_rdata_reg[6]_i_17__2_n_0 ;
  wire \slv_rdata_reg[6]_i_18__2_n_0 ;
  wire \slv_rdata_reg[6]_i_19__2_n_0 ;
  wire \slv_rdata_reg[6]_i_20__2_n_0 ;
  wire \slv_rdata_reg[6]_i_21__2_n_0 ;
  wire \slv_rdata_reg[6]_i_7__2_n_0 ;
  wire \slv_rdata_reg[6]_i_8__2_n_0 ;
  wire \slv_rdata_reg[6]_i_9__2_n_0 ;
  wire \slv_rdata_reg[7]_0 ;
  wire \slv_rdata_reg[7]_1 ;
  wire \slv_rdata_reg[7]_i_10__2_n_0 ;
  wire \slv_rdata_reg[7]_i_13__2_0 ;
  wire \slv_rdata_reg[7]_i_13__2_n_0 ;
  wire \slv_rdata_reg[7]_i_14__2_n_0 ;
  wire \slv_rdata_reg[7]_i_15__2_n_0 ;
  wire \slv_rdata_reg[7]_i_16__2_n_0 ;
  wire \slv_rdata_reg[7]_i_17__2_n_0 ;
  wire \slv_rdata_reg[7]_i_18__2_n_0 ;
  wire \slv_rdata_reg[7]_i_19__2_n_0 ;
  wire \slv_rdata_reg[7]_i_20__2_n_0 ;
  wire \slv_rdata_reg[7]_i_7__2_n_0 ;
  wire \slv_rdata_reg[7]_i_8__2_n_0 ;
  wire \slv_rdata_reg[7]_i_9__2_n_0 ;
  wire \slv_rdata_reg[8]_0 ;
  wire \slv_rdata_reg[8]_1 ;
  wire \slv_rdata_reg[8]_i_10__2_n_0 ;
  wire \slv_rdata_reg[8]_i_11__2_n_0 ;
  wire \slv_rdata_reg[8]_i_12__2_n_0 ;
  wire \slv_rdata_reg[8]_i_13__2_n_0 ;
  wire \slv_rdata_reg[8]_i_14__2_n_0 ;
  wire \slv_rdata_reg[8]_i_15__2_n_0 ;
  wire \slv_rdata_reg[8]_i_16__2_n_0 ;
  wire \slv_rdata_reg[8]_i_17__2_n_0 ;
  wire \slv_rdata_reg[8]_i_18__2_n_0 ;
  wire \slv_rdata_reg[8]_i_7__2_n_0 ;
  wire \slv_rdata_reg[8]_i_8__2_n_0 ;
  wire \slv_rdata_reg[8]_i_9__2_n_0 ;
  wire \slv_rdata_reg[9]_0 ;
  wire \slv_rdata_reg[9]_i_10__2_n_0 ;
  wire \slv_rdata_reg[9]_i_11__2_n_0 ;
  wire \slv_rdata_reg[9]_i_12__2_n_0 ;
  wire \slv_rdata_reg[9]_i_13__2_n_0 ;
  wire \slv_rdata_reg[9]_i_14__2_n_0 ;
  wire \slv_rdata_reg[9]_i_15__2_n_0 ;
  wire \slv_rdata_reg[9]_i_16__2_n_0 ;
  wire \slv_rdata_reg[9]_i_17__2_n_0 ;
  wire \slv_rdata_reg[9]_i_18__2_n_0 ;
  wire \slv_rdata_reg[9]_i_7__2_n_0 ;
  wire \slv_rdata_reg[9]_i_8__2_n_0 ;
  wire \slv_rdata_reg[9]_i_9__2_n_0 ;
  wire slv_rden_r;
  wire slv_rden_r_0;
  wire [6:0]slv_wdata_r_internal;
  wire \slv_wdata_r_internal_reg_n_0_[10] ;
  wire \slv_wdata_r_internal_reg_n_0_[11] ;
  wire \slv_wdata_r_internal_reg_n_0_[12] ;
  wire \slv_wdata_r_internal_reg_n_0_[13] ;
  wire \slv_wdata_r_internal_reg_n_0_[14] ;
  wire \slv_wdata_r_internal_reg_n_0_[15] ;
  wire \slv_wdata_r_internal_reg_n_0_[7] ;
  wire \slv_wdata_r_internal_reg_n_0_[8] ;
  wire \slv_wdata_r_internal_reg_n_0_[9] ;
  wire slv_wren_clk2;
  wire slv_wren_done_pulse;
  wire slv_wren_done_pulse_1;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen clk2clk_handshake_pulse_gen_i
       (.E(clk2clk_handshake_pulse_gen_i_n_3),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .\axi_bresp[1]_i_2 (\axi_bresp[1]_i_2 ),
        .bank_write_done(bank_write_done),
        .clk2_valid_pulse_reg_0(slv_wren_clk2),
        .clk2_valid_pulse_reg_1(clk2clk_handshake_pulse_gen_i_n_4),
        .clk2_valid_pulse_reg_10(clk2clk_handshake_pulse_gen_i_n_13),
        .clk2_valid_pulse_reg_11(clk2clk_handshake_pulse_gen_i_n_14),
        .clk2_valid_pulse_reg_12(clk2clk_handshake_pulse_gen_i_n_15),
        .clk2_valid_pulse_reg_13(clk2clk_handshake_pulse_gen_i_n_16),
        .clk2_valid_pulse_reg_14(clk2clk_handshake_pulse_gen_i_n_17),
        .clk2_valid_pulse_reg_15(clk2clk_handshake_pulse_gen_i_n_18),
        .clk2_valid_pulse_reg_16(clk2clk_handshake_pulse_gen_i_n_19),
        .clk2_valid_pulse_reg_17(clk2clk_handshake_pulse_gen_i_n_20),
        .clk2_valid_pulse_reg_18(clk2clk_handshake_pulse_gen_i_n_21),
        .clk2_valid_pulse_reg_2(clk2clk_handshake_pulse_gen_i_n_5),
        .clk2_valid_pulse_reg_3(clk2clk_handshake_pulse_gen_i_n_6),
        .clk2_valid_pulse_reg_4(clk2clk_handshake_pulse_gen_i_n_7),
        .clk2_valid_pulse_reg_5(clk2clk_handshake_pulse_gen_i_n_8),
        .clk2_valid_pulse_reg_6(clk2clk_handshake_pulse_gen_i_n_9),
        .clk2_valid_pulse_reg_7(clk2clk_handshake_pulse_gen_i_n_10),
        .clk2_valid_pulse_reg_8(clk2clk_handshake_pulse_gen_i_n_11),
        .clk2_valid_pulse_reg_9(clk2clk_handshake_pulse_gen_i_n_12),
        .dac30_dg_enable_01(dac30_dg_enable_01),
        .\dac31_dg_control_0_reg[7] (\dac31_dg_control_0_reg[7]_0 ),
        .\dac31_dg_control_0_reg[7]_0 (\dac31_dg_control_0_reg_n_0_[7] ),
        .\dac31_dg_enable_0_reg[0] (\dac31_dg_enable_0_reg[0]_0 ),
        .\dac31_dg_i_value_0_reg[15] (\dac31_dg_i_value_0_reg[15]_0 ),
        .\dac31_dg_inc_0_reg[6] (\dac31_dg_inc_0_reg[6]_0 ),
        .\dac31_dg_init_0_0_reg[0] (\dac31_dg_init_0_0_reg[0]_0 ),
        .\dac31_dg_init_10_0_reg[0] (\dac31_dg_init_10_0_reg[0]_0 ),
        .\dac31_dg_init_11_0_reg[0] (\dac31_dg_init_11_0_reg[0]_0 ),
        .\dac31_dg_init_12_0_reg[0] (\dac31_dg_init_12_0_reg[0]_0 ),
        .\dac31_dg_init_13_0_reg[0] (\dac31_dg_init_13_0_reg[0]_0 ),
        .\dac31_dg_init_14_0_reg[0] (\dac31_dg_init_14_0_reg[0]_0 ),
        .\dac31_dg_init_1_0_reg[0] (\dac31_dg_init_1_0_reg[0]_0 ),
        .\dac31_dg_init_2_0_reg[0] (\dac31_dg_init_2_0_reg[0]_0 ),
        .\dac31_dg_init_3_0_reg[0] (\dac31_dg_init_3_0_reg[0]_0 ),
        .\dac31_dg_init_4_0_reg[0] (\dac31_dg_init_4_0_reg[0]_0 ),
        .\dac31_dg_init_5_0_reg[0] (\dac31_dg_init_5_0_reg[0]_0 ),
        .\dac31_dg_init_6_0_reg[0] (\dac31_dg_init_6_0_reg[0]_0 ),
        .\dac31_dg_init_8_0_reg[0] (\dac31_dg_init_8_0_reg[0]_0 ),
        .\dac31_dg_init_9_0_reg[0] (\dac31_dg_init_9_0_reg[0]_0 ),
        .\dac31_dg_mult_control_0_reg[2] (\dac31_dg_mult_control_0_reg[2]_0 ),
        .\dac31_dg_q_value_0_reg[15] (\dac31_dg_q_value_0_reg[15]_0 ),
        .\dac31_dg_type_0_reg[3] (\dac31_dg_type_0_reg[3]_0 ),
        .\dac32_dg_control_0_reg[7] (\dac32_dg_control_0_reg[7]_0 ),
        .\dac32_dg_control_0_reg[7]_0 (\dac32_dg_control_0_reg_n_0_[7] ),
        .\dac32_dg_enable_0_reg[0] (\dac32_dg_enable_0_reg[0]_0 ),
        .\dac32_dg_i_value_0_reg[15] (\dac32_dg_i_value_0_reg[15]_0 ),
        .\dac32_dg_inc_0_reg[6] (\dac32_dg_inc_0_reg[6]_0 ),
        .\dac32_dg_init_0_0_reg[0] (\dac32_dg_init_0_0_reg[0]_0 ),
        .\dac32_dg_init_10_0_reg[0] (\dac32_dg_init_10_0_reg[0]_0 ),
        .\dac32_dg_init_11_0_reg[0] (\dac32_dg_init_11_0_reg[0]_0 ),
        .\dac32_dg_init_12_0_reg[0] (\dac32_dg_init_12_0_reg[0]_0 ),
        .\dac32_dg_init_13_0_reg[0] (\dac32_dg_init_13_0_reg[0]_0 ),
        .\dac32_dg_init_14_0_reg[0] (\dac32_dg_init_14_0_reg[0]_0 ),
        .\dac32_dg_init_15_0_reg[0] (\dac32_dg_init_15_0_reg[0]_0 ),
        .\dac32_dg_init_1_0_reg[0] (\dac32_dg_init_1_0_reg[0]_0 ),
        .\dac32_dg_init_2_0_reg[0] (\dac32_dg_init_2_0_reg[0]_0 ),
        .\dac32_dg_init_3_0_reg[0] (\dac32_dg_init_3_0_reg[0]_0 ),
        .\dac32_dg_init_4_0_reg[0] (\dac32_dg_init_4_0_reg[0]_0 ),
        .\dac32_dg_init_5_0_reg[0] (\dac32_dg_init_5_0_reg[0]_0 ),
        .\dac32_dg_init_6_0_reg[0] (\dac32_dg_init_6_0_reg[0]_0 ),
        .\dac32_dg_init_7_0_reg[0] (\dac32_dg_init_7_0_reg[0]_0 ),
        .\dac32_dg_init_8_0_reg[0] (\dac32_dg_init_8_0_reg[0]_0 ),
        .\dac32_dg_init_9_0_reg[0] (\dac32_dg_init_9_0_reg[0]_0 ),
        .\dac32_dg_mult_control_0_reg[2] (\dac32_dg_mult_control_0_reg[2]_0 ),
        .\dac32_dg_q_value_0_reg[15] (\dac32_dg_q_value_0_reg[15]_0 ),
        .\dac32_dg_type_0_reg[3] (\dac32_dg_type_0_reg[3]_0 ),
        .\dac33_dg_i_value_0_reg[15] (\dac33_dg_i_value_0_reg[15]_0 ),
        .\dac33_dg_inc_0_reg[6] (\dac33_dg_inc_0_reg[6]_0 ),
        .\dac33_dg_init_0_0_reg[0] (\dac33_dg_init_0_0_reg[0]_0 ),
        .\dac33_dg_init_10_0_reg[0] (\dac33_dg_init_10_0_reg[0]_0 ),
        .\dac33_dg_init_11_0_reg[0] (\dac33_dg_init_11_0_reg[0]_0 ),
        .\dac33_dg_init_12_0_reg[0] (\dac33_dg_init_12_0_reg[0]_0 ),
        .\dac33_dg_init_13_0_reg[0] (\dac33_dg_init_13_0_reg[0]_0 ),
        .\dac33_dg_init_14_0_reg[0] (\dac33_dg_init_14_0_reg[0]_0 ),
        .\dac33_dg_init_1_0_reg[0] (\dac33_dg_init_1_0_reg[0]_0 ),
        .\dac33_dg_init_2_0_reg[0] (\dac33_dg_init_2_0_reg[0]_0 ),
        .\dac33_dg_init_3_0_reg[0] (\dac33_dg_init_3_0_reg[0]_0 ),
        .\dac33_dg_init_4_0_reg[0] (\dac33_dg_init_4_0_reg[0]_0 ),
        .\dac33_dg_init_5_0_reg[0] (\dac33_dg_init_5_0_reg[0]_0 ),
        .\dac33_dg_init_6_0_reg[0] (\dac33_dg_init_6_0_reg[0]_0 ),
        .\dac33_dg_init_7_0_reg[0] (\dac33_dg_init_7_0_reg[0]_0 ),
        .\dac33_dg_init_8_0_reg[0] (\dac33_dg_init_8_0_reg[0]_0 ),
        .\dac33_dg_init_9_0_reg[0] (\dac33_dg_init_9_0_reg[0]_0 ),
        .\dac33_dg_mult_control_0_reg[2] (\dac33_dg_mult_control_0_reg[2]_0 ),
        .\dac33_dg_q_value_0_reg[15] (\dac33_dg_q_value_0_reg[15]_0 ),
        .\dac33_dg_type_0_reg[3] (\dac33_dg_type_0_reg[3]_0 ),
        .dac3axi_map_wready(dac3axi_map_wready),
        .dac3slv_rden(dac3slv_rden),
        .dac3slv_rden_reg(clk2clk_handshake_pulse_gen_i_n_71),
        .dac_dg_slv_wren(dac_dg_slv_wren),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(p_0_in),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_rden_r),
        .slv_rden_r_0(slv_rden_r_0),
        .slv_rden_r_reg(clk2clk_handshake_pulse_gen_i_n_23),
        .slv_rden_r_reg_0(clk2clk_handshake_pulse_gen_i_n_24),
        .slv_rden_r_reg_1(clk2clk_handshake_pulse_gen_i_n_25),
        .slv_rden_r_reg_10(clk2clk_handshake_pulse_gen_i_n_34),
        .slv_rden_r_reg_11(clk2clk_handshake_pulse_gen_i_n_35),
        .slv_rden_r_reg_12(clk2clk_handshake_pulse_gen_i_n_36),
        .slv_rden_r_reg_13(clk2clk_handshake_pulse_gen_i_n_37),
        .slv_rden_r_reg_14(clk2clk_handshake_pulse_gen_i_n_38),
        .slv_rden_r_reg_15(clk2clk_handshake_pulse_gen_i_n_39),
        .slv_rden_r_reg_16(clk2clk_handshake_pulse_gen_i_n_40),
        .slv_rden_r_reg_17(clk2clk_handshake_pulse_gen_i_n_41),
        .slv_rden_r_reg_18(clk2clk_handshake_pulse_gen_i_n_42),
        .slv_rden_r_reg_19(clk2clk_handshake_pulse_gen_i_n_43),
        .slv_rden_r_reg_2(clk2clk_handshake_pulse_gen_i_n_26),
        .slv_rden_r_reg_20(clk2clk_handshake_pulse_gen_i_n_44),
        .slv_rden_r_reg_21(clk2clk_handshake_pulse_gen_i_n_45),
        .slv_rden_r_reg_22(clk2clk_handshake_pulse_gen_i_n_46),
        .slv_rden_r_reg_23(clk2clk_handshake_pulse_gen_i_n_47),
        .slv_rden_r_reg_24(clk2clk_handshake_pulse_gen_i_n_48),
        .slv_rden_r_reg_25(clk2clk_handshake_pulse_gen_i_n_49),
        .slv_rden_r_reg_26(clk2clk_handshake_pulse_gen_i_n_50),
        .slv_rden_r_reg_27(clk2clk_handshake_pulse_gen_i_n_51),
        .slv_rden_r_reg_28(clk2clk_handshake_pulse_gen_i_n_52),
        .slv_rden_r_reg_29(clk2clk_handshake_pulse_gen_i_n_53),
        .slv_rden_r_reg_3(clk2clk_handshake_pulse_gen_i_n_27),
        .slv_rden_r_reg_30(clk2clk_handshake_pulse_gen_i_n_54),
        .slv_rden_r_reg_31(clk2clk_handshake_pulse_gen_i_n_55),
        .slv_rden_r_reg_32(clk2clk_handshake_pulse_gen_i_n_56),
        .slv_rden_r_reg_33(clk2clk_handshake_pulse_gen_i_n_57),
        .slv_rden_r_reg_34(clk2clk_handshake_pulse_gen_i_n_58),
        .slv_rden_r_reg_35(clk2clk_handshake_pulse_gen_i_n_59),
        .slv_rden_r_reg_36(clk2clk_handshake_pulse_gen_i_n_60),
        .slv_rden_r_reg_37(clk2clk_handshake_pulse_gen_i_n_61),
        .slv_rden_r_reg_38(clk2clk_handshake_pulse_gen_i_n_62),
        .slv_rden_r_reg_39(clk2clk_handshake_pulse_gen_i_n_63),
        .slv_rden_r_reg_4(clk2clk_handshake_pulse_gen_i_n_28),
        .slv_rden_r_reg_40(clk2clk_handshake_pulse_gen_i_n_64),
        .slv_rden_r_reg_41(clk2clk_handshake_pulse_gen_i_n_65),
        .slv_rden_r_reg_42(clk2clk_handshake_pulse_gen_i_n_66),
        .slv_rden_r_reg_43(clk2clk_handshake_pulse_gen_i_n_67),
        .slv_rden_r_reg_44(clk2clk_handshake_pulse_gen_i_n_68),
        .slv_rden_r_reg_45(clk2clk_handshake_pulse_gen_i_n_69),
        .slv_rden_r_reg_5(clk2clk_handshake_pulse_gen_i_n_29),
        .slv_rden_r_reg_6(clk2clk_handshake_pulse_gen_i_n_30),
        .slv_rden_r_reg_7(clk2clk_handshake_pulse_gen_i_n_31),
        .slv_rden_r_reg_8(clk2clk_handshake_pulse_gen_i_n_32),
        .slv_rden_r_reg_9(clk2clk_handshake_pulse_gen_i_n_33),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .slv_wren_done_pulse_1(slv_wren_done_pulse_1),
        .src_in(slv_access_valid_hold));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac30_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .I2(\dac30_dg_control_0_reg[0]_1 ),
        .I3(\dac30_dg_control_0_reg_n_0_[7] ),
        .O(\dac30_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_control_0_reg_n_0_[0] ),
        .R(\dac30_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_control_0_reg_n_0_[1] ),
        .R(\dac30_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_control_0_reg_n_0_[2] ),
        .R(\dac30_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_control_0_reg_n_0_[3] ),
        .R(\dac30_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_control_0_reg_n_0_[4] ),
        .R(\dac30_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_control_0_reg_n_0_[5] ),
        .R(\dac30_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_control_0_reg_n_0_[6] ),
        .R(\dac30_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dac30_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac30_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[10]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[10] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[11]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[11] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[12]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[12] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[13]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[13] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[14]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[14] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[15]_i_2 
       (.I0(\slv_wdata_r_internal_reg_n_0_[15] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[8]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[8] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_i_value_0[9]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[9] ),
        .I1(s_axi_aresetn),
        .O(\dac30_dg_i_value_0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_i_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac30_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac30_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_inc_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_0_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_10_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_11_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_12_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_13_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_14_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_1_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_2_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_3_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_4_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_5_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_6_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_8_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_init_9_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac30_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_mult_control_0[0]_i_1 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[0]),
        .O(\dac30_dg_mult_control_0[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_mult_control_0[1]_i_1 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[1]),
        .O(\dac30_dg_mult_control_0[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac30_dg_mult_control_0[2]_i_2 
       (.I0(s_axi_aresetn),
        .I1(slv_wdata_r_internal[2]),
        .O(\dac30_dg_mult_control_0[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_mult_control_0_reg[0]_0 ),
        .D(\dac30_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac30_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_mult_control_0_reg[0]_0 ),
        .D(\dac30_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac30_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_mult_control_0_reg[0]_0 ),
        .D(\dac30_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac30_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac30_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac30_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac30_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_q_value_0_reg[0]_0 ),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac30_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac30_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac30_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac30_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac30_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac30_dg_type_0_reg[0]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac30_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_control_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_control_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_control_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_control_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_control_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_control_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_17),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_control_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_21),
        .Q(\dac31_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_69),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_16),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac31_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac31_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_19),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_68),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_59),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_58),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_57),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_56),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_55),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_67),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_66),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_65),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_64),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_63),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_62),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac31_dg_init_7_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_61),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_60),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac31_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac30_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac31_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac30_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac31_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_14),
        .D(\dac30_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac31_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac31_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac31_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac31_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_15),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac31_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac31_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac31_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac31_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac31_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_18),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac31_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_control_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_control_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_control_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_control_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_control_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_control_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_11),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_control_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_20),
        .Q(\dac32_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_54),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_10),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac32_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac32_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_13),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_53),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_43),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_42),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_41),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_40),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_39),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_38),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_52),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_51),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_50),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_49),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_48),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_47),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_46),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_45),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_44),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac32_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac30_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac32_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac30_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac32_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_8),
        .D(\dac30_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac32_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac32_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac32_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac32_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_9),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac32_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac32_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac32_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac32_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac32_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_12),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac32_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \dac33_dg_control_0[7]_i_1 
       (.I0(\slv_wdata_r_internal_reg_n_0_[7] ),
        .I1(s_axi_aresetn),
        .I2(\dac33_dg_control_0_reg[0]_1 ),
        .I3(\dac33_dg_control_0_reg_n_0_[7] ),
        .O(\dac33_dg_control_0[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_control_0_reg_n_0_[0] ),
        .R(\dac33_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_control_0_reg_n_0_[1] ),
        .R(\dac33_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_control_0_reg_n_0_[2] ),
        .R(\dac33_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_control_0_reg_n_0_[3] ),
        .R(\dac33_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_control_0_reg_n_0_[4] ),
        .R(\dac33_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_control_0_reg_n_0_[5] ),
        .R(\dac33_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_control_0_reg[0]_1 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_control_0_reg_n_0_[6] ),
        .R(\dac33_dg_control_0_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_control_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\dac33_dg_control_0[7]_i_1_n_0 ),
        .Q(\dac33_dg_control_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_enable_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_enable_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_enable_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_enable_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_enable_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_enable_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_enable_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_enable_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_enable_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_enable_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_i_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_i_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_i_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_i_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_i_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_i_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_i_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_i_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_5),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac33_dg_i_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dac33_dg_inc_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_inc_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_inc_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_inc_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_inc_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_inc_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_inc_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_inc_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_inc_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_inc_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_inc_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_inc_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_inc_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_7),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_inc_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_0_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_0_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_0_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_0_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_0_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_0_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_0_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_0_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_37),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_0_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_10_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_10_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_10_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_10_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_10_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_10_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_10_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_10_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_27),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_10_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_11_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_11_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_11_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_11_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_11_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_11_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_11_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_11_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_26),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_11_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_12_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_12_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_12_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_12_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_12_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_12_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_12_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_12_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_23),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_12_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_13_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_13_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_13_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_13_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_13_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_13_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_13_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_13_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_25),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_13_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_14_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_14_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_14_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_14_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_14_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_14_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_14_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_14_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_24),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_14_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_15_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_15_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_15_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_15_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_15_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_15_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_15_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_15_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(\dac33_dg_init_15_0_reg[15]_0 ),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_15_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_1_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_1_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_1_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_1_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_1_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_1_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_1_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_1_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_36),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_1_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_2_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_2_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_2_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_2_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_2_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_2_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_2_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_2_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_35),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_2_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_3_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_3_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_3_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_3_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_3_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_3_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_3_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_3_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_34),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_3_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_4_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_4_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_4_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_4_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_4_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_4_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_4_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_4_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_33),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_4_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_5_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_5_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_5_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_5_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_5_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_5_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_5_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_5_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_32),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_5_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_6_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_6_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_6_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_6_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_6_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_6_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_6_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_6_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_31),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_6_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_7_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_7_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_7_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_7_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_7_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_7_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_7_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_7_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_30),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_7_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_8_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_8_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_8_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_8_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_8_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_8_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_8_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_8_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_29),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_8_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_init_9_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[10] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[11] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[12] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[13] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[14] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[15] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_init_9_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_init_9_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_init_9_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_init_9_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_init_9_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_init_9_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[7] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[8] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_init_9_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_28),
        .D(\slv_wdata_r_internal_reg_n_0_[9] ),
        .Q(\dac33_dg_init_9_0_reg_n_0_[9] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_mult_control_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac30_dg_mult_control_0[0]_i_1_n_0 ),
        .Q(\dac33_dg_mult_control_0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_mult_control_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac30_dg_mult_control_0[1]_i_1_n_0 ),
        .Q(\dac33_dg_mult_control_0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_mult_control_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_3),
        .D(\dac30_dg_mult_control_0[2]_i_2_n_0 ),
        .Q(\dac33_dg_mult_control_0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_q_value_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[10] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[10]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[11] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[11]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[12] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[12]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[13] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[13]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[14] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[14]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[15] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[15]_i_2_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_q_value_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_q_value_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_q_value_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[4] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[4]),
        .Q(\dac33_dg_q_value_0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[5] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[5]),
        .Q(\dac33_dg_q_value_0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[6] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(slv_wdata_r_internal[6]),
        .Q(\dac33_dg_q_value_0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[7] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[7]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[8] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[8]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_q_value_0_reg[9] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_4),
        .D(\dac30_dg_i_value_0[9]_i_1_n_0 ),
        .Q(\dac33_dg_q_value_0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_type_0_reg[0] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[0]),
        .Q(\dac33_dg_type_0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_type_0_reg[1] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[1]),
        .Q(\dac33_dg_type_0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_type_0_reg[2] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[2]),
        .Q(\dac33_dg_type_0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \dac33_dg_type_0_reg[3] 
       (.C(s_axi_aclk),
        .CE(clk2clk_handshake_pulse_gen_i_n_6),
        .D(slv_wdata_r_internal[3]),
        .Q(\dac33_dg_type_0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE slv_access_valid_hold_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2clk_handshake_pulse_gen_i_n_71),
        .Q(slv_access_valid_hold),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_14__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[0] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_15__2 
       (.I0(\dac33_dg_inc_0_reg_n_0_[0] ),
        .I1(\dac32_dg_inc_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_inc_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_inc_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_16__2 
       (.I0(\dac33_dg_type_0_reg_n_0_[0] ),
        .I1(\dac32_dg_type_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_type_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_type_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_17__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[0] ),
        .I1(\dac32_dg_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_control_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[0]_i_1__2 
       (.I0(\slv_rdata_reg[0]_i_2__2_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[0]_i_3__2_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[0]_i_4__2_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_26__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_12_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_27__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_13_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_28__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_14_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_29__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_15_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_30__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_8_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_31__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_9_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_32__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_10_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_33__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_11_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_34__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_24__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_4_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_35__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_24__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_5_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_36__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_24__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_6_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_37__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_7_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_38__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_24__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_0_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_39__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_24__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_1_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_39__2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[0]_i_3__2 
       (.I0(\slv_rdata[0]_i_7__2_n_0 ),
        .I1(\slv_rdata[0]_i_8__2_n_0 ),
        .I2(\slv_rdata_reg[5]_0 ),
        .I3(\slv_rdata_reg[7]_0 ),
        .I4(\slv_rdata[0]_i_9__2_n_0 ),
        .O(\slv_rdata[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_40__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_24__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_2_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_40__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_41__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[0] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_24__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[0] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_3_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_41__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_4__2 
       (.I0(\slv_rdata_reg[0]_i_10__2_n_0 ),
        .I1(\slv_rdata_reg[0]_i_11__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[0]_i_12__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[0]_i_13__2_n_0 ),
        .O(\slv_rdata[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_7__2 
       (.I0(\dac33_dg_mult_control_0_reg_n_0_[0] ),
        .I1(\dac32_dg_mult_control_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_mult_control_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_mult_control_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_8__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[0] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[0]_i_9__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[0] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[0] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[0] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[0] ),
        .O(\slv_rdata[0]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_19__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_20__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[10]_i_2__2 
       (.I0(\slv_rdata[10]_i_4__2_n_0 ),
        .I1(\slv_rdata[10]_i_5__2_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[10]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[10] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[10] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_3__2 
       (.I0(\slv_rdata_reg[10]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[10]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[10]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[10]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[10] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[10] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[10]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[10] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[10] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[10] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[10] ),
        .O(\slv_rdata[10]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_19__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_20__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[11]_i_2__2 
       (.I0(\slv_rdata[11]_i_4__2_n_0 ),
        .I1(\slv_rdata[11]_i_5__2_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[11]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[11] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[11] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_3__2 
       (.I0(\slv_rdata_reg[11]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[11]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[11]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[11]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[11] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[11] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[11]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[11] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[11] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[11] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[11] ),
        .O(\slv_rdata[11]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_19__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_20__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[12]_i_2__2 
       (.I0(\slv_rdata[12]_i_4__2_n_0 ),
        .I1(\slv_rdata[12]_i_5__2_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[12]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[12] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[12] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_3__2 
       (.I0(\slv_rdata_reg[12]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[12]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[12]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[12]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[12] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[12] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[12]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[12] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[12] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[12] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[12] ),
        .O(\slv_rdata[12]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_19__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_20__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[13]_i_2__2 
       (.I0(\slv_rdata[13]_i_4__2_n_0 ),
        .I1(\slv_rdata[13]_i_5__2_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[13]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[13] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[13] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_3__2 
       (.I0(\slv_rdata_reg[13]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[13]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[13]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[13]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[13] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[13] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[13]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[13] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[13] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[13] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[13] ),
        .O(\slv_rdata[13]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_19__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_20__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[14]_i_2__2 
       (.I0(\slv_rdata[14]_i_4__2_n_0 ),
        .I1(\slv_rdata[14]_i_5__2_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[14]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[14] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[14] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_3__2 
       (.I0(\slv_rdata_reg[14]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[14]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[14]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[14]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[14] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[14] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[14]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[14] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[14] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[14] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[14] ),
        .O(\slv_rdata[14]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_19__1 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_20__1 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[15]_i_2__1 
       (.I0(\slv_rdata[15]_i_4__2_n_0 ),
        .I1(\slv_rdata[15]_i_5__1_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[15]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0_6 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_12__2_1 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[15] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[15] ),
        .I4(\slv_rdata_reg[15]_i_12__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_3__2 
       (.I0(\slv_rdata_reg[15]_i_7__1_n_0 ),
        .I1(\slv_rdata_reg[15]_i_8__1_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[15]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[15]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[15] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_5__1 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[15] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[15]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[15] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[15] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[15] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[15] ),
        .O(\slv_rdata[15]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_14__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[1] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_15__2 
       (.I0(\dac33_dg_inc_0_reg_n_0_[1] ),
        .I1(\dac32_dg_inc_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_inc_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_inc_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_16__2 
       (.I0(\dac33_dg_type_0_reg_n_0_[1] ),
        .I1(\dac32_dg_type_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_type_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_type_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_17__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[1] ),
        .I1(\dac32_dg_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_control_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[1]_i_1__2 
       (.I0(\slv_rdata_reg[1]_i_2__2_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[1]_i_3__2_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[1]_i_4__2_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_26__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_12_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_27__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_13_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_28__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_14_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_29__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_15_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_30__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_8_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_31__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_9_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_32__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_10_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_33__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_11_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_34__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_4_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_35__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_5_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_36__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_6_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_37__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_7_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_38__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_0_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_39__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_1_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_39__2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[1]_i_3__2 
       (.I0(\slv_rdata[1]_i_7__2_n_0 ),
        .I1(\slv_rdata[1]_i_8__2_n_0 ),
        .I2(\slv_rdata_reg[5]_0 ),
        .I3(\slv_rdata_reg[7]_0 ),
        .I4(\slv_rdata[1]_i_9__2_n_0 ),
        .O(\slv_rdata[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_40__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_2_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_40__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_41__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[1] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[1] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_3_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_41__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_4__2 
       (.I0(\slv_rdata_reg[1]_i_10__2_n_0 ),
        .I1(\slv_rdata_reg[1]_i_11__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[1]_i_12__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[1]_i_13__2_n_0 ),
        .O(\slv_rdata[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_7__2 
       (.I0(\dac33_dg_mult_control_0_reg_n_0_[1] ),
        .I1(\dac32_dg_mult_control_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_mult_control_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_mult_control_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_8__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[1] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[1]_i_9__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[1] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[1] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[1] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[1] ),
        .O(\slv_rdata[1]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_14__1 
       (.I0(\dac33_dg_enable_0_reg_n_0_[2] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_15__2 
       (.I0(\dac33_dg_inc_0_reg_n_0_[2] ),
        .I1(\dac32_dg_inc_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_inc_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_inc_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_16__2 
       (.I0(\dac33_dg_type_0_reg_n_0_[2] ),
        .I1(\dac32_dg_type_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_type_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_type_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_17__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[2] ),
        .I1(\dac32_dg_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_control_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_17__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \slv_rdata[2]_i_1__2 
       (.I0(\slv_rdata_reg[2]_i_2__2_n_0 ),
        .I1(\slv_rdata_reg[2]_0 ),
        .I2(\slv_rdata[2]_i_3__2_n_0 ),
        .I3(\slv_rdata_reg[2]_1 ),
        .I4(\slv_rdata[2]_i_4__1_n_0 ),
        .I5(Q[2]),
        .O(\slv_rdata[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_26__1 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_12_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_27__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_13_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_28__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_14_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_29__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_15_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_30__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_8_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_31__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_9_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_32__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_10_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_33__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_11_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_34__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_4_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_35__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_5_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_36__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_6_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_37__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_7_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_38__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_0_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_39__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_1_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_39__2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slv_rdata[2]_i_3__2 
       (.I0(\slv_rdata[2]_i_7__1_n_0 ),
        .I1(\slv_rdata[2]_i_8__2_n_0 ),
        .I2(\slv_rdata_reg[5]_0 ),
        .I3(\slv_rdata_reg[7]_0 ),
        .I4(\slv_rdata[2]_i_9__2_n_0 ),
        .O(\slv_rdata[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_40__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_2_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_40__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_41__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[2] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[2] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_3_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_41__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_4__1 
       (.I0(\slv_rdata_reg[2]_i_10__1_n_0 ),
        .I1(\slv_rdata_reg[2]_i_11__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[2]_i_12__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[2]_i_13__2_n_0 ),
        .O(\slv_rdata[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_7__1 
       (.I0(\dac33_dg_mult_control_0_reg_n_0_[2] ),
        .I1(\dac32_dg_mult_control_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_mult_control_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_mult_control_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_8__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[2] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[2]_i_9__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[2] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[2] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[2] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[2] ),
        .O(\slv_rdata[2]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_21__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[3] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_22__2 
       (.I0(\dac33_dg_inc_0_reg_n_0_[3] ),
        .I1(\dac32_dg_inc_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_inc_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_inc_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_23__2 
       (.I0(\dac33_dg_type_0_reg_n_0_[3] ),
        .I1(\dac32_dg_type_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_type_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_type_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_24__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[3] ),
        .I1(\dac32_dg_control_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[3] ),
        .I4(\slv_rdata_reg[0]_i_5__2_1 ),
        .I5(\dac30_dg_control_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_25__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_12_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_26__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_13_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_27__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_14_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_28__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_15_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_29__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_8_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[3]_i_2__2 
       (.I0(\slv_rdata[3]_i_4__2_n_0 ),
        .I1(\slv_rdata_reg[5]_0 ),
        .I2(\slv_rdata_reg[7]_0 ),
        .I3(\slv_rdata[3]_i_5__2_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata_reg[3]_i_6__2_n_0 ),
        .O(\slv_addr_reg[3]_rep__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_30__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_9_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_31__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_10_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_32__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_11_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_33__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_4_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_34__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_5_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_35__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_6_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_36__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_7_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_37__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_0_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_38__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_1_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_38__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_39__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_2_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_39__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_3__2 
       (.I0(\slv_rdata_reg[3]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[3]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[3]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[3]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_40__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[3] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[3] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_3_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_40__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[3] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[3]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[3] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[3] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[3] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[3] ),
        .O(\slv_rdata[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_11__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[4] ),
        .I1(\dac32_dg_control_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_control_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_12__2 
       (.I0(\dac33_dg_inc_0_reg_n_0_[4] ),
        .I1(\dac32_dg_inc_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_inc_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_inc_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_13__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[4] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_22__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_12_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_23__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_13_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_24__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_14_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_25__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_15_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_26__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_8_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_27__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_9_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_28__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_10_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_29__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_11_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[4]_i_2__2 
       (.I0(\slv_rdata[4]_i_4__2_n_0 ),
        .I1(\slv_rdata_reg[5]_0 ),
        .I2(\slv_rdata_reg[7]_0 ),
        .I3(\slv_rdata[4]_i_5__2_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[4]_i_6__2_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_30__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_4_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_31__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_5_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_32__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_6_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_33__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_7_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_34__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_0_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_35__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_1_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_36__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_2_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_37__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[4] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[4] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_3_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_3__2 
       (.I0(\slv_rdata_reg[4]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[4]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[4]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[4]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[4] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[4]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[4] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[4] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[4] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[4] ),
        .O(\slv_rdata[4]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[4]_i_6__2 
       (.I0(\slv_rdata[4]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[5]_0 ),
        .I2(\slv_rdata[4]_i_12__2_n_0 ),
        .I3(\slv_rdata_reg[7]_0 ),
        .I4(\slv_rdata[4]_i_13__2_n_0 ),
        .O(\slv_rdata[4]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_11__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[5] ),
        .I1(\dac32_dg_control_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_control_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_12__2 
       (.I0(\dac33_dg_inc_0_reg_n_0_[5] ),
        .I1(\dac32_dg_inc_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_inc_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_inc_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_13__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[5] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_22__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_23__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_24__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_25__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_26__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_27__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_28__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_29__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[5]_i_2__2 
       (.I0(\slv_rdata[5]_i_4__2_n_0 ),
        .I1(\slv_rdata_reg[5]_0 ),
        .I2(\slv_rdata_reg[7]_0 ),
        .I3(\slv_rdata[5]_i_5__2_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[5]_i_6__2_n_0 ),
        .O(\slv_addr_reg[3]_rep__0_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_30__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[5] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_4_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_31__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[5] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_5_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_32__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_33__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[5] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_34__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[5] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_0_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_35__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[5] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_1_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_36__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[5] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_2_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_37__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[5] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[5] ),
        .I4(Q[3]),
        .I5(\dac30_dg_init_3_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_3__2 
       (.I0(\slv_rdata_reg[5]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[5]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[5]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[5]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[5] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[5]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[5] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[5] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[5] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[5] ),
        .O(\slv_rdata[5]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[5]_i_6__2 
       (.I0(\slv_rdata[5]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[5]_0 ),
        .I2(\slv_rdata[5]_i_12__2_n_0 ),
        .I3(\slv_rdata_reg[7]_0 ),
        .I4(\slv_rdata[5]_i_13__2_n_0 ),
        .O(\slv_rdata[5]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_11__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[6] ),
        .I1(\dac32_dg_control_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_control_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_12__2 
       (.I0(\dac33_dg_inc_0_reg_n_0_[6] ),
        .I1(\dac32_dg_inc_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_inc_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_inc_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_13__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[6] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_22__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_23__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_24__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_25__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_26__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_27__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_28__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_29__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[6]_i_2__2 
       (.I0(\slv_rdata[6]_i_4__2_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[7]_0 ),
        .I3(\slv_rdata[6]_i_5__2_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[6]_i_6__2_n_0 ),
        .O(\slv_addr_reg[3]_rep ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_30__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_31__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_32__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_33__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_34__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_35__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_36__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_37__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[6] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[6] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_37__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_3__2 
       (.I0(\slv_rdata_reg[6]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[6]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[6]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[6]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[6] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[6]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[6] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[6] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[6] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[6] ),
        .O(\slv_rdata[6]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \slv_rdata[6]_i_6__2 
       (.I0(\slv_rdata[6]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[6]_i_12__2_n_0 ),
        .I3(\slv_rdata_reg[7]_0 ),
        .I4(\slv_rdata[6]_i_13__2_n_0 ),
        .O(\slv_rdata[6]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_11__2 
       (.I0(\dac33_dg_control_0_reg_n_0_[7] ),
        .I1(\dac32_dg_control_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_control_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_control_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_12__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[7] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_21__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_22__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_23__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_24__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_25__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_26__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_27__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_28__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_29__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \slv_rdata[7]_i_2__2 
       (.I0(\slv_rdata[7]_i_4__2_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata_reg[7]_0 ),
        .I3(\slv_rdata[7]_i_5__2_n_0 ),
        .I4(\slv_rdata_reg[2]_0 ),
        .I5(\slv_rdata[7]_i_6__2_n_0 ),
        .O(\slv_addr_reg[3]_rep_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_30__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_31__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_32__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_33__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_34__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_35__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_35__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_36__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[7] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[7]_i_13__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[7] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_36__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_3__2 
       (.I0(\slv_rdata_reg[7]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[7]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[7]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[7]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[7] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[7]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[7] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[7] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[7] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[7] ),
        .O(\slv_rdata[7]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \slv_rdata[7]_i_6__2 
       (.I0(\slv_rdata[7]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[6]_0 ),
        .I2(\slv_rdata[7]_i_12__2_n_0 ),
        .I3(\slv_rdata_reg[7]_0 ),
        .O(\slv_rdata[7]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_19__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_20__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[8]_i_2__2 
       (.I0(\slv_rdata[8]_i_4__2_n_0 ),
        .I1(\slv_rdata[8]_i_5__2_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[8]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[8] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[8] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_3__2 
       (.I0(\slv_rdata_reg[8]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[8]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[8]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[8]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[8] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[8] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[8]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[8] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[8] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[8] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[8] ),
        .O(\slv_rdata[8]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_19__2 
       (.I0(\dac33_dg_init_12_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_12_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_12_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_12_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_20__2 
       (.I0(\dac33_dg_init_13_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_13_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_13_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_13_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_21__2 
       (.I0(\dac33_dg_init_14_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_14_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_14_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_14_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_21__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_22__2 
       (.I0(\dac33_dg_init_15_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_15_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_15_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_15_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_23__2 
       (.I0(\dac33_dg_init_8_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_8_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_8_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_8_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_23__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_24__2 
       (.I0(\dac33_dg_init_9_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_9_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_9_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_9_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_25__2 
       (.I0(\dac33_dg_init_10_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_10_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_10_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_10_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_26__2 
       (.I0(\dac33_dg_init_11_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_11_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_11_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_11_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_27__2 
       (.I0(\dac33_dg_init_4_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_4_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_4_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_4_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_27__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_28__2 
       (.I0(\dac33_dg_init_5_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_5_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_5_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_5_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_29__2 
       (.I0(\dac33_dg_init_6_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_6_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_6_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_6_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_29__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \slv_rdata[9]_i_2__2 
       (.I0(\slv_rdata[9]_i_4__2_n_0 ),
        .I1(\slv_rdata[9]_i_5__2_n_0 ),
        .I2(\slv_rdata_reg[2]_0 ),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata[9]_i_6__2_n_0 ),
        .I5(\slv_rdata_reg[6]_0 ),
        .O(\slv_addr_reg[2]_rep__0_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_30__2 
       (.I0(\dac33_dg_init_7_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_7_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_7_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_7_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_30__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_31__2 
       (.I0(\dac33_dg_init_0_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_0_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_0_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_0_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_31__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_32__2 
       (.I0(\dac33_dg_init_1_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_1_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_1_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_1_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_32__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_33__2 
       (.I0(\dac33_dg_init_2_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_2_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_2_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_2_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_33__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_34__2 
       (.I0(\dac33_dg_init_3_0_reg_n_0_[9] ),
        .I1(\dac32_dg_init_3_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[15]_i_15__2_0 ),
        .I3(\dac31_dg_init_3_0_reg_n_0_[9] ),
        .I4(\slv_rdata_reg[13]_i_15__2_0 ),
        .I5(\dac30_dg_init_3_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_34__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_3__2 
       (.I0(\slv_rdata_reg[9]_i_7__2_n_0 ),
        .I1(\slv_rdata_reg[9]_i_8__2_n_0 ),
        .I2(Q[1]),
        .I3(\slv_rdata_reg[9]_i_9__2_n_0 ),
        .I4(Q[0]),
        .I5(\slv_rdata_reg[9]_i_10__2_n_0 ),
        .O(\slv_addr_reg[5]_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_4__2 
       (.I0(\dac33_dg_q_value_0_reg_n_0_[9] ),
        .I1(\dac32_dg_q_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_q_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_q_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_5__2 
       (.I0(\dac33_dg_i_value_0_reg_n_0_[9] ),
        .I1(\dac32_dg_i_value_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_i_value_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_i_value_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_rdata[9]_i_6__2 
       (.I0(\dac33_dg_enable_0_reg_n_0_[9] ),
        .I1(\dac32_dg_enable_0_reg_n_0_[9] ),
        .I2(\slv_rdata_reg[0]_i_5__2_0 ),
        .I3(\dac31_dg_enable_0_reg_n_0_[9] ),
        .I4(\slv_rdata[15]_i_2__1_0 ),
        .I5(\dac30_dg_enable_0_reg_n_0_[9] ),
        .O(\slv_rdata[9]_i_6__2_n_0 ));
  FDRE \slv_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[0]_i_1__2_n_0 ),
        .Q(dac3slv_rdata[0]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_10__2 
       (.I0(\slv_rdata_reg[0]_i_18__2_n_0 ),
        .I1(\slv_rdata_reg[0]_i_19__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_11__2 
       (.I0(\slv_rdata_reg[0]_i_20__2_n_0 ),
        .I1(\slv_rdata_reg[0]_i_21__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_12__2 
       (.I0(\slv_rdata_reg[0]_i_22__2_n_0 ),
        .I1(\slv_rdata_reg[0]_i_23__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_13__2 
       (.I0(\slv_rdata_reg[0]_i_24__2_n_0 ),
        .I1(\slv_rdata_reg[0]_i_25__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_18__2 
       (.I0(\slv_rdata[0]_i_26__2_n_0 ),
        .I1(\slv_rdata[0]_i_27__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_19__2 
       (.I0(\slv_rdata[0]_i_28__2_n_0 ),
        .I1(\slv_rdata[0]_i_29__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_20__2 
       (.I0(\slv_rdata[0]_i_30__2_n_0 ),
        .I1(\slv_rdata[0]_i_31__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_21__2 
       (.I0(\slv_rdata[0]_i_32__2_n_0 ),
        .I1(\slv_rdata[0]_i_33__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_21__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_22__2 
       (.I0(\slv_rdata[0]_i_34__2_n_0 ),
        .I1(\slv_rdata[0]_i_35__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_22__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_23__2 
       (.I0(\slv_rdata[0]_i_36__2_n_0 ),
        .I1(\slv_rdata[0]_i_37__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_23__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_24__2 
       (.I0(\slv_rdata[0]_i_38__2_n_0 ),
        .I1(\slv_rdata[0]_i_39__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_24__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_25__2 
       (.I0(\slv_rdata[0]_i_40__2_n_0 ),
        .I1(\slv_rdata[0]_i_41__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_25__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[0]_i_2__2 
       (.I0(\slv_rdata_reg[0]_i_5__2_n_0 ),
        .I1(\slv_rdata_reg[0]_i_6__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_2__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_5__2 
       (.I0(\slv_rdata[0]_i_14__2_n_0 ),
        .I1(\slv_rdata[0]_i_15__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_5__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[0]_i_6__2 
       (.I0(\slv_rdata[0]_i_16__2_n_0 ),
        .I1(\slv_rdata[0]_i_17__2_n_0 ),
        .O(\slv_rdata_reg[0]_i_6__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  FDRE \slv_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[10]_0 ),
        .Q(dac3slv_rdata[10]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_10__2 
       (.I0(\slv_rdata_reg[10]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[10]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_11__2 
       (.I0(\slv_rdata[10]_i_19__2_n_0 ),
        .I1(\slv_rdata[10]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_12__2 
       (.I0(\slv_rdata[10]_i_21__2_n_0 ),
        .I1(\slv_rdata[10]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_13__2 
       (.I0(\slv_rdata[10]_i_23__2_n_0 ),
        .I1(\slv_rdata[10]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_14__2 
       (.I0(\slv_rdata[10]_i_25__2_n_0 ),
        .I1(\slv_rdata[10]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_15__2 
       (.I0(\slv_rdata[10]_i_27__2_n_0 ),
        .I1(\slv_rdata[10]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_16__2 
       (.I0(\slv_rdata[10]_i_29__2_n_0 ),
        .I1(\slv_rdata[10]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_17__2 
       (.I0(\slv_rdata[10]_i_31__2_n_0 ),
        .I1(\slv_rdata[10]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[10]_i_18__2 
       (.I0(\slv_rdata[10]_i_33__2_n_0 ),
        .I1(\slv_rdata[10]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_7__2 
       (.I0(\slv_rdata_reg[10]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[10]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_8__2 
       (.I0(\slv_rdata_reg[10]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[10]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[10]_i_9__2 
       (.I0(\slv_rdata_reg[10]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[10]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[10]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[11]_0 ),
        .Q(dac3slv_rdata[11]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_10__2 
       (.I0(\slv_rdata_reg[11]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[11]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_11__2 
       (.I0(\slv_rdata[11]_i_19__2_n_0 ),
        .I1(\slv_rdata[11]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_12__2 
       (.I0(\slv_rdata[11]_i_21__2_n_0 ),
        .I1(\slv_rdata[11]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_13__2 
       (.I0(\slv_rdata[11]_i_23__2_n_0 ),
        .I1(\slv_rdata[11]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_14__2 
       (.I0(\slv_rdata[11]_i_25__2_n_0 ),
        .I1(\slv_rdata[11]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_15__2 
       (.I0(\slv_rdata[11]_i_27__2_n_0 ),
        .I1(\slv_rdata[11]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_16__2 
       (.I0(\slv_rdata[11]_i_29__2_n_0 ),
        .I1(\slv_rdata[11]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_17__2 
       (.I0(\slv_rdata[11]_i_31__2_n_0 ),
        .I1(\slv_rdata[11]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[11]_i_18__2 
       (.I0(\slv_rdata[11]_i_33__2_n_0 ),
        .I1(\slv_rdata[11]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_7__2 
       (.I0(\slv_rdata_reg[11]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[11]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_8__2 
       (.I0(\slv_rdata_reg[11]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[11]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[11]_i_9__2 
       (.I0(\slv_rdata_reg[11]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[11]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[11]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[12]_0 ),
        .Q(dac3slv_rdata[12]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_10__2 
       (.I0(\slv_rdata_reg[12]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[12]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_11__2 
       (.I0(\slv_rdata[12]_i_19__2_n_0 ),
        .I1(\slv_rdata[12]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_12__2 
       (.I0(\slv_rdata[12]_i_21__2_n_0 ),
        .I1(\slv_rdata[12]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_13__2 
       (.I0(\slv_rdata[12]_i_23__2_n_0 ),
        .I1(\slv_rdata[12]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_14__2 
       (.I0(\slv_rdata[12]_i_25__2_n_0 ),
        .I1(\slv_rdata[12]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_15__2 
       (.I0(\slv_rdata[12]_i_27__2_n_0 ),
        .I1(\slv_rdata[12]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_16__2 
       (.I0(\slv_rdata[12]_i_29__2_n_0 ),
        .I1(\slv_rdata[12]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_17__2 
       (.I0(\slv_rdata[12]_i_31__2_n_0 ),
        .I1(\slv_rdata[12]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[12]_i_18__2 
       (.I0(\slv_rdata[12]_i_33__2_n_0 ),
        .I1(\slv_rdata[12]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_7__2 
       (.I0(\slv_rdata_reg[12]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[12]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_8__2 
       (.I0(\slv_rdata_reg[12]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[12]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[12]_i_9__2 
       (.I0(\slv_rdata_reg[12]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[12]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[12]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[13]_0 ),
        .Q(dac3slv_rdata[13]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_10__2 
       (.I0(\slv_rdata_reg[13]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[13]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_11__2 
       (.I0(\slv_rdata[13]_i_19__2_n_0 ),
        .I1(\slv_rdata[13]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_12__2 
       (.I0(\slv_rdata[13]_i_21__2_n_0 ),
        .I1(\slv_rdata[13]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_13__2 
       (.I0(\slv_rdata[13]_i_23__2_n_0 ),
        .I1(\slv_rdata[13]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_14__2 
       (.I0(\slv_rdata[13]_i_25__2_n_0 ),
        .I1(\slv_rdata[13]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_15__2 
       (.I0(\slv_rdata[13]_i_27__2_n_0 ),
        .I1(\slv_rdata[13]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_16__2 
       (.I0(\slv_rdata[13]_i_29__2_n_0 ),
        .I1(\slv_rdata[13]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_17__2 
       (.I0(\slv_rdata[13]_i_31__2_n_0 ),
        .I1(\slv_rdata[13]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[13]_i_18__2 
       (.I0(\slv_rdata[13]_i_33__2_n_0 ),
        .I1(\slv_rdata[13]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_7__2 
       (.I0(\slv_rdata_reg[13]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[13]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_8__2 
       (.I0(\slv_rdata_reg[13]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[13]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[13]_i_9__2 
       (.I0(\slv_rdata_reg[13]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[13]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[13]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[14]_0 ),
        .Q(dac3slv_rdata[14]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_10__2 
       (.I0(\slv_rdata_reg[14]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[14]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_11__2 
       (.I0(\slv_rdata[14]_i_19__2_n_0 ),
        .I1(\slv_rdata[14]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_12__2 
       (.I0(\slv_rdata[14]_i_21__2_n_0 ),
        .I1(\slv_rdata[14]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_13__2 
       (.I0(\slv_rdata[14]_i_23__2_n_0 ),
        .I1(\slv_rdata[14]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_14__2 
       (.I0(\slv_rdata[14]_i_25__2_n_0 ),
        .I1(\slv_rdata[14]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_15__2 
       (.I0(\slv_rdata[14]_i_27__2_n_0 ),
        .I1(\slv_rdata[14]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_16__2 
       (.I0(\slv_rdata[14]_i_29__2_n_0 ),
        .I1(\slv_rdata[14]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_17__2 
       (.I0(\slv_rdata[14]_i_31__2_n_0 ),
        .I1(\slv_rdata[14]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[14]_i_18__2 
       (.I0(\slv_rdata[14]_i_33__2_n_0 ),
        .I1(\slv_rdata[14]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_7__2 
       (.I0(\slv_rdata_reg[14]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[14]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_8__2 
       (.I0(\slv_rdata_reg[14]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[14]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[14]_i_9__2 
       (.I0(\slv_rdata_reg[14]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[14]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[14]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[15]_0 ),
        .Q(dac3slv_rdata[15]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_10__2 
       (.I0(\slv_rdata_reg[15]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[15]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_11__2 
       (.I0(\slv_rdata[15]_i_19__1_n_0 ),
        .I1(\slv_rdata[15]_i_20__1_n_0 ),
        .O(\slv_rdata_reg[15]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_12__2 
       (.I0(\slv_rdata[15]_i_21__2_n_0 ),
        .I1(\slv_rdata[15]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_13__2 
       (.I0(\slv_rdata[15]_i_23__2_n_0 ),
        .I1(\slv_rdata[15]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_14__2 
       (.I0(\slv_rdata[15]_i_25__2_n_0 ),
        .I1(\slv_rdata[15]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_15__2 
       (.I0(\slv_rdata[15]_i_27__2_n_0 ),
        .I1(\slv_rdata[15]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_16__2 
       (.I0(\slv_rdata[15]_i_29__2_n_0 ),
        .I1(\slv_rdata[15]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_17__2 
       (.I0(\slv_rdata[15]_i_31__2_n_0 ),
        .I1(\slv_rdata[15]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[15]_i_18__2 
       (.I0(\slv_rdata[15]_i_33__2_n_0 ),
        .I1(\slv_rdata[15]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_7__1 
       (.I0(\slv_rdata_reg[15]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[15]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_7__1_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_8__1 
       (.I0(\slv_rdata_reg[15]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[15]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_8__1_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[15]_i_9__2 
       (.I0(\slv_rdata_reg[15]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[15]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[15]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[1]_i_1__2_n_0 ),
        .Q(dac3slv_rdata[1]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_10__2 
       (.I0(\slv_rdata_reg[1]_i_18__2_n_0 ),
        .I1(\slv_rdata_reg[1]_i_19__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_11__2 
       (.I0(\slv_rdata_reg[1]_i_20__2_n_0 ),
        .I1(\slv_rdata_reg[1]_i_21__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_12__2 
       (.I0(\slv_rdata_reg[1]_i_22__2_n_0 ),
        .I1(\slv_rdata_reg[1]_i_23__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_13__2 
       (.I0(\slv_rdata_reg[1]_i_24__2_n_0 ),
        .I1(\slv_rdata_reg[1]_i_25__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_18__2 
       (.I0(\slv_rdata[1]_i_26__2_n_0 ),
        .I1(\slv_rdata[1]_i_27__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_19__2 
       (.I0(\slv_rdata[1]_i_28__2_n_0 ),
        .I1(\slv_rdata[1]_i_29__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_20__2 
       (.I0(\slv_rdata[1]_i_30__2_n_0 ),
        .I1(\slv_rdata[1]_i_31__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_21__2 
       (.I0(\slv_rdata[1]_i_32__2_n_0 ),
        .I1(\slv_rdata[1]_i_33__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_21__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_22__2 
       (.I0(\slv_rdata[1]_i_34__2_n_0 ),
        .I1(\slv_rdata[1]_i_35__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_22__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_23__2 
       (.I0(\slv_rdata[1]_i_36__2_n_0 ),
        .I1(\slv_rdata[1]_i_37__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_23__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_24__2 
       (.I0(\slv_rdata[1]_i_38__2_n_0 ),
        .I1(\slv_rdata[1]_i_39__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_24__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_25__2 
       (.I0(\slv_rdata[1]_i_40__2_n_0 ),
        .I1(\slv_rdata[1]_i_41__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_25__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[1]_i_2__2 
       (.I0(\slv_rdata_reg[1]_i_5__2_n_0 ),
        .I1(\slv_rdata_reg[1]_i_6__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_2__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_5__2 
       (.I0(\slv_rdata[1]_i_14__2_n_0 ),
        .I1(\slv_rdata[1]_i_15__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_5__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[1]_i_6__2 
       (.I0(\slv_rdata[1]_i_16__2_n_0 ),
        .I1(\slv_rdata[1]_i_17__2_n_0 ),
        .O(\slv_rdata_reg[1]_i_6__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  FDRE \slv_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata[2]_i_1__2_n_0 ),
        .Q(dac3slv_rdata[2]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_10__1 
       (.I0(\slv_rdata_reg[2]_i_18__1_n_0 ),
        .I1(\slv_rdata_reg[2]_i_19__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_10__1_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_11__2 
       (.I0(\slv_rdata_reg[2]_i_20__2_n_0 ),
        .I1(\slv_rdata_reg[2]_i_21__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_12__2 
       (.I0(\slv_rdata_reg[2]_i_22__2_n_0 ),
        .I1(\slv_rdata_reg[2]_i_23__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_13__2 
       (.I0(\slv_rdata_reg[2]_i_24__2_n_0 ),
        .I1(\slv_rdata_reg[2]_i_25__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_18__1 
       (.I0(\slv_rdata[2]_i_26__1_n_0 ),
        .I1(\slv_rdata[2]_i_27__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_18__1_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_19__2 
       (.I0(\slv_rdata[2]_i_28__2_n_0 ),
        .I1(\slv_rdata[2]_i_29__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_20__2 
       (.I0(\slv_rdata[2]_i_30__2_n_0 ),
        .I1(\slv_rdata[2]_i_31__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_21__2 
       (.I0(\slv_rdata[2]_i_32__2_n_0 ),
        .I1(\slv_rdata[2]_i_33__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_21__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_22__2 
       (.I0(\slv_rdata[2]_i_34__2_n_0 ),
        .I1(\slv_rdata[2]_i_35__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_22__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_23__2 
       (.I0(\slv_rdata[2]_i_36__2_n_0 ),
        .I1(\slv_rdata[2]_i_37__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_23__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_24__2 
       (.I0(\slv_rdata[2]_i_38__2_n_0 ),
        .I1(\slv_rdata[2]_i_39__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_24__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_25__2 
       (.I0(\slv_rdata[2]_i_40__2_n_0 ),
        .I1(\slv_rdata[2]_i_41__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_25__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[2]_i_2__2 
       (.I0(\slv_rdata_reg[2]_i_5__1_n_0 ),
        .I1(\slv_rdata_reg[2]_i_6__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_2__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_5__1 
       (.I0(\slv_rdata[2]_i_14__1_n_0 ),
        .I1(\slv_rdata[2]_i_15__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_5__1_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[2]_i_6__2 
       (.I0(\slv_rdata[2]_i_16__2_n_0 ),
        .I1(\slv_rdata[2]_i_17__2_n_0 ),
        .O(\slv_rdata_reg[2]_i_6__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  FDRE \slv_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[3]_0 ),
        .Q(dac3slv_rdata[3]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_10__2 
       (.I0(\slv_rdata_reg[3]_i_19__2_n_0 ),
        .I1(\slv_rdata_reg[3]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_11__2 
       (.I0(\slv_rdata[3]_i_21__2_n_0 ),
        .I1(\slv_rdata[3]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_12__2 
       (.I0(\slv_rdata[3]_i_23__2_n_0 ),
        .I1(\slv_rdata[3]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_13__2 
       (.I0(\slv_rdata[3]_i_25__2_n_0 ),
        .I1(\slv_rdata[3]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_14__2 
       (.I0(\slv_rdata[3]_i_27__2_n_0 ),
        .I1(\slv_rdata[3]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_15__2 
       (.I0(\slv_rdata[3]_i_29__2_n_0 ),
        .I1(\slv_rdata[3]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_16__2 
       (.I0(\slv_rdata[3]_i_31__2_n_0 ),
        .I1(\slv_rdata[3]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_17__2 
       (.I0(\slv_rdata[3]_i_33__2_n_0 ),
        .I1(\slv_rdata[3]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_18__2 
       (.I0(\slv_rdata[3]_i_35__2_n_0 ),
        .I1(\slv_rdata[3]_i_36__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_19__2 
       (.I0(\slv_rdata[3]_i_37__2_n_0 ),
        .I1(\slv_rdata[3]_i_38__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[3]_i_20__2 
       (.I0(\slv_rdata[3]_i_39__2_n_0 ),
        .I1(\slv_rdata[3]_i_40__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_6__2 
       (.I0(\slv_rdata_reg[3]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[3]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_6__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_7__2 
       (.I0(\slv_rdata_reg[3]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[3]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_8__2 
       (.I0(\slv_rdata_reg[3]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[3]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[3]_i_9__2 
       (.I0(\slv_rdata_reg[3]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[3]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[3]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  FDRE \slv_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[4]_0 ),
        .Q(dac3slv_rdata[4]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_10__2 
       (.I0(\slv_rdata_reg[4]_i_20__2_n_0 ),
        .I1(\slv_rdata_reg[4]_i_21__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_14__2 
       (.I0(\slv_rdata[4]_i_22__2_n_0 ),
        .I1(\slv_rdata[4]_i_23__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_15__2 
       (.I0(\slv_rdata[4]_i_24__2_n_0 ),
        .I1(\slv_rdata[4]_i_25__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_16__2 
       (.I0(\slv_rdata[4]_i_26__2_n_0 ),
        .I1(\slv_rdata[4]_i_27__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_17__2 
       (.I0(\slv_rdata[4]_i_28__2_n_0 ),
        .I1(\slv_rdata[4]_i_29__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_18__2 
       (.I0(\slv_rdata[4]_i_30__2_n_0 ),
        .I1(\slv_rdata[4]_i_31__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_19__2 
       (.I0(\slv_rdata[4]_i_32__2_n_0 ),
        .I1(\slv_rdata[4]_i_33__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_20__2 
       (.I0(\slv_rdata[4]_i_34__2_n_0 ),
        .I1(\slv_rdata[4]_i_35__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[4]_i_21__2 
       (.I0(\slv_rdata[4]_i_36__2_n_0 ),
        .I1(\slv_rdata[4]_i_37__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_21__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_7__2 
       (.I0(\slv_rdata_reg[4]_i_14__2_n_0 ),
        .I1(\slv_rdata_reg[4]_i_15__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_8__2 
       (.I0(\slv_rdata_reg[4]_i_16__2_n_0 ),
        .I1(\slv_rdata_reg[4]_i_17__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[4]_i_9__2 
       (.I0(\slv_rdata_reg[4]_i_18__2_n_0 ),
        .I1(\slv_rdata_reg[4]_i_19__2_n_0 ),
        .O(\slv_rdata_reg[4]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  FDRE \slv_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[5]_1 ),
        .Q(dac3slv_rdata[5]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_10__2 
       (.I0(\slv_rdata_reg[5]_i_20__2_n_0 ),
        .I1(\slv_rdata_reg[5]_i_21__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_14__2 
       (.I0(\slv_rdata[5]_i_22__2_n_0 ),
        .I1(\slv_rdata[5]_i_23__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_15__2 
       (.I0(\slv_rdata[5]_i_24__2_n_0 ),
        .I1(\slv_rdata[5]_i_25__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_16__2 
       (.I0(\slv_rdata[5]_i_26__2_n_0 ),
        .I1(\slv_rdata[5]_i_27__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_17__2 
       (.I0(\slv_rdata[5]_i_28__2_n_0 ),
        .I1(\slv_rdata[5]_i_29__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_18__2 
       (.I0(\slv_rdata[5]_i_30__2_n_0 ),
        .I1(\slv_rdata[5]_i_31__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_19__2 
       (.I0(\slv_rdata[5]_i_32__2_n_0 ),
        .I1(\slv_rdata[5]_i_33__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_20__2 
       (.I0(\slv_rdata[5]_i_34__2_n_0 ),
        .I1(\slv_rdata[5]_i_35__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[5]_i_21__2 
       (.I0(\slv_rdata[5]_i_36__2_n_0 ),
        .I1(\slv_rdata[5]_i_37__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_21__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_7__2 
       (.I0(\slv_rdata_reg[5]_i_14__2_n_0 ),
        .I1(\slv_rdata_reg[5]_i_15__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_8__2 
       (.I0(\slv_rdata_reg[5]_i_16__2_n_0 ),
        .I1(\slv_rdata_reg[5]_i_17__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[5]_i_9__2 
       (.I0(\slv_rdata_reg[5]_i_18__2_n_0 ),
        .I1(\slv_rdata_reg[5]_i_19__2_n_0 ),
        .O(\slv_rdata_reg[5]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  FDRE \slv_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[6]_1 ),
        .Q(dac3slv_rdata[6]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_10__2 
       (.I0(\slv_rdata_reg[6]_i_20__2_n_0 ),
        .I1(\slv_rdata_reg[6]_i_21__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_14__2 
       (.I0(\slv_rdata[6]_i_22__2_n_0 ),
        .I1(\slv_rdata[6]_i_23__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_15__2 
       (.I0(\slv_rdata[6]_i_24__2_n_0 ),
        .I1(\slv_rdata[6]_i_25__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_16__2 
       (.I0(\slv_rdata[6]_i_26__2_n_0 ),
        .I1(\slv_rdata[6]_i_27__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_17__2 
       (.I0(\slv_rdata[6]_i_28__2_n_0 ),
        .I1(\slv_rdata[6]_i_29__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_18__2 
       (.I0(\slv_rdata[6]_i_30__2_n_0 ),
        .I1(\slv_rdata[6]_i_31__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_19__2 
       (.I0(\slv_rdata[6]_i_32__2_n_0 ),
        .I1(\slv_rdata[6]_i_33__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_20__2 
       (.I0(\slv_rdata[6]_i_34__2_n_0 ),
        .I1(\slv_rdata[6]_i_35__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[6]_i_21__2 
       (.I0(\slv_rdata[6]_i_36__2_n_0 ),
        .I1(\slv_rdata[6]_i_37__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_21__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_7__2 
       (.I0(\slv_rdata_reg[6]_i_14__2_n_0 ),
        .I1(\slv_rdata_reg[6]_i_15__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[5]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_8__2 
       (.I0(\slv_rdata_reg[6]_i_16__2_n_0 ),
        .I1(\slv_rdata_reg[6]_i_17__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[6]_i_9__2 
       (.I0(\slv_rdata_reg[6]_i_18__2_n_0 ),
        .I1(\slv_rdata_reg[6]_i_19__2_n_0 ),
        .O(\slv_rdata_reg[6]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[7]_1 ),
        .Q(dac3slv_rdata[7]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_10__2 
       (.I0(\slv_rdata_reg[7]_i_19__2_n_0 ),
        .I1(\slv_rdata_reg[7]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_13__2 
       (.I0(\slv_rdata[7]_i_21__2_n_0 ),
        .I1(\slv_rdata[7]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_14__2 
       (.I0(\slv_rdata[7]_i_23__2_n_0 ),
        .I1(\slv_rdata[7]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_15__2 
       (.I0(\slv_rdata[7]_i_25__2_n_0 ),
        .I1(\slv_rdata[7]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_16__2 
       (.I0(\slv_rdata[7]_i_27__2_n_0 ),
        .I1(\slv_rdata[7]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_17__2 
       (.I0(\slv_rdata[7]_i_29__2_n_0 ),
        .I1(\slv_rdata[7]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_18__2 
       (.I0(\slv_rdata[7]_i_31__2_n_0 ),
        .I1(\slv_rdata[7]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_19__2 
       (.I0(\slv_rdata[7]_i_33__2_n_0 ),
        .I1(\slv_rdata[7]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_19__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF7 \slv_rdata_reg[7]_i_20__2 
       (.I0(\slv_rdata[7]_i_35__2_n_0 ),
        .I1(\slv_rdata[7]_i_36__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_20__2_n_0 ),
        .S(\slv_rdata_reg[7]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_7__2 
       (.I0(\slv_rdata_reg[7]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[7]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_8__2 
       (.I0(\slv_rdata_reg[7]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[7]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[7]_i_9__2 
       (.I0(\slv_rdata_reg[7]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[7]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[7]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[8]_1 ),
        .Q(dac3slv_rdata[8]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_10__2 
       (.I0(\slv_rdata_reg[8]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[8]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_11__2 
       (.I0(\slv_rdata[8]_i_19__2_n_0 ),
        .I1(\slv_rdata[8]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_12__2 
       (.I0(\slv_rdata[8]_i_21__2_n_0 ),
        .I1(\slv_rdata[8]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_13__2 
       (.I0(\slv_rdata[8]_i_23__2_n_0 ),
        .I1(\slv_rdata[8]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_14__2 
       (.I0(\slv_rdata[8]_i_25__2_n_0 ),
        .I1(\slv_rdata[8]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_15__2 
       (.I0(\slv_rdata[8]_i_27__2_n_0 ),
        .I1(\slv_rdata[8]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_16__2 
       (.I0(\slv_rdata[8]_i_29__2_n_0 ),
        .I1(\slv_rdata[8]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_17__2 
       (.I0(\slv_rdata[8]_i_31__2_n_0 ),
        .I1(\slv_rdata[8]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[8]_i_18__2 
       (.I0(\slv_rdata[8]_i_33__2_n_0 ),
        .I1(\slv_rdata[8]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_7__2 
       (.I0(\slv_rdata_reg[8]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[8]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_8__2 
       (.I0(\slv_rdata_reg[8]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[8]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[8]_i_9__2 
       (.I0(\slv_rdata_reg[8]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[8]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[8]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE \slv_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn),
        .D(\slv_rdata_reg[9]_0 ),
        .Q(dac3slv_rdata[9]),
        .R(\slv_rdata_reg[0]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_10__2 
       (.I0(\slv_rdata_reg[9]_i_17__2_n_0 ),
        .I1(\slv_rdata_reg[9]_i_18__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_10__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_11__2 
       (.I0(\slv_rdata[9]_i_19__2_n_0 ),
        .I1(\slv_rdata[9]_i_20__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_11__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_12__2 
       (.I0(\slv_rdata[9]_i_21__2_n_0 ),
        .I1(\slv_rdata[9]_i_22__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_12__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_13__2 
       (.I0(\slv_rdata[9]_i_23__2_n_0 ),
        .I1(\slv_rdata[9]_i_24__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_13__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_14__2 
       (.I0(\slv_rdata[9]_i_25__2_n_0 ),
        .I1(\slv_rdata[9]_i_26__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_14__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_15__2 
       (.I0(\slv_rdata[9]_i_27__2_n_0 ),
        .I1(\slv_rdata[9]_i_28__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_15__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_16__2 
       (.I0(\slv_rdata[9]_i_29__2_n_0 ),
        .I1(\slv_rdata[9]_i_30__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_16__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_17__2 
       (.I0(\slv_rdata[9]_i_31__2_n_0 ),
        .I1(\slv_rdata[9]_i_32__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_17__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF7 \slv_rdata_reg[9]_i_18__2 
       (.I0(\slv_rdata[9]_i_33__2_n_0 ),
        .I1(\slv_rdata[9]_i_34__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_18__2_n_0 ),
        .S(\slv_rdata_reg[8]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_7__2 
       (.I0(\slv_rdata_reg[9]_i_11__2_n_0 ),
        .I1(\slv_rdata_reg[9]_i_12__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_7__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_8__2 
       (.I0(\slv_rdata_reg[9]_i_13__2_n_0 ),
        .I1(\slv_rdata_reg[9]_i_14__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_8__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  MUXF8 \slv_rdata_reg[9]_i_9__2 
       (.I0(\slv_rdata_reg[9]_i_15__2_n_0 ),
        .I1(\slv_rdata_reg[9]_i_16__2_n_0 ),
        .O(\slv_rdata_reg[9]_i_9__2_n_0 ),
        .S(\slv_rdata_reg[6]_0 ));
  FDRE slv_rden_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac3slv_rden),
        .Q(slv_rden_r),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(slv_wdata_r_internal[0]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\slv_wdata_r_internal_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(\slv_wdata_r_internal_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[12]),
        .Q(\slv_wdata_r_internal_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[13]),
        .Q(\slv_wdata_r_internal_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[14]),
        .Q(\slv_wdata_r_internal_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[15]),
        .Q(\slv_wdata_r_internal_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(slv_wdata_r_internal[1]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(slv_wdata_r_internal[2]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(slv_wdata_r_internal[3]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(slv_wdata_r_internal[4]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(slv_wdata_r_internal[5]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(slv_wdata_r_internal[6]),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\slv_wdata_r_internal_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\slv_wdata_r_internal_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_wdata_r_internal_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\slv_wdata_r_internal_reg_n_0_[9] ),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "dac_exdes_cfg" *) 
module project_1_dac_source_i_0_dac_exdes_cfg
   (enable_reg_0,
    timeout_enable_reg_0,
    enable_reg_1,
    \timeout_value_reg[11]_0 ,
    p_0_in,
    enable_reg_2,
    s_axi_aclk,
    timeout_enable_reg_1,
    Q,
    E,
    s_axi_wdata);
  output enable_reg_0;
  output timeout_enable_reg_0;
  output enable_reg_1;
  output [11:0]\timeout_value_reg[11]_0 ;
  input p_0_in;
  input enable_reg_2;
  input s_axi_aclk;
  input timeout_enable_reg_1;
  input [1:0]Q;
  input [0:0]E;
  input [11:0]s_axi_wdata;

  wire [0:0]E;
  wire [1:0]Q;
  wire enable_reg_0;
  wire enable_reg_1;
  wire enable_reg_2;
  wire p_0_in;
  wire s_axi_aclk;
  wire [11:0]s_axi_wdata;
  wire timeout_enable_reg_0;
  wire timeout_enable_reg_1;
  wire [11:0]\timeout_value_reg[11]_0 ;

  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \axi_rdata[0]_i_4 
       (.I0(enable_reg_0),
        .I1(timeout_enable_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\timeout_value_reg[11]_0 [0]),
        .O(enable_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_reg_2),
        .Q(enable_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    timeout_enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timeout_enable_reg_1),
        .Q(timeout_enable_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\timeout_value_reg[11]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(\timeout_value_reg[11]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(\timeout_value_reg[11]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(\timeout_value_reg[11]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(\timeout_value_reg[11]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(\timeout_value_reg[11]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(\timeout_value_reg[11]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(\timeout_value_reg[11]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(\timeout_value_reg[11]_0 [6]),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b1)) 
    \timeout_value_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(\timeout_value_reg[11]_0 [7]),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(\timeout_value_reg[11]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_value_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(\timeout_value_reg[11]_0 [9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    S,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]S;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire \counter[15]_i_10_n_0 ;
  wire \counter[15]_i_11_n_0 ;
  wire \counter[15]_i_12_n_0 ;
  wire \counter[15]_i_13_n_0 ;
  wire \counter[15]_i_14_n_0 ;
  wire \counter[15]_i_15_n_0 ;
  wire \counter[15]_i_16_n_0 ;
  wire \counter[15]_i_2_n_0 ;
  wire \counter[15]_i_3_n_0 ;
  wire \counter[15]_i_4_n_0 ;
  wire \counter[15]_i_5_n_0 ;
  wire \counter[15]_i_6_n_0 ;
  wire \counter[15]_i_7_n_0 ;
  wire \counter[15]_i_8_n_0 ;
  wire \counter[15]_i_9_n_0 ;
  wire \counter[7]_i_10_n_0 ;
  wire \counter[7]_i_11_n_0 ;
  wire \counter[7]_i_12_n_0 ;
  wire \counter[7]_i_13_n_0 ;
  wire \counter[7]_i_14_n_0 ;
  wire \counter[7]_i_15_n_0 ;
  wire \counter[7]_i_16_n_0 ;
  wire \counter[7]_i_17_n_0 ;
  wire \counter[7]_i_2_n_0 ;
  wire \counter[7]_i_3_n_0 ;
  wire \counter[7]_i_4_n_0 ;
  wire \counter[7]_i_5_n_0 ;
  wire \counter[7]_i_6_n_0 ;
  wire \counter[7]_i_7_n_0 ;
  wire \counter[7]_i_8_n_0 ;
  wire \counter[7]_i_9_n_0 ;
  wire \counter_reg[15]_i_1_n_1 ;
  wire \counter_reg[15]_i_1_n_10 ;
  wire \counter_reg[15]_i_1_n_11 ;
  wire \counter_reg[15]_i_1_n_12 ;
  wire \counter_reg[15]_i_1_n_13 ;
  wire \counter_reg[15]_i_1_n_14 ;
  wire \counter_reg[15]_i_1_n_15 ;
  wire \counter_reg[15]_i_1_n_2 ;
  wire \counter_reg[15]_i_1_n_3 ;
  wire \counter_reg[15]_i_1_n_4 ;
  wire \counter_reg[15]_i_1_n_5 ;
  wire \counter_reg[15]_i_1_n_6 ;
  wire \counter_reg[15]_i_1_n_7 ;
  wire \counter_reg[15]_i_1_n_8 ;
  wire \counter_reg[15]_i_1_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1_n_0 ;
  wire \counter_reg[7]_i_1_n_1 ;
  wire \counter_reg[7]_i_1_n_10 ;
  wire \counter_reg[7]_i_1_n_11 ;
  wire \counter_reg[7]_i_1_n_12 ;
  wire \counter_reg[7]_i_1_n_13 ;
  wire \counter_reg[7]_i_1_n_14 ;
  wire \counter_reg[7]_i_1_n_15 ;
  wire \counter_reg[7]_i_1_n_2 ;
  wire \counter_reg[7]_i_1_n_3 ;
  wire \counter_reg[7]_i_1_n_4 ;
  wire \counter_reg[7]_i_1_n_5 ;
  wire \counter_reg[7]_i_1_n_6 ;
  wire \counter_reg[7]_i_1_n_7 ;
  wire \counter_reg[7]_i_1_n_8 ;
  wire \counter_reg[7]_i_1_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0_n_0;
  wire g0_b10_n_0;
  wire g0_b11_n_0;
  wire g0_b12_n_0;
  wire g0_b13_n_0;
  wire g0_b14_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire g0_b9_n_0;
  wire g1_b0_n_0;
  wire g1_b10_n_0;
  wire g1_b11_n_0;
  wire g1_b12_n_0;
  wire g1_b13_n_0;
  wire g1_b14_n_0;
  wire g1_b1_n_0;
  wire g1_b2_n_0;
  wire g1_b3_n_0;
  wire g1_b4_n_0;
  wire g1_b5_n_0;
  wire g1_b6_n_0;
  wire g1_b7_n_0;
  wire g1_b8_n_0;
  wire g1_b9_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10_n_0;
  wire overflow_r_i_11_n_0;
  wire overflow_r_i_12_n_0;
  wire overflow_r_i_13_n_0;
  wire overflow_r_i_14_n_0;
  wire overflow_r_i_15_n_0;
  wire overflow_r_i_16_n_0;
  wire overflow_r_i_17_n_0;
  wire overflow_r_i_18_n_0;
  wire overflow_r_i_19_n_0;
  wire overflow_r_i_20_n_0;
  wire overflow_r_i_5_n_0;
  wire overflow_r_i_6_n_0;
  wire overflow_r_i_7_n_0;
  wire overflow_r_i_8_n_0;
  wire overflow_r_i_9_n_0;
  wire overflow_r_reg_i_2_n_0;
  wire overflow_r_reg_i_2_n_1;
  wire overflow_r_reg_i_2_n_2;
  wire overflow_r_reg_i_2_n_3;
  wire overflow_r_reg_i_2_n_4;
  wire overflow_r_reg_i_2_n_5;
  wire overflow_r_reg_i_2_n_6;
  wire overflow_r_reg_i_2_n_7;
  wire overflow_r_reg_i_4_n_0;
  wire overflow_r_reg_i_4_n_1;
  wire overflow_r_reg_i_4_n_2;
  wire overflow_r_reg_i_4_n_3;
  wire overflow_r_reg_i_4_n_4;
  wire overflow_r_reg_i_4_n_5;
  wire overflow_r_reg_i_4_n_6;
  wire overflow_r_reg_i_4_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1 
       (.CI(\counter_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1_CO_UNCONNECTED [7],\counter_reg[15]_i_1_n_1 ,\counter_reg[15]_i_1_n_2 ,\counter_reg[15]_i_1_n_3 ,\counter_reg[15]_i_1_n_4 ,\counter_reg[15]_i_1_n_5 ,\counter_reg[15]_i_1_n_6 ,\counter_reg[15]_i_1_n_7 }),
        .DI({1'b0,\counter[15]_i_2_n_0 ,\counter[15]_i_3_n_0 ,\counter[15]_i_4_n_0 ,\counter[15]_i_5_n_0 ,\counter[15]_i_6_n_0 ,\counter[15]_i_7_n_0 ,\counter[15]_i_8_n_0 }),
        .O({\counter_reg[15]_i_1_n_8 ,\counter_reg[15]_i_1_n_9 ,\counter_reg[15]_i_1_n_10 ,\counter_reg[15]_i_1_n_11 ,\counter_reg[15]_i_1_n_12 ,\counter_reg[15]_i_1_n_13 ,\counter_reg[15]_i_1_n_14 ,\counter_reg[15]_i_1_n_15 }),
        .S({\counter[15]_i_9_n_0 ,\counter[15]_i_10_n_0 ,\counter[15]_i_11_n_0 ,\counter[15]_i_12_n_0 ,\counter[15]_i_13_n_0 ,\counter[15]_i_14_n_0 ,\counter[15]_i_15_n_0 ,\counter[15]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1_n_0 ,\counter_reg[7]_i_1_n_1 ,\counter_reg[7]_i_1_n_2 ,\counter_reg[7]_i_1_n_3 ,\counter_reg[7]_i_1_n_4 ,\counter_reg[7]_i_1_n_5 ,\counter_reg[7]_i_1_n_6 ,\counter_reg[7]_i_1_n_7 }),
        .DI({\counter[7]_i_2_n_0 ,\counter[7]_i_3_n_0 ,\counter[7]_i_4_n_0 ,\counter[7]_i_5_n_0 ,\counter[7]_i_6_n_0 ,\counter[7]_i_7_n_0 ,\counter[7]_i_8_n_0 ,\counter[7]_i_9_n_0 }),
        .O({\counter_reg[7]_i_1_n_8 ,\counter_reg[7]_i_1_n_9 ,\counter_reg[7]_i_1_n_10 ,\counter_reg[7]_i_1_n_11 ,\counter_reg[7]_i_1_n_12 ,\counter_reg[7]_i_1_n_13 ,\counter_reg[7]_i_1_n_14 ,\counter_reg[7]_i_1_n_15 }),
        .S({\counter[7]_i_10_n_0 ,\counter[7]_i_11_n_0 ,\counter[7]_i_12_n_0 ,\counter[7]_i_13_n_0 ,\counter[7]_i_14_n_0 ,\counter[7]_i_15_n_0 ,\counter[7]_i_16_n_0 ,\counter[7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1
       (.CI(overflow_r_reg_i_2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2
       (.CI(overflow_r_reg_i_4_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2_n_0,overflow_r_reg_i_2_n_1,overflow_r_reg_i_2_n_2,overflow_r_reg_i_2_n_3,overflow_r_reg_i_2_n_4,overflow_r_reg_i_2_n_5,overflow_r_reg_i_2_n_6,overflow_r_reg_i_2_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5_n_0,overflow_r_i_6_n_0,overflow_r_i_7_n_0,overflow_r_i_8_n_0,overflow_r_i_9_n_0,overflow_r_i_10_n_0,overflow_r_i_11_n_0,overflow_r_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4_n_0,overflow_r_reg_i_4_n_1,overflow_r_reg_i_4_n_2,overflow_r_reg_i_4_n_3,overflow_r_reg_i_4_n_4,overflow_r_reg_i_4_n_5,overflow_r_reg_i_4_n_6,overflow_r_reg_i_4_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13_n_0,overflow_r_i_14_n_0,overflow_r_i_15_n_0,overflow_r_i_16_n_0,overflow_r_i_17_n_0,overflow_r_i_18_n_0,overflow_r_i_19_n_0,overflow_r_i_20_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_29 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0_n_0),
        .\dg_out_r_reg[10] (g0_b10_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10_n_0),
        .\dg_out_r_reg[11] (g0_b11_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11_n_0),
        .\dg_out_r_reg[12] (g0_b12_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12_n_0),
        .\dg_out_r_reg[13] (g0_b13_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13_n_0),
        .\dg_out_r_reg[14] (g0_b14_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14_n_0),
        .\dg_out_r_reg[1] (g0_b1_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1_n_0),
        .\dg_out_r_reg[2] (g0_b2_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2_n_0),
        .\dg_out_r_reg[3] (g0_b3_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3_n_0),
        .\dg_out_r_reg[4] (g0_b4_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4_n_0),
        .\dg_out_r_reg[5] (g0_b5_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5_n_0),
        .\dg_out_r_reg[6] (g0_b6_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6_n_0),
        .\dg_out_r_reg[7] (g0_b7_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7_n_0),
        .\dg_out_r_reg[8] (g0_b8_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8_n_0),
        .\dg_out_r_reg[9] (g0_b9_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_0
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    S,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r);
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]S;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [7:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;

  wire [0:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire \counter[15]_i_10__9_n_0 ;
  wire \counter[15]_i_11__9_n_0 ;
  wire \counter[15]_i_12__9_n_0 ;
  wire \counter[15]_i_13__9_n_0 ;
  wire \counter[15]_i_14__9_n_0 ;
  wire \counter[15]_i_15__9_n_0 ;
  wire \counter[15]_i_16__9_n_0 ;
  wire \counter[15]_i_2__9_n_0 ;
  wire \counter[15]_i_3__9_n_0 ;
  wire \counter[15]_i_4__9_n_0 ;
  wire \counter[15]_i_5__9_n_0 ;
  wire \counter[15]_i_6__9_n_0 ;
  wire \counter[15]_i_7__9_n_0 ;
  wire \counter[15]_i_8__9_n_0 ;
  wire \counter[15]_i_9__9_n_0 ;
  wire \counter[7]_i_10__9_n_0 ;
  wire \counter[7]_i_11__9_n_0 ;
  wire \counter[7]_i_12__9_n_0 ;
  wire \counter[7]_i_13__9_n_0 ;
  wire \counter[7]_i_14__9_n_0 ;
  wire \counter[7]_i_15__9_n_0 ;
  wire \counter[7]_i_16__9_n_0 ;
  wire \counter[7]_i_17__9_n_0 ;
  wire \counter[7]_i_2__9_n_0 ;
  wire \counter[7]_i_3__9_n_0 ;
  wire \counter[7]_i_4__9_n_0 ;
  wire \counter[7]_i_5__9_n_0 ;
  wire \counter[7]_i_6__9_n_0 ;
  wire \counter[7]_i_7__9_n_0 ;
  wire \counter[7]_i_8__9_n_0 ;
  wire \counter[7]_i_9__9_n_0 ;
  wire \counter_reg[15]_i_1__9_n_1 ;
  wire \counter_reg[15]_i_1__9_n_10 ;
  wire \counter_reg[15]_i_1__9_n_11 ;
  wire \counter_reg[15]_i_1__9_n_12 ;
  wire \counter_reg[15]_i_1__9_n_13 ;
  wire \counter_reg[15]_i_1__9_n_14 ;
  wire \counter_reg[15]_i_1__9_n_15 ;
  wire \counter_reg[15]_i_1__9_n_2 ;
  wire \counter_reg[15]_i_1__9_n_3 ;
  wire \counter_reg[15]_i_1__9_n_4 ;
  wire \counter_reg[15]_i_1__9_n_5 ;
  wire \counter_reg[15]_i_1__9_n_6 ;
  wire \counter_reg[15]_i_1__9_n_7 ;
  wire \counter_reg[15]_i_1__9_n_8 ;
  wire \counter_reg[15]_i_1__9_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_i_1__9_n_0 ;
  wire \counter_reg[7]_i_1__9_n_1 ;
  wire \counter_reg[7]_i_1__9_n_10 ;
  wire \counter_reg[7]_i_1__9_n_11 ;
  wire \counter_reg[7]_i_1__9_n_12 ;
  wire \counter_reg[7]_i_1__9_n_13 ;
  wire \counter_reg[7]_i_1__9_n_14 ;
  wire \counter_reg[7]_i_1__9_n_15 ;
  wire \counter_reg[7]_i_1__9_n_2 ;
  wire \counter_reg[7]_i_1__9_n_3 ;
  wire \counter_reg[7]_i_1__9_n_4 ;
  wire \counter_reg[7]_i_1__9_n_5 ;
  wire \counter_reg[7]_i_1__9_n_6 ;
  wire \counter_reg[7]_i_1__9_n_7 ;
  wire \counter_reg[7]_i_1__9_n_8 ;
  wire \counter_reg[7]_i_1__9_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__9_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__9_n_0;
  wire g0_b10__9_n_0;
  wire g0_b11__9_n_0;
  wire g0_b12__9_n_0;
  wire g0_b13__9_n_0;
  wire g0_b14__9_n_0;
  wire g0_b1__9_n_0;
  wire g0_b2__9_n_0;
  wire g0_b3__9_n_0;
  wire g0_b4__9_n_0;
  wire g0_b5__9_n_0;
  wire g0_b6__9_n_0;
  wire g0_b7__9_n_0;
  wire g0_b8__9_n_0;
  wire g0_b9__9_n_0;
  wire g1_b0__9_n_0;
  wire g1_b10__9_n_0;
  wire g1_b11__9_n_0;
  wire g1_b12__9_n_0;
  wire g1_b13__9_n_0;
  wire g1_b14__9_n_0;
  wire g1_b1__9_n_0;
  wire g1_b2__9_n_0;
  wire g1_b3__9_n_0;
  wire g1_b4__9_n_0;
  wire g1_b5__9_n_0;
  wire g1_b6__9_n_0;
  wire g1_b7__9_n_0;
  wire g1_b8__9_n_0;
  wire g1_b9__9_n_0;
  wire [7:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__9_n_0;
  wire overflow_r_i_11__9_n_0;
  wire overflow_r_i_12__9_n_0;
  wire overflow_r_i_13__9_n_0;
  wire overflow_r_i_14__9_n_0;
  wire overflow_r_i_15__9_n_0;
  wire overflow_r_i_16__9_n_0;
  wire overflow_r_i_17__9_n_0;
  wire overflow_r_i_18__9_n_0;
  wire overflow_r_i_19__9_n_0;
  wire overflow_r_i_20__9_n_0;
  wire overflow_r_i_5__9_n_0;
  wire overflow_r_i_6__9_n_0;
  wire overflow_r_i_7__9_n_0;
  wire overflow_r_i_8__9_n_0;
  wire overflow_r_i_9__9_n_0;
  wire overflow_r_reg_i_2__9_n_0;
  wire overflow_r_reg_i_2__9_n_1;
  wire overflow_r_reg_i_2__9_n_2;
  wire overflow_r_reg_i_2__9_n_3;
  wire overflow_r_reg_i_2__9_n_4;
  wire overflow_r_reg_i_2__9_n_5;
  wire overflow_r_reg_i_2__9_n_6;
  wire overflow_r_reg_i_2__9_n_7;
  wire overflow_r_reg_i_4__9_n_0;
  wire overflow_r_reg_i_4__9_n_1;
  wire overflow_r_reg_i_4__9_n_2;
  wire overflow_r_reg_i_4__9_n_3;
  wire overflow_r_reg_i_4__9_n_4;
  wire overflow_r_reg_i_4__9_n_5;
  wire overflow_r_reg_i_4__9_n_6;
  wire overflow_r_reg_i_4__9_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__9_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__9_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__9_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__9_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__9_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__9 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_10__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__9 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_11__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__9 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_12__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__9 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_13__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__9 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_14__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__9 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_15__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__9 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_16__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__9 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__9 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__9 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__9 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__9 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__9 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__9 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__9 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_9__9_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__9 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[7]_i_10__9_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__9 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__9_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__9 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__9_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__9 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__9_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__9 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__9_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__9 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__9_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__9 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__9_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__9 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__9 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__9 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__9 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__9 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__9 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__9 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__9 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__9 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__9 
       (.CI(\counter_reg[7]_i_1__9_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__9_CO_UNCONNECTED [7],\counter_reg[15]_i_1__9_n_1 ,\counter_reg[15]_i_1__9_n_2 ,\counter_reg[15]_i_1__9_n_3 ,\counter_reg[15]_i_1__9_n_4 ,\counter_reg[15]_i_1__9_n_5 ,\counter_reg[15]_i_1__9_n_6 ,\counter_reg[15]_i_1__9_n_7 }),
        .DI({1'b0,\counter[15]_i_2__9_n_0 ,\counter[15]_i_3__9_n_0 ,\counter[15]_i_4__9_n_0 ,\counter[15]_i_5__9_n_0 ,\counter[15]_i_6__9_n_0 ,\counter[15]_i_7__9_n_0 ,\counter[15]_i_8__9_n_0 }),
        .O({\counter_reg[15]_i_1__9_n_8 ,\counter_reg[15]_i_1__9_n_9 ,\counter_reg[15]_i_1__9_n_10 ,\counter_reg[15]_i_1__9_n_11 ,\counter_reg[15]_i_1__9_n_12 ,\counter_reg[15]_i_1__9_n_13 ,\counter_reg[15]_i_1__9_n_14 ,\counter_reg[15]_i_1__9_n_15 }),
        .S({\counter[15]_i_9__9_n_0 ,\counter[15]_i_10__9_n_0 ,\counter[15]_i_11__9_n_0 ,\counter[15]_i_12__9_n_0 ,\counter[15]_i_13__9_n_0 ,\counter[15]_i_14__9_n_0 ,\counter[15]_i_15__9_n_0 ,\counter[15]_i_16__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__9_n_0 ,\counter_reg[7]_i_1__9_n_1 ,\counter_reg[7]_i_1__9_n_2 ,\counter_reg[7]_i_1__9_n_3 ,\counter_reg[7]_i_1__9_n_4 ,\counter_reg[7]_i_1__9_n_5 ,\counter_reg[7]_i_1__9_n_6 ,\counter_reg[7]_i_1__9_n_7 }),
        .DI({\counter[7]_i_2__9_n_0 ,\counter[7]_i_3__9_n_0 ,\counter[7]_i_4__9_n_0 ,\counter[7]_i_5__9_n_0 ,\counter[7]_i_6__9_n_0 ,\counter[7]_i_7__9_n_0 ,\counter[7]_i_8__9_n_0 ,\counter[7]_i_9__9_n_0 }),
        .O({\counter_reg[7]_i_1__9_n_8 ,\counter_reg[7]_i_1__9_n_9 ,\counter_reg[7]_i_1__9_n_10 ,\counter_reg[7]_i_1__9_n_11 ,\counter_reg[7]_i_1__9_n_12 ,\counter_reg[7]_i_1__9_n_13 ,\counter_reg[7]_i_1__9_n_14 ,\counter_reg[7]_i_1__9_n_15 }),
        .S({\counter[7]_i_10__9_n_0 ,\counter[7]_i_11__9_n_0 ,\counter[7]_i_12__9_n_0 ,\counter[7]_i_13__9_n_0 ,\counter[7]_i_14__9_n_0 ,\counter[7]_i_15__9_n_0 ,\counter[7]_i_16__9_n_0 ,\counter[7]_i_17__9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__9_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__9_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__9 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__9_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__9_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__9_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__9_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__9_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__9_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__9_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__9_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__9_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__9_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__9_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__9_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__9_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__9_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__9_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__9_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__9_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__9_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__9_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__9_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__9_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__9_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__9_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__9_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__9_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__9_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__9_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__9_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__9_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__9_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__9
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__9
       (.I0(Q[10]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_10__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__9
       (.I0(Q[9]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_11__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__9
       (.I0(Q[8]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_12__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__9
       (.I0(Q[7]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_13__9_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__9
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__9_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__9
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__9_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__9
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__9_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__9
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__9_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__9
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__9_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__9
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__9_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__9
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__9
       (.I0(Q[15]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_5__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__9
       (.I0(Q[14]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_6__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__9
       (.I0(Q[13]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_7__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__9
       (.I0(Q[12]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_8__9_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__9
       (.I0(Q[11]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_9__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__9
       (.CI(overflow_r_reg_i_2__9_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__9_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__9_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__9
       (.CI(overflow_r_reg_i_4__9_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__9_n_0,overflow_r_reg_i_2__9_n_1,overflow_r_reg_i_2__9_n_2,overflow_r_reg_i_2__9_n_3,overflow_r_reg_i_2__9_n_4,overflow_r_reg_i_2__9_n_5,overflow_r_reg_i_2__9_n_6,overflow_r_reg_i_2__9_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__9_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__9_n_0,overflow_r_i_6__9_n_0,overflow_r_i_7__9_n_0,overflow_r_i_8__9_n_0,overflow_r_i_9__9_n_0,overflow_r_i_10__9_n_0,overflow_r_i_11__9_n_0,overflow_r_i_12__9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__9
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__9_n_0,overflow_r_reg_i_4__9_n_1,overflow_r_reg_i_4__9_n_2,overflow_r_reg_i_4__9_n_3,overflow_r_reg_i_4__9_n_4,overflow_r_reg_i_4__9_n_5,overflow_r_reg_i_4__9_n_6,overflow_r_reg_i_4__9_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__9_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__9_n_0,overflow_r_i_14__9_n_0,overflow_r_i_15__9_n_0,overflow_r_i_16__9_n_0,overflow_r_i_17__9_n_0,overflow_r_i_18__9_n_0,overflow_r_i_19__9_n_0,overflow_r_i_20__9_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__9 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_28 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__9_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__9_n_0),
        .\dg_out_r_reg[10] (g0_b10__9_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__9_n_0),
        .\dg_out_r_reg[11] (g0_b11__9_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__9_n_0),
        .\dg_out_r_reg[12] (g0_b12__9_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__9_n_0),
        .\dg_out_r_reg[13] (g0_b13__9_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__9_n_0),
        .\dg_out_r_reg[14] (g0_b14__9_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__9_n_0),
        .\dg_out_r_reg[1] (g0_b1__9_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__9_n_0),
        .\dg_out_r_reg[2] (g0_b2__9_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__9_n_0),
        .\dg_out_r_reg[3] (g0_b3__9_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__9_n_0),
        .\dg_out_r_reg[4] (g0_b4__9_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__9_n_0),
        .\dg_out_r_reg[5] (g0_b5__9_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__9_n_0),
        .\dg_out_r_reg[6] (g0_b6__9_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__9_n_0),
        .\dg_out_r_reg[7] (g0_b7__9_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__9_n_0),
        .\dg_out_r_reg[8] (g0_b8__9_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__9_n_0),
        .\dg_out_r_reg[9] (g0_b9__9_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_1
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    dg_enable_int,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    S,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_0 ,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    dg_inc_r);
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input [0:0]dg_enable_int;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]S;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [7:0]inc_by_2sC_r;
  input \counter_reg[7]_0 ;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input [0:0]dg_inc_r;

  wire [0:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire \counter[15]_i_10__10_n_0 ;
  wire \counter[15]_i_11__10_n_0 ;
  wire \counter[15]_i_12__10_n_0 ;
  wire \counter[15]_i_13__10_n_0 ;
  wire \counter[15]_i_14__10_n_0 ;
  wire \counter[15]_i_15__10_n_0 ;
  wire \counter[15]_i_16__10_n_0 ;
  wire \counter[15]_i_2__10_n_0 ;
  wire \counter[15]_i_3__10_n_0 ;
  wire \counter[15]_i_4__10_n_0 ;
  wire \counter[15]_i_5__10_n_0 ;
  wire \counter[15]_i_6__10_n_0 ;
  wire \counter[15]_i_7__10_n_0 ;
  wire \counter[15]_i_8__10_n_0 ;
  wire \counter[15]_i_9__10_n_0 ;
  wire \counter[7]_i_10__10_n_0 ;
  wire \counter[7]_i_11__10_n_0 ;
  wire \counter[7]_i_12__10_n_0 ;
  wire \counter[7]_i_13__10_n_0 ;
  wire \counter[7]_i_14__10_n_0 ;
  wire \counter[7]_i_15__10_n_0 ;
  wire \counter[7]_i_16__10_n_0 ;
  wire \counter[7]_i_17__10_n_0 ;
  wire \counter[7]_i_2__10_n_0 ;
  wire \counter[7]_i_3__10_n_0 ;
  wire \counter[7]_i_4__10_n_0 ;
  wire \counter[7]_i_5__10_n_0 ;
  wire \counter[7]_i_6__10_n_0 ;
  wire \counter[7]_i_7__10_n_0 ;
  wire \counter[7]_i_8__10_n_0 ;
  wire \counter[7]_i_9__10_n_0 ;
  wire \counter_reg[15]_i_1__10_n_1 ;
  wire \counter_reg[15]_i_1__10_n_10 ;
  wire \counter_reg[15]_i_1__10_n_11 ;
  wire \counter_reg[15]_i_1__10_n_12 ;
  wire \counter_reg[15]_i_1__10_n_13 ;
  wire \counter_reg[15]_i_1__10_n_14 ;
  wire \counter_reg[15]_i_1__10_n_15 ;
  wire \counter_reg[15]_i_1__10_n_2 ;
  wire \counter_reg[15]_i_1__10_n_3 ;
  wire \counter_reg[15]_i_1__10_n_4 ;
  wire \counter_reg[15]_i_1__10_n_5 ;
  wire \counter_reg[15]_i_1__10_n_6 ;
  wire \counter_reg[15]_i_1__10_n_7 ;
  wire \counter_reg[15]_i_1__10_n_8 ;
  wire \counter_reg[15]_i_1__10_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_i_1__10_n_0 ;
  wire \counter_reg[7]_i_1__10_n_1 ;
  wire \counter_reg[7]_i_1__10_n_10 ;
  wire \counter_reg[7]_i_1__10_n_11 ;
  wire \counter_reg[7]_i_1__10_n_12 ;
  wire \counter_reg[7]_i_1__10_n_13 ;
  wire \counter_reg[7]_i_1__10_n_14 ;
  wire \counter_reg[7]_i_1__10_n_15 ;
  wire \counter_reg[7]_i_1__10_n_2 ;
  wire \counter_reg[7]_i_1__10_n_3 ;
  wire \counter_reg[7]_i_1__10_n_4 ;
  wire \counter_reg[7]_i_1__10_n_5 ;
  wire \counter_reg[7]_i_1__10_n_6 ;
  wire \counter_reg[7]_i_1__10_n_7 ;
  wire \counter_reg[7]_i_1__10_n_8 ;
  wire \counter_reg[7]_i_1__10_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_enable_int;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__10_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__10_n_0;
  wire g0_b10__10_n_0;
  wire g0_b11__10_n_0;
  wire g0_b12__10_n_0;
  wire g0_b13__10_n_0;
  wire g0_b14__10_n_0;
  wire g0_b1__10_n_0;
  wire g0_b2__10_n_0;
  wire g0_b3__10_n_0;
  wire g0_b4__10_n_0;
  wire g0_b5__10_n_0;
  wire g0_b6__10_n_0;
  wire g0_b7__10_n_0;
  wire g0_b8__10_n_0;
  wire g0_b9__10_n_0;
  wire g1_b0__10_n_0;
  wire g1_b10__10_n_0;
  wire g1_b11__10_n_0;
  wire g1_b12__10_n_0;
  wire g1_b13__10_n_0;
  wire g1_b14__10_n_0;
  wire g1_b1__10_n_0;
  wire g1_b2__10_n_0;
  wire g1_b3__10_n_0;
  wire g1_b4__10_n_0;
  wire g1_b5__10_n_0;
  wire g1_b6__10_n_0;
  wire g1_b7__10_n_0;
  wire g1_b8__10_n_0;
  wire g1_b9__10_n_0;
  wire [7:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__10_n_0;
  wire overflow_r_i_11__10_n_0;
  wire overflow_r_i_12__10_n_0;
  wire overflow_r_i_13__10_n_0;
  wire overflow_r_i_14__10_n_0;
  wire overflow_r_i_15__10_n_0;
  wire overflow_r_i_16__10_n_0;
  wire overflow_r_i_17__10_n_0;
  wire overflow_r_i_18__10_n_0;
  wire overflow_r_i_19__10_n_0;
  wire overflow_r_i_20__10_n_0;
  wire overflow_r_i_5__10_n_0;
  wire overflow_r_i_6__10_n_0;
  wire overflow_r_i_7__10_n_0;
  wire overflow_r_i_8__10_n_0;
  wire overflow_r_i_9__10_n_0;
  wire overflow_r_reg_i_2__10_n_0;
  wire overflow_r_reg_i_2__10_n_1;
  wire overflow_r_reg_i_2__10_n_2;
  wire overflow_r_reg_i_2__10_n_3;
  wire overflow_r_reg_i_2__10_n_4;
  wire overflow_r_reg_i_2__10_n_5;
  wire overflow_r_reg_i_2__10_n_6;
  wire overflow_r_reg_i_2__10_n_7;
  wire overflow_r_reg_i_4__10_n_0;
  wire overflow_r_reg_i_4__10_n_1;
  wire overflow_r_reg_i_4__10_n_2;
  wire overflow_r_reg_i_4__10_n_3;
  wire overflow_r_reg_i_4__10_n_4;
  wire overflow_r_reg_i_4__10_n_5;
  wire overflow_r_reg_i_4__10_n_6;
  wire overflow_r_reg_i_4__10_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__10_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__10_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__10_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__10_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__10_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__10 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_10__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__10 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_11__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__10 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_12__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__10 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_13__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__10 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_14__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__10 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_15__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__10 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_16__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__10 
       (.I0(Q[14]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__10 
       (.I0(Q[13]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_3__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__10 
       (.I0(Q[12]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_4__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__10 
       (.I0(Q[11]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_5__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__10 
       (.I0(Q[10]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_6__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__10 
       (.I0(Q[9]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_7__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__10 
       (.I0(Q[8]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_8__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__10 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_9__10_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__10 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[7]_i_10__10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__10 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__10 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_12__10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__10 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_13__10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__10 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_14__10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__10 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_15__10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__10 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_16__10_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__10 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_0 ),
        .O(\counter[7]_i_17__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__10 
       (.I0(Q[7]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_2__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__10 
       (.I0(Q[6]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_3__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__10 
       (.I0(Q[5]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_4__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__10 
       (.I0(Q[4]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_5__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__10 
       (.I0(Q[3]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_6__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__10 
       (.I0(Q[2]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_7__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__10 
       (.I0(Q[1]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_8__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__10 
       (.I0(Q[0]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_9__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__10 
       (.CI(\counter_reg[7]_i_1__10_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__10_CO_UNCONNECTED [7],\counter_reg[15]_i_1__10_n_1 ,\counter_reg[15]_i_1__10_n_2 ,\counter_reg[15]_i_1__10_n_3 ,\counter_reg[15]_i_1__10_n_4 ,\counter_reg[15]_i_1__10_n_5 ,\counter_reg[15]_i_1__10_n_6 ,\counter_reg[15]_i_1__10_n_7 }),
        .DI({1'b0,\counter[15]_i_2__10_n_0 ,\counter[15]_i_3__10_n_0 ,\counter[15]_i_4__10_n_0 ,\counter[15]_i_5__10_n_0 ,\counter[15]_i_6__10_n_0 ,\counter[15]_i_7__10_n_0 ,\counter[15]_i_8__10_n_0 }),
        .O({\counter_reg[15]_i_1__10_n_8 ,\counter_reg[15]_i_1__10_n_9 ,\counter_reg[15]_i_1__10_n_10 ,\counter_reg[15]_i_1__10_n_11 ,\counter_reg[15]_i_1__10_n_12 ,\counter_reg[15]_i_1__10_n_13 ,\counter_reg[15]_i_1__10_n_14 ,\counter_reg[15]_i_1__10_n_15 }),
        .S({\counter[15]_i_9__10_n_0 ,\counter[15]_i_10__10_n_0 ,\counter[15]_i_11__10_n_0 ,\counter[15]_i_12__10_n_0 ,\counter[15]_i_13__10_n_0 ,\counter[15]_i_14__10_n_0 ,\counter[15]_i_15__10_n_0 ,\counter[15]_i_16__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__10_n_0 ,\counter_reg[7]_i_1__10_n_1 ,\counter_reg[7]_i_1__10_n_2 ,\counter_reg[7]_i_1__10_n_3 ,\counter_reg[7]_i_1__10_n_4 ,\counter_reg[7]_i_1__10_n_5 ,\counter_reg[7]_i_1__10_n_6 ,\counter_reg[7]_i_1__10_n_7 }),
        .DI({\counter[7]_i_2__10_n_0 ,\counter[7]_i_3__10_n_0 ,\counter[7]_i_4__10_n_0 ,\counter[7]_i_5__10_n_0 ,\counter[7]_i_6__10_n_0 ,\counter[7]_i_7__10_n_0 ,\counter[7]_i_8__10_n_0 ,\counter[7]_i_9__10_n_0 }),
        .O({\counter_reg[7]_i_1__10_n_8 ,\counter_reg[7]_i_1__10_n_9 ,\counter_reg[7]_i_1__10_n_10 ,\counter_reg[7]_i_1__10_n_11 ,\counter_reg[7]_i_1__10_n_12 ,\counter_reg[7]_i_1__10_n_13 ,\counter_reg[7]_i_1__10_n_14 ,\counter_reg[7]_i_1__10_n_15 }),
        .S({\counter[7]_i_10__10_n_0 ,\counter[7]_i_11__10_n_0 ,\counter[7]_i_12__10_n_0 ,\counter[7]_i_13__10_n_0 ,\counter[7]_i_14__10_n_0 ,\counter[7]_i_15__10_n_0 ,\counter[7]_i_16__10_n_0 ,\counter[7]_i_17__10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__10_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__10_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__10 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__10_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__10_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__10_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__10_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__10_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__10_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__10_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__10_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__10_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__10_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__10_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__10_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__10_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__10_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__10_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__10_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__10_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__10_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__10_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__10_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__10_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__10_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__10_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__10_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__10_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__10_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__10_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__10_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__10_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__10_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__10
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__10
       (.I0(Q[10]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_10__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__10
       (.I0(Q[9]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_11__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__10
       (.I0(Q[8]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_12__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__10
       (.I0(Q[7]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_13__10_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__10
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__10_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__10
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_15__10_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__10
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_16__10_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__10
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_17__10_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__10
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_18__10_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__10
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_19__10_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__10
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_0 ),
        .O(overflow_r_i_20__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__10
       (.I0(Q[15]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_5__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__10
       (.I0(Q[14]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_6__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__10
       (.I0(Q[13]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_7__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__10
       (.I0(Q[12]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_8__10_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__10
       (.I0(Q[11]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_9__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__10
       (.CI(overflow_r_reg_i_2__10_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__10_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__10_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__10
       (.CI(overflow_r_reg_i_4__10_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__10_n_0,overflow_r_reg_i_2__10_n_1,overflow_r_reg_i_2__10_n_2,overflow_r_reg_i_2__10_n_3,overflow_r_reg_i_2__10_n_4,overflow_r_reg_i_2__10_n_5,overflow_r_reg_i_2__10_n_6,overflow_r_reg_i_2__10_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__10_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__10_n_0,overflow_r_i_6__10_n_0,overflow_r_i_7__10_n_0,overflow_r_i_8__10_n_0,overflow_r_i_9__10_n_0,overflow_r_i_10__10_n_0,overflow_r_i_11__10_n_0,overflow_r_i_12__10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__10
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__10_n_0,overflow_r_reg_i_4__10_n_1,overflow_r_reg_i_4__10_n_2,overflow_r_reg_i_4__10_n_3,overflow_r_reg_i_4__10_n_4,overflow_r_reg_i_4__10_n_5,overflow_r_reg_i_4__10_n_6,overflow_r_reg_i_4__10_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__10_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__10_n_0,overflow_r_i_14__10_n_0,overflow_r_i_15__10_n_0,overflow_r_i_16__10_n_0,overflow_r_i_17__10_n_0,overflow_r_i_18__10_n_0,overflow_r_i_19__10_n_0,overflow_r_i_20__10_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__10 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_27 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__10_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__10_n_0),
        .\dg_out_r_reg[10] (g0_b10__10_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__10_n_0),
        .\dg_out_r_reg[11] (g0_b11__10_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__10_n_0),
        .\dg_out_r_reg[12] (g0_b12__10_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__10_n_0),
        .\dg_out_r_reg[13] (g0_b13__10_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__10_n_0),
        .\dg_out_r_reg[14] (g0_b14__10_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__10_n_0),
        .\dg_out_r_reg[1] (g0_b1__10_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__10_n_0),
        .\dg_out_r_reg[2] (g0_b2__10_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__10_n_0),
        .\dg_out_r_reg[3] (g0_b3__10_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__10_n_0),
        .\dg_out_r_reg[4] (g0_b4__10_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__10_n_0),
        .\dg_out_r_reg[5] (g0_b5__10_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__10_n_0),
        .\dg_out_r_reg[6] (g0_b6__10_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__10_n_0),
        .\dg_out_r_reg[7] (g0_b7__10_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__10_n_0),
        .\dg_out_r_reg[8] (g0_b8__10_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__10_n_0),
        .\dg_out_r_reg[9] (g0_b9__10_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_10
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__4_n_0 ;
  wire \counter[15]_i_11__4_n_0 ;
  wire \counter[15]_i_12__4_n_0 ;
  wire \counter[15]_i_13__4_n_0 ;
  wire \counter[15]_i_14__4_n_0 ;
  wire \counter[15]_i_15__4_n_0 ;
  wire \counter[15]_i_16__4_n_0 ;
  wire \counter[15]_i_2__4_n_0 ;
  wire \counter[15]_i_3__4_n_0 ;
  wire \counter[15]_i_4__4_n_0 ;
  wire \counter[15]_i_5__4_n_0 ;
  wire \counter[15]_i_6__4_n_0 ;
  wire \counter[15]_i_7__4_n_0 ;
  wire \counter[15]_i_8__4_n_0 ;
  wire \counter[15]_i_9__4_n_0 ;
  wire \counter[7]_i_10__4_n_0 ;
  wire \counter[7]_i_11__4_n_0 ;
  wire \counter[7]_i_12__4_n_0 ;
  wire \counter[7]_i_13__4_n_0 ;
  wire \counter[7]_i_14__4_n_0 ;
  wire \counter[7]_i_15__4_n_0 ;
  wire \counter[7]_i_16__4_n_0 ;
  wire \counter[7]_i_17__4_n_0 ;
  wire \counter[7]_i_2__4_n_0 ;
  wire \counter[7]_i_3__4_n_0 ;
  wire \counter[7]_i_4__4_n_0 ;
  wire \counter[7]_i_5__4_n_0 ;
  wire \counter[7]_i_6__4_n_0 ;
  wire \counter[7]_i_7__4_n_0 ;
  wire \counter[7]_i_8__4_n_0 ;
  wire \counter[7]_i_9__4_n_0 ;
  wire \counter_reg[15]_i_1__4_n_1 ;
  wire \counter_reg[15]_i_1__4_n_10 ;
  wire \counter_reg[15]_i_1__4_n_11 ;
  wire \counter_reg[15]_i_1__4_n_12 ;
  wire \counter_reg[15]_i_1__4_n_13 ;
  wire \counter_reg[15]_i_1__4_n_14 ;
  wire \counter_reg[15]_i_1__4_n_15 ;
  wire \counter_reg[15]_i_1__4_n_2 ;
  wire \counter_reg[15]_i_1__4_n_3 ;
  wire \counter_reg[15]_i_1__4_n_4 ;
  wire \counter_reg[15]_i_1__4_n_5 ;
  wire \counter_reg[15]_i_1__4_n_6 ;
  wire \counter_reg[15]_i_1__4_n_7 ;
  wire \counter_reg[15]_i_1__4_n_8 ;
  wire \counter_reg[15]_i_1__4_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__4_n_0 ;
  wire \counter_reg[7]_i_1__4_n_1 ;
  wire \counter_reg[7]_i_1__4_n_10 ;
  wire \counter_reg[7]_i_1__4_n_11 ;
  wire \counter_reg[7]_i_1__4_n_12 ;
  wire \counter_reg[7]_i_1__4_n_13 ;
  wire \counter_reg[7]_i_1__4_n_14 ;
  wire \counter_reg[7]_i_1__4_n_15 ;
  wire \counter_reg[7]_i_1__4_n_2 ;
  wire \counter_reg[7]_i_1__4_n_3 ;
  wire \counter_reg[7]_i_1__4_n_4 ;
  wire \counter_reg[7]_i_1__4_n_5 ;
  wire \counter_reg[7]_i_1__4_n_6 ;
  wire \counter_reg[7]_i_1__4_n_7 ;
  wire \counter_reg[7]_i_1__4_n_8 ;
  wire \counter_reg[7]_i_1__4_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__4_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__4_n_0;
  wire g0_b10__4_n_0;
  wire g0_b11__4_n_0;
  wire g0_b12__4_n_0;
  wire g0_b13__4_n_0;
  wire g0_b14__4_n_0;
  wire g0_b1__4_n_0;
  wire g0_b2__4_n_0;
  wire g0_b3__4_n_0;
  wire g0_b4__4_n_0;
  wire g0_b5__4_n_0;
  wire g0_b6__4_n_0;
  wire g0_b7__4_n_0;
  wire g0_b8__4_n_0;
  wire g0_b9__4_n_0;
  wire g1_b0__4_n_0;
  wire g1_b10__4_n_0;
  wire g1_b11__4_n_0;
  wire g1_b12__4_n_0;
  wire g1_b13__4_n_0;
  wire g1_b14__4_n_0;
  wire g1_b1__4_n_0;
  wire g1_b2__4_n_0;
  wire g1_b3__4_n_0;
  wire g1_b4__4_n_0;
  wire g1_b5__4_n_0;
  wire g1_b6__4_n_0;
  wire g1_b7__4_n_0;
  wire g1_b8__4_n_0;
  wire g1_b9__4_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__4_n_0;
  wire overflow_r_i_11__4_n_0;
  wire overflow_r_i_12__4_n_0;
  wire overflow_r_i_13__4_n_0;
  wire overflow_r_i_14__4_n_0;
  wire overflow_r_i_15__4_n_0;
  wire overflow_r_i_16__4_n_0;
  wire overflow_r_i_17__4_n_0;
  wire overflow_r_i_18__4_n_0;
  wire overflow_r_i_19__4_n_0;
  wire overflow_r_i_20__4_n_0;
  wire overflow_r_i_5__4_n_0;
  wire overflow_r_i_6__4_n_0;
  wire overflow_r_i_7__4_n_0;
  wire overflow_r_i_8__4_n_0;
  wire overflow_r_i_9__4_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__4_n_0;
  wire overflow_r_reg_i_2__4_n_1;
  wire overflow_r_reg_i_2__4_n_2;
  wire overflow_r_reg_i_2__4_n_3;
  wire overflow_r_reg_i_2__4_n_4;
  wire overflow_r_reg_i_2__4_n_5;
  wire overflow_r_reg_i_2__4_n_6;
  wire overflow_r_reg_i_2__4_n_7;
  wire overflow_r_reg_i_4__4_n_0;
  wire overflow_r_reg_i_4__4_n_1;
  wire overflow_r_reg_i_4__4_n_2;
  wire overflow_r_reg_i_4__4_n_3;
  wire overflow_r_reg_i_4__4_n_4;
  wire overflow_r_reg_i_4__4_n_5;
  wire overflow_r_reg_i_4__4_n_6;
  wire overflow_r_reg_i_4__4_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__4_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__4_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__4_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__4_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__4 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__4 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__4 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__4 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__4 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__4 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__4 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__4 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__4 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__4 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__4 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__4 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__4 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__4 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__4 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__4 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__4 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__4_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__4 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__4_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__4 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__4_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__4 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__4_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__4 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__4_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__4 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__4_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__4 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__4 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__4 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__4 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__4 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__4 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__4 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__4 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__4 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__4 
       (.CI(\counter_reg[7]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__4_CO_UNCONNECTED [7],\counter_reg[15]_i_1__4_n_1 ,\counter_reg[15]_i_1__4_n_2 ,\counter_reg[15]_i_1__4_n_3 ,\counter_reg[15]_i_1__4_n_4 ,\counter_reg[15]_i_1__4_n_5 ,\counter_reg[15]_i_1__4_n_6 ,\counter_reg[15]_i_1__4_n_7 }),
        .DI({1'b0,\counter[15]_i_2__4_n_0 ,\counter[15]_i_3__4_n_0 ,\counter[15]_i_4__4_n_0 ,\counter[15]_i_5__4_n_0 ,\counter[15]_i_6__4_n_0 ,\counter[15]_i_7__4_n_0 ,\counter[15]_i_8__4_n_0 }),
        .O({\counter_reg[15]_i_1__4_n_8 ,\counter_reg[15]_i_1__4_n_9 ,\counter_reg[15]_i_1__4_n_10 ,\counter_reg[15]_i_1__4_n_11 ,\counter_reg[15]_i_1__4_n_12 ,\counter_reg[15]_i_1__4_n_13 ,\counter_reg[15]_i_1__4_n_14 ,\counter_reg[15]_i_1__4_n_15 }),
        .S({\counter[15]_i_9__4_n_0 ,\counter[15]_i_10__4_n_0 ,\counter[15]_i_11__4_n_0 ,\counter[15]_i_12__4_n_0 ,\counter[15]_i_13__4_n_0 ,\counter[15]_i_14__4_n_0 ,\counter[15]_i_15__4_n_0 ,\counter[15]_i_16__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__4_n_0 ,\counter_reg[7]_i_1__4_n_1 ,\counter_reg[7]_i_1__4_n_2 ,\counter_reg[7]_i_1__4_n_3 ,\counter_reg[7]_i_1__4_n_4 ,\counter_reg[7]_i_1__4_n_5 ,\counter_reg[7]_i_1__4_n_6 ,\counter_reg[7]_i_1__4_n_7 }),
        .DI({\counter[7]_i_2__4_n_0 ,\counter[7]_i_3__4_n_0 ,\counter[7]_i_4__4_n_0 ,\counter[7]_i_5__4_n_0 ,\counter[7]_i_6__4_n_0 ,\counter[7]_i_7__4_n_0 ,\counter[7]_i_8__4_n_0 ,\counter[7]_i_9__4_n_0 }),
        .O({\counter_reg[7]_i_1__4_n_8 ,\counter_reg[7]_i_1__4_n_9 ,\counter_reg[7]_i_1__4_n_10 ,\counter_reg[7]_i_1__4_n_11 ,\counter_reg[7]_i_1__4_n_12 ,\counter_reg[7]_i_1__4_n_13 ,\counter_reg[7]_i_1__4_n_14 ,\counter_reg[7]_i_1__4_n_15 }),
        .S({\counter[7]_i_10__4_n_0 ,\counter[7]_i_11__4_n_0 ,\counter[7]_i_12__4_n_0 ,\counter[7]_i_13__4_n_0 ,\counter[7]_i_14__4_n_0 ,\counter[7]_i_15__4_n_0 ,\counter[7]_i_16__4_n_0 ,\counter[7]_i_17__4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__4_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__4_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__4 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__4_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__4_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__4_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__4_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__4_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__4_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__4_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__4_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__4_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__4_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__4_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__4_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__4_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__4_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__4_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__4_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__4_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__4_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__4_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__4_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__4_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__4_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__4_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__4_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__4_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__4_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__4_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__4_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__4_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__4_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__4
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__4
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__4
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__4
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__4
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__4
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__4
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__4
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__4
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__4
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__4
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__4_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__4
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__4
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__4
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__4
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__4
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__4_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__4
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__4
       (.CI(overflow_r_reg_i_2__4_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__4_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__4_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__4
       (.CI(overflow_r_reg_i_4__4_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__4_n_0,overflow_r_reg_i_2__4_n_1,overflow_r_reg_i_2__4_n_2,overflow_r_reg_i_2__4_n_3,overflow_r_reg_i_2__4_n_4,overflow_r_reg_i_2__4_n_5,overflow_r_reg_i_2__4_n_6,overflow_r_reg_i_2__4_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__4_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__4_n_0,overflow_r_i_6__4_n_0,overflow_r_i_7__4_n_0,overflow_r_i_8__4_n_0,overflow_r_i_9__4_n_0,overflow_r_i_10__4_n_0,overflow_r_i_11__4_n_0,overflow_r_i_12__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__4_n_0,overflow_r_reg_i_4__4_n_1,overflow_r_reg_i_4__4_n_2,overflow_r_reg_i_4__4_n_3,overflow_r_reg_i_4__4_n_4,overflow_r_reg_i_4__4_n_5,overflow_r_reg_i_4__4_n_6,overflow_r_reg_i_4__4_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__4_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__4_n_0,overflow_r_i_14__4_n_0,overflow_r_i_15__4_n_0,overflow_r_i_16__4_n_0,overflow_r_i_17__4_n_0,overflow_r_i_18__4_n_0,overflow_r_i_19__4_n_0,overflow_r_i_20__4_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__4 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_18 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__4_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__4_n_0),
        .\dg_out_r_reg[10] (g0_b10__4_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__4_n_0),
        .\dg_out_r_reg[11] (g0_b11__4_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__4_n_0),
        .\dg_out_r_reg[12] (g0_b12__4_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__4_n_0),
        .\dg_out_r_reg[13] (g0_b13__4_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__4_n_0),
        .\dg_out_r_reg[14] (g0_b14__4_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__4_n_0),
        .\dg_out_r_reg[1] (g0_b1__4_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__4_n_0),
        .\dg_out_r_reg[2] (g0_b2__4_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__4_n_0),
        .\dg_out_r_reg[3] (g0_b3__4_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__4_n_0),
        .\dg_out_r_reg[4] (g0_b4__4_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__4_n_0),
        .\dg_out_r_reg[5] (g0_b5__4_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__4_n_0),
        .\dg_out_r_reg[6] (g0_b6__4_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__4_n_0),
        .\dg_out_r_reg[7] (g0_b7__4_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__4_n_0),
        .\dg_out_r_reg[8] (g0_b8__4_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__4_n_0),
        .\dg_out_r_reg[9] (g0_b9__4_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_11
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__5_n_0 ;
  wire \counter[15]_i_11__5_n_0 ;
  wire \counter[15]_i_12__5_n_0 ;
  wire \counter[15]_i_13__5_n_0 ;
  wire \counter[15]_i_14__5_n_0 ;
  wire \counter[15]_i_15__5_n_0 ;
  wire \counter[15]_i_16__5_n_0 ;
  wire \counter[15]_i_2__5_n_0 ;
  wire \counter[15]_i_3__5_n_0 ;
  wire \counter[15]_i_4__5_n_0 ;
  wire \counter[15]_i_5__5_n_0 ;
  wire \counter[15]_i_6__5_n_0 ;
  wire \counter[15]_i_7__5_n_0 ;
  wire \counter[15]_i_8__5_n_0 ;
  wire \counter[15]_i_9__5_n_0 ;
  wire \counter[7]_i_10__5_n_0 ;
  wire \counter[7]_i_11__5_n_0 ;
  wire \counter[7]_i_12__5_n_0 ;
  wire \counter[7]_i_13__5_n_0 ;
  wire \counter[7]_i_14__5_n_0 ;
  wire \counter[7]_i_15__5_n_0 ;
  wire \counter[7]_i_16__5_n_0 ;
  wire \counter[7]_i_17__5_n_0 ;
  wire \counter[7]_i_2__5_n_0 ;
  wire \counter[7]_i_3__5_n_0 ;
  wire \counter[7]_i_4__5_n_0 ;
  wire \counter[7]_i_5__5_n_0 ;
  wire \counter[7]_i_6__5_n_0 ;
  wire \counter[7]_i_7__5_n_0 ;
  wire \counter[7]_i_8__5_n_0 ;
  wire \counter[7]_i_9__5_n_0 ;
  wire \counter_reg[15]_i_1__5_n_1 ;
  wire \counter_reg[15]_i_1__5_n_10 ;
  wire \counter_reg[15]_i_1__5_n_11 ;
  wire \counter_reg[15]_i_1__5_n_12 ;
  wire \counter_reg[15]_i_1__5_n_13 ;
  wire \counter_reg[15]_i_1__5_n_14 ;
  wire \counter_reg[15]_i_1__5_n_15 ;
  wire \counter_reg[15]_i_1__5_n_2 ;
  wire \counter_reg[15]_i_1__5_n_3 ;
  wire \counter_reg[15]_i_1__5_n_4 ;
  wire \counter_reg[15]_i_1__5_n_5 ;
  wire \counter_reg[15]_i_1__5_n_6 ;
  wire \counter_reg[15]_i_1__5_n_7 ;
  wire \counter_reg[15]_i_1__5_n_8 ;
  wire \counter_reg[15]_i_1__5_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__5_n_0 ;
  wire \counter_reg[7]_i_1__5_n_1 ;
  wire \counter_reg[7]_i_1__5_n_10 ;
  wire \counter_reg[7]_i_1__5_n_11 ;
  wire \counter_reg[7]_i_1__5_n_12 ;
  wire \counter_reg[7]_i_1__5_n_13 ;
  wire \counter_reg[7]_i_1__5_n_14 ;
  wire \counter_reg[7]_i_1__5_n_15 ;
  wire \counter_reg[7]_i_1__5_n_2 ;
  wire \counter_reg[7]_i_1__5_n_3 ;
  wire \counter_reg[7]_i_1__5_n_4 ;
  wire \counter_reg[7]_i_1__5_n_5 ;
  wire \counter_reg[7]_i_1__5_n_6 ;
  wire \counter_reg[7]_i_1__5_n_7 ;
  wire \counter_reg[7]_i_1__5_n_8 ;
  wire \counter_reg[7]_i_1__5_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__5_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__5_n_0;
  wire g0_b10__5_n_0;
  wire g0_b11__5_n_0;
  wire g0_b12__5_n_0;
  wire g0_b13__5_n_0;
  wire g0_b14__5_n_0;
  wire g0_b1__5_n_0;
  wire g0_b2__5_n_0;
  wire g0_b3__5_n_0;
  wire g0_b4__5_n_0;
  wire g0_b5__5_n_0;
  wire g0_b6__5_n_0;
  wire g0_b7__5_n_0;
  wire g0_b8__5_n_0;
  wire g0_b9__5_n_0;
  wire g1_b0__5_n_0;
  wire g1_b10__5_n_0;
  wire g1_b11__5_n_0;
  wire g1_b12__5_n_0;
  wire g1_b13__5_n_0;
  wire g1_b14__5_n_0;
  wire g1_b1__5_n_0;
  wire g1_b2__5_n_0;
  wire g1_b3__5_n_0;
  wire g1_b4__5_n_0;
  wire g1_b5__5_n_0;
  wire g1_b6__5_n_0;
  wire g1_b7__5_n_0;
  wire g1_b8__5_n_0;
  wire g1_b9__5_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__5_n_0;
  wire overflow_r_i_11__5_n_0;
  wire overflow_r_i_12__5_n_0;
  wire overflow_r_i_13__5_n_0;
  wire overflow_r_i_14__5_n_0;
  wire overflow_r_i_15__5_n_0;
  wire overflow_r_i_16__5_n_0;
  wire overflow_r_i_17__5_n_0;
  wire overflow_r_i_18__5_n_0;
  wire overflow_r_i_19__5_n_0;
  wire overflow_r_i_20__5_n_0;
  wire overflow_r_i_5__5_n_0;
  wire overflow_r_i_6__5_n_0;
  wire overflow_r_i_7__5_n_0;
  wire overflow_r_i_8__5_n_0;
  wire overflow_r_i_9__5_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__5_n_0;
  wire overflow_r_reg_i_2__5_n_1;
  wire overflow_r_reg_i_2__5_n_2;
  wire overflow_r_reg_i_2__5_n_3;
  wire overflow_r_reg_i_2__5_n_4;
  wire overflow_r_reg_i_2__5_n_5;
  wire overflow_r_reg_i_2__5_n_6;
  wire overflow_r_reg_i_2__5_n_7;
  wire overflow_r_reg_i_4__5_n_0;
  wire overflow_r_reg_i_4__5_n_1;
  wire overflow_r_reg_i_4__5_n_2;
  wire overflow_r_reg_i_4__5_n_3;
  wire overflow_r_reg_i_4__5_n_4;
  wire overflow_r_reg_i_4__5_n_5;
  wire overflow_r_reg_i_4__5_n_6;
  wire overflow_r_reg_i_4__5_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__5_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__5_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__5_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__5_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__5_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__5 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__5 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__5 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__5 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__5 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__5 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__5 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__5 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__5 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__5 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__5 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__5 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__5 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__5 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__5 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__5 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__5 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__5_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__5 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__5_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__5 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__5_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__5 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__5_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__5 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__5_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__5 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__5_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__5 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__5 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__5 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__5 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__5 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__5 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__5 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__5 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__5 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__5 
       (.CI(\counter_reg[7]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__5_CO_UNCONNECTED [7],\counter_reg[15]_i_1__5_n_1 ,\counter_reg[15]_i_1__5_n_2 ,\counter_reg[15]_i_1__5_n_3 ,\counter_reg[15]_i_1__5_n_4 ,\counter_reg[15]_i_1__5_n_5 ,\counter_reg[15]_i_1__5_n_6 ,\counter_reg[15]_i_1__5_n_7 }),
        .DI({1'b0,\counter[15]_i_2__5_n_0 ,\counter[15]_i_3__5_n_0 ,\counter[15]_i_4__5_n_0 ,\counter[15]_i_5__5_n_0 ,\counter[15]_i_6__5_n_0 ,\counter[15]_i_7__5_n_0 ,\counter[15]_i_8__5_n_0 }),
        .O({\counter_reg[15]_i_1__5_n_8 ,\counter_reg[15]_i_1__5_n_9 ,\counter_reg[15]_i_1__5_n_10 ,\counter_reg[15]_i_1__5_n_11 ,\counter_reg[15]_i_1__5_n_12 ,\counter_reg[15]_i_1__5_n_13 ,\counter_reg[15]_i_1__5_n_14 ,\counter_reg[15]_i_1__5_n_15 }),
        .S({\counter[15]_i_9__5_n_0 ,\counter[15]_i_10__5_n_0 ,\counter[15]_i_11__5_n_0 ,\counter[15]_i_12__5_n_0 ,\counter[15]_i_13__5_n_0 ,\counter[15]_i_14__5_n_0 ,\counter[15]_i_15__5_n_0 ,\counter[15]_i_16__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__5_n_0 ,\counter_reg[7]_i_1__5_n_1 ,\counter_reg[7]_i_1__5_n_2 ,\counter_reg[7]_i_1__5_n_3 ,\counter_reg[7]_i_1__5_n_4 ,\counter_reg[7]_i_1__5_n_5 ,\counter_reg[7]_i_1__5_n_6 ,\counter_reg[7]_i_1__5_n_7 }),
        .DI({\counter[7]_i_2__5_n_0 ,\counter[7]_i_3__5_n_0 ,\counter[7]_i_4__5_n_0 ,\counter[7]_i_5__5_n_0 ,\counter[7]_i_6__5_n_0 ,\counter[7]_i_7__5_n_0 ,\counter[7]_i_8__5_n_0 ,\counter[7]_i_9__5_n_0 }),
        .O({\counter_reg[7]_i_1__5_n_8 ,\counter_reg[7]_i_1__5_n_9 ,\counter_reg[7]_i_1__5_n_10 ,\counter_reg[7]_i_1__5_n_11 ,\counter_reg[7]_i_1__5_n_12 ,\counter_reg[7]_i_1__5_n_13 ,\counter_reg[7]_i_1__5_n_14 ,\counter_reg[7]_i_1__5_n_15 }),
        .S({\counter[7]_i_10__5_n_0 ,\counter[7]_i_11__5_n_0 ,\counter[7]_i_12__5_n_0 ,\counter[7]_i_13__5_n_0 ,\counter[7]_i_14__5_n_0 ,\counter[7]_i_15__5_n_0 ,\counter[7]_i_16__5_n_0 ,\counter[7]_i_17__5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__5_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__5_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__5 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__5_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__5_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__5_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__5_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__5_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__5_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__5_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__5_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__5_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__5_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__5_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__5_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__5_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__5_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__5_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__5_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__5_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__5_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__5_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__5_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__5_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__5_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__5_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__5_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__5_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__5_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__5_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__5_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__5_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__5_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__5
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__5
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__5
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__5
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__5
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__5_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__5
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__5_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__5
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__5_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__5
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__5_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__5
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__5_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__5
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__5_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__5
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__5_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__5
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__5
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__5
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__5
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__5
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__5_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__5
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__5
       (.CI(overflow_r_reg_i_2__5_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__5_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__5_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__5
       (.CI(overflow_r_reg_i_4__5_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__5_n_0,overflow_r_reg_i_2__5_n_1,overflow_r_reg_i_2__5_n_2,overflow_r_reg_i_2__5_n_3,overflow_r_reg_i_2__5_n_4,overflow_r_reg_i_2__5_n_5,overflow_r_reg_i_2__5_n_6,overflow_r_reg_i_2__5_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__5_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__5_n_0,overflow_r_i_6__5_n_0,overflow_r_i_7__5_n_0,overflow_r_i_8__5_n_0,overflow_r_i_9__5_n_0,overflow_r_i_10__5_n_0,overflow_r_i_11__5_n_0,overflow_r_i_12__5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__5
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__5_n_0,overflow_r_reg_i_4__5_n_1,overflow_r_reg_i_4__5_n_2,overflow_r_reg_i_4__5_n_3,overflow_r_reg_i_4__5_n_4,overflow_r_reg_i_4__5_n_5,overflow_r_reg_i_4__5_n_6,overflow_r_reg_i_4__5_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__5_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__5_n_0,overflow_r_i_14__5_n_0,overflow_r_i_15__5_n_0,overflow_r_i_16__5_n_0,overflow_r_i_17__5_n_0,overflow_r_i_18__5_n_0,overflow_r_i_19__5_n_0,overflow_r_i_20__5_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__5 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_17 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__5_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__5_n_0),
        .\dg_out_r_reg[10] (g0_b10__5_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__5_n_0),
        .\dg_out_r_reg[11] (g0_b11__5_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__5_n_0),
        .\dg_out_r_reg[12] (g0_b12__5_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__5_n_0),
        .\dg_out_r_reg[13] (g0_b13__5_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__5_n_0),
        .\dg_out_r_reg[14] (g0_b14__5_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__5_n_0),
        .\dg_out_r_reg[1] (g0_b1__5_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__5_n_0),
        .\dg_out_r_reg[2] (g0_b2__5_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__5_n_0),
        .\dg_out_r_reg[3] (g0_b3__5_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__5_n_0),
        .\dg_out_r_reg[4] (g0_b4__5_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__5_n_0),
        .\dg_out_r_reg[5] (g0_b5__5_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__5_n_0),
        .\dg_out_r_reg[6] (g0_b6__5_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__5_n_0),
        .\dg_out_r_reg[7] (g0_b7__5_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__5_n_0),
        .\dg_out_r_reg[8] (g0_b8__5_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__5_n_0),
        .\dg_out_r_reg[9] (g0_b9__5_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_12
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__6_n_0 ;
  wire \counter[15]_i_11__6_n_0 ;
  wire \counter[15]_i_12__6_n_0 ;
  wire \counter[15]_i_13__6_n_0 ;
  wire \counter[15]_i_14__6_n_0 ;
  wire \counter[15]_i_15__6_n_0 ;
  wire \counter[15]_i_16__6_n_0 ;
  wire \counter[15]_i_2__6_n_0 ;
  wire \counter[15]_i_3__6_n_0 ;
  wire \counter[15]_i_4__6_n_0 ;
  wire \counter[15]_i_5__6_n_0 ;
  wire \counter[15]_i_6__6_n_0 ;
  wire \counter[15]_i_7__6_n_0 ;
  wire \counter[15]_i_8__6_n_0 ;
  wire \counter[15]_i_9__6_n_0 ;
  wire \counter[7]_i_10__6_n_0 ;
  wire \counter[7]_i_11__6_n_0 ;
  wire \counter[7]_i_12__6_n_0 ;
  wire \counter[7]_i_13__6_n_0 ;
  wire \counter[7]_i_14__6_n_0 ;
  wire \counter[7]_i_15__6_n_0 ;
  wire \counter[7]_i_16__6_n_0 ;
  wire \counter[7]_i_17__6_n_0 ;
  wire \counter[7]_i_2__6_n_0 ;
  wire \counter[7]_i_3__6_n_0 ;
  wire \counter[7]_i_4__6_n_0 ;
  wire \counter[7]_i_5__6_n_0 ;
  wire \counter[7]_i_6__6_n_0 ;
  wire \counter[7]_i_7__6_n_0 ;
  wire \counter[7]_i_8__6_n_0 ;
  wire \counter[7]_i_9__6_n_0 ;
  wire \counter_reg[15]_i_1__6_n_1 ;
  wire \counter_reg[15]_i_1__6_n_10 ;
  wire \counter_reg[15]_i_1__6_n_11 ;
  wire \counter_reg[15]_i_1__6_n_12 ;
  wire \counter_reg[15]_i_1__6_n_13 ;
  wire \counter_reg[15]_i_1__6_n_14 ;
  wire \counter_reg[15]_i_1__6_n_15 ;
  wire \counter_reg[15]_i_1__6_n_2 ;
  wire \counter_reg[15]_i_1__6_n_3 ;
  wire \counter_reg[15]_i_1__6_n_4 ;
  wire \counter_reg[15]_i_1__6_n_5 ;
  wire \counter_reg[15]_i_1__6_n_6 ;
  wire \counter_reg[15]_i_1__6_n_7 ;
  wire \counter_reg[15]_i_1__6_n_8 ;
  wire \counter_reg[15]_i_1__6_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__6_n_0 ;
  wire \counter_reg[7]_i_1__6_n_1 ;
  wire \counter_reg[7]_i_1__6_n_10 ;
  wire \counter_reg[7]_i_1__6_n_11 ;
  wire \counter_reg[7]_i_1__6_n_12 ;
  wire \counter_reg[7]_i_1__6_n_13 ;
  wire \counter_reg[7]_i_1__6_n_14 ;
  wire \counter_reg[7]_i_1__6_n_15 ;
  wire \counter_reg[7]_i_1__6_n_2 ;
  wire \counter_reg[7]_i_1__6_n_3 ;
  wire \counter_reg[7]_i_1__6_n_4 ;
  wire \counter_reg[7]_i_1__6_n_5 ;
  wire \counter_reg[7]_i_1__6_n_6 ;
  wire \counter_reg[7]_i_1__6_n_7 ;
  wire \counter_reg[7]_i_1__6_n_8 ;
  wire \counter_reg[7]_i_1__6_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__6_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__6_n_0;
  wire g0_b10__6_n_0;
  wire g0_b11__6_n_0;
  wire g0_b12__6_n_0;
  wire g0_b13__6_n_0;
  wire g0_b14__6_n_0;
  wire g0_b1__6_n_0;
  wire g0_b2__6_n_0;
  wire g0_b3__6_n_0;
  wire g0_b4__6_n_0;
  wire g0_b5__6_n_0;
  wire g0_b6__6_n_0;
  wire g0_b7__6_n_0;
  wire g0_b8__6_n_0;
  wire g0_b9__6_n_0;
  wire g1_b0__6_n_0;
  wire g1_b10__6_n_0;
  wire g1_b11__6_n_0;
  wire g1_b12__6_n_0;
  wire g1_b13__6_n_0;
  wire g1_b14__6_n_0;
  wire g1_b1__6_n_0;
  wire g1_b2__6_n_0;
  wire g1_b3__6_n_0;
  wire g1_b4__6_n_0;
  wire g1_b5__6_n_0;
  wire g1_b6__6_n_0;
  wire g1_b7__6_n_0;
  wire g1_b8__6_n_0;
  wire g1_b9__6_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__6_n_0;
  wire overflow_r_i_11__6_n_0;
  wire overflow_r_i_12__6_n_0;
  wire overflow_r_i_13__6_n_0;
  wire overflow_r_i_14__6_n_0;
  wire overflow_r_i_15__6_n_0;
  wire overflow_r_i_16__6_n_0;
  wire overflow_r_i_17__6_n_0;
  wire overflow_r_i_18__6_n_0;
  wire overflow_r_i_19__6_n_0;
  wire overflow_r_i_20__6_n_0;
  wire overflow_r_i_5__6_n_0;
  wire overflow_r_i_6__6_n_0;
  wire overflow_r_i_7__6_n_0;
  wire overflow_r_i_8__6_n_0;
  wire overflow_r_i_9__6_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__6_n_0;
  wire overflow_r_reg_i_2__6_n_1;
  wire overflow_r_reg_i_2__6_n_2;
  wire overflow_r_reg_i_2__6_n_3;
  wire overflow_r_reg_i_2__6_n_4;
  wire overflow_r_reg_i_2__6_n_5;
  wire overflow_r_reg_i_2__6_n_6;
  wire overflow_r_reg_i_2__6_n_7;
  wire overflow_r_reg_i_4__6_n_0;
  wire overflow_r_reg_i_4__6_n_1;
  wire overflow_r_reg_i_4__6_n_2;
  wire overflow_r_reg_i_4__6_n_3;
  wire overflow_r_reg_i_4__6_n_4;
  wire overflow_r_reg_i_4__6_n_5;
  wire overflow_r_reg_i_4__6_n_6;
  wire overflow_r_reg_i_4__6_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__6_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__6_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__6_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__6_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__6_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__6 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__6 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__6 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__6 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__6 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__6 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__6 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__6 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__6 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__6 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__6 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__6 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__6 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__6 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__6 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__6 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__6 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__6_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__6 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__6_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__6 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__6_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__6 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__6_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__6 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__6_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__6 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__6_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__6 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__6 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__6 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__6 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__6 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__6 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__6 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__6 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__6 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__6 
       (.CI(\counter_reg[7]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__6_CO_UNCONNECTED [7],\counter_reg[15]_i_1__6_n_1 ,\counter_reg[15]_i_1__6_n_2 ,\counter_reg[15]_i_1__6_n_3 ,\counter_reg[15]_i_1__6_n_4 ,\counter_reg[15]_i_1__6_n_5 ,\counter_reg[15]_i_1__6_n_6 ,\counter_reg[15]_i_1__6_n_7 }),
        .DI({1'b0,\counter[15]_i_2__6_n_0 ,\counter[15]_i_3__6_n_0 ,\counter[15]_i_4__6_n_0 ,\counter[15]_i_5__6_n_0 ,\counter[15]_i_6__6_n_0 ,\counter[15]_i_7__6_n_0 ,\counter[15]_i_8__6_n_0 }),
        .O({\counter_reg[15]_i_1__6_n_8 ,\counter_reg[15]_i_1__6_n_9 ,\counter_reg[15]_i_1__6_n_10 ,\counter_reg[15]_i_1__6_n_11 ,\counter_reg[15]_i_1__6_n_12 ,\counter_reg[15]_i_1__6_n_13 ,\counter_reg[15]_i_1__6_n_14 ,\counter_reg[15]_i_1__6_n_15 }),
        .S({\counter[15]_i_9__6_n_0 ,\counter[15]_i_10__6_n_0 ,\counter[15]_i_11__6_n_0 ,\counter[15]_i_12__6_n_0 ,\counter[15]_i_13__6_n_0 ,\counter[15]_i_14__6_n_0 ,\counter[15]_i_15__6_n_0 ,\counter[15]_i_16__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__6_n_0 ,\counter_reg[7]_i_1__6_n_1 ,\counter_reg[7]_i_1__6_n_2 ,\counter_reg[7]_i_1__6_n_3 ,\counter_reg[7]_i_1__6_n_4 ,\counter_reg[7]_i_1__6_n_5 ,\counter_reg[7]_i_1__6_n_6 ,\counter_reg[7]_i_1__6_n_7 }),
        .DI({\counter[7]_i_2__6_n_0 ,\counter[7]_i_3__6_n_0 ,\counter[7]_i_4__6_n_0 ,\counter[7]_i_5__6_n_0 ,\counter[7]_i_6__6_n_0 ,\counter[7]_i_7__6_n_0 ,\counter[7]_i_8__6_n_0 ,\counter[7]_i_9__6_n_0 }),
        .O({\counter_reg[7]_i_1__6_n_8 ,\counter_reg[7]_i_1__6_n_9 ,\counter_reg[7]_i_1__6_n_10 ,\counter_reg[7]_i_1__6_n_11 ,\counter_reg[7]_i_1__6_n_12 ,\counter_reg[7]_i_1__6_n_13 ,\counter_reg[7]_i_1__6_n_14 ,\counter_reg[7]_i_1__6_n_15 }),
        .S({\counter[7]_i_10__6_n_0 ,\counter[7]_i_11__6_n_0 ,\counter[7]_i_12__6_n_0 ,\counter[7]_i_13__6_n_0 ,\counter[7]_i_14__6_n_0 ,\counter[7]_i_15__6_n_0 ,\counter[7]_i_16__6_n_0 ,\counter[7]_i_17__6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__6_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__6_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__6 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__6_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__6_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__6_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__6_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__6_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__6_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__6_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__6_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__6_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__6_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__6_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__6_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__6_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__6_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__6_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__6_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__6_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__6_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__6_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__6_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__6_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__6_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__6_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__6_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__6_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__6_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__6_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__6_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__6_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__6_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__6
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__6
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__6
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__6
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__6
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__6
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__6
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__6
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__6
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__6
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__6
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__6_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__6
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__6
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__6
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__6
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__6
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__6_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__6
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__6
       (.CI(overflow_r_reg_i_2__6_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__6_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__6_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__6
       (.CI(overflow_r_reg_i_4__6_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__6_n_0,overflow_r_reg_i_2__6_n_1,overflow_r_reg_i_2__6_n_2,overflow_r_reg_i_2__6_n_3,overflow_r_reg_i_2__6_n_4,overflow_r_reg_i_2__6_n_5,overflow_r_reg_i_2__6_n_6,overflow_r_reg_i_2__6_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__6_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__6_n_0,overflow_r_i_6__6_n_0,overflow_r_i_7__6_n_0,overflow_r_i_8__6_n_0,overflow_r_i_9__6_n_0,overflow_r_i_10__6_n_0,overflow_r_i_11__6_n_0,overflow_r_i_12__6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__6
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__6_n_0,overflow_r_reg_i_4__6_n_1,overflow_r_reg_i_4__6_n_2,overflow_r_reg_i_4__6_n_3,overflow_r_reg_i_4__6_n_4,overflow_r_reg_i_4__6_n_5,overflow_r_reg_i_4__6_n_6,overflow_r_reg_i_4__6_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__6_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__6_n_0,overflow_r_i_14__6_n_0,overflow_r_i_15__6_n_0,overflow_r_i_16__6_n_0,overflow_r_i_17__6_n_0,overflow_r_i_18__6_n_0,overflow_r_i_19__6_n_0,overflow_r_i_20__6_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__6 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_16 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__6_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__6_n_0),
        .\dg_out_r_reg[10] (g0_b10__6_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__6_n_0),
        .\dg_out_r_reg[11] (g0_b11__6_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__6_n_0),
        .\dg_out_r_reg[12] (g0_b12__6_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__6_n_0),
        .\dg_out_r_reg[13] (g0_b13__6_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__6_n_0),
        .\dg_out_r_reg[14] (g0_b14__6_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__6_n_0),
        .\dg_out_r_reg[1] (g0_b1__6_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__6_n_0),
        .\dg_out_r_reg[2] (g0_b2__6_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__6_n_0),
        .\dg_out_r_reg[3] (g0_b3__6_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__6_n_0),
        .\dg_out_r_reg[4] (g0_b4__6_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__6_n_0),
        .\dg_out_r_reg[5] (g0_b5__6_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__6_n_0),
        .\dg_out_r_reg[6] (g0_b6__6_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__6_n_0),
        .\dg_out_r_reg[7] (g0_b7__6_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__6_n_0),
        .\dg_out_r_reg[8] (g0_b8__6_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__6_n_0),
        .\dg_out_r_reg[9] (g0_b9__6_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_13
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__7_n_0 ;
  wire \counter[15]_i_11__7_n_0 ;
  wire \counter[15]_i_12__7_n_0 ;
  wire \counter[15]_i_13__7_n_0 ;
  wire \counter[15]_i_14__7_n_0 ;
  wire \counter[15]_i_15__7_n_0 ;
  wire \counter[15]_i_16__7_n_0 ;
  wire \counter[15]_i_2__7_n_0 ;
  wire \counter[15]_i_3__7_n_0 ;
  wire \counter[15]_i_4__7_n_0 ;
  wire \counter[15]_i_5__7_n_0 ;
  wire \counter[15]_i_6__7_n_0 ;
  wire \counter[15]_i_7__7_n_0 ;
  wire \counter[15]_i_8__7_n_0 ;
  wire \counter[15]_i_9__7_n_0 ;
  wire \counter[7]_i_10__7_n_0 ;
  wire \counter[7]_i_11__7_n_0 ;
  wire \counter[7]_i_12__7_n_0 ;
  wire \counter[7]_i_13__7_n_0 ;
  wire \counter[7]_i_14__7_n_0 ;
  wire \counter[7]_i_15__7_n_0 ;
  wire \counter[7]_i_16__7_n_0 ;
  wire \counter[7]_i_17__7_n_0 ;
  wire \counter[7]_i_2__7_n_0 ;
  wire \counter[7]_i_3__7_n_0 ;
  wire \counter[7]_i_4__7_n_0 ;
  wire \counter[7]_i_5__7_n_0 ;
  wire \counter[7]_i_6__7_n_0 ;
  wire \counter[7]_i_7__7_n_0 ;
  wire \counter[7]_i_8__7_n_0 ;
  wire \counter[7]_i_9__7_n_0 ;
  wire \counter_reg[15]_i_1__7_n_1 ;
  wire \counter_reg[15]_i_1__7_n_10 ;
  wire \counter_reg[15]_i_1__7_n_11 ;
  wire \counter_reg[15]_i_1__7_n_12 ;
  wire \counter_reg[15]_i_1__7_n_13 ;
  wire \counter_reg[15]_i_1__7_n_14 ;
  wire \counter_reg[15]_i_1__7_n_15 ;
  wire \counter_reg[15]_i_1__7_n_2 ;
  wire \counter_reg[15]_i_1__7_n_3 ;
  wire \counter_reg[15]_i_1__7_n_4 ;
  wire \counter_reg[15]_i_1__7_n_5 ;
  wire \counter_reg[15]_i_1__7_n_6 ;
  wire \counter_reg[15]_i_1__7_n_7 ;
  wire \counter_reg[15]_i_1__7_n_8 ;
  wire \counter_reg[15]_i_1__7_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__7_n_0 ;
  wire \counter_reg[7]_i_1__7_n_1 ;
  wire \counter_reg[7]_i_1__7_n_10 ;
  wire \counter_reg[7]_i_1__7_n_11 ;
  wire \counter_reg[7]_i_1__7_n_12 ;
  wire \counter_reg[7]_i_1__7_n_13 ;
  wire \counter_reg[7]_i_1__7_n_14 ;
  wire \counter_reg[7]_i_1__7_n_15 ;
  wire \counter_reg[7]_i_1__7_n_2 ;
  wire \counter_reg[7]_i_1__7_n_3 ;
  wire \counter_reg[7]_i_1__7_n_4 ;
  wire \counter_reg[7]_i_1__7_n_5 ;
  wire \counter_reg[7]_i_1__7_n_6 ;
  wire \counter_reg[7]_i_1__7_n_7 ;
  wire \counter_reg[7]_i_1__7_n_8 ;
  wire \counter_reg[7]_i_1__7_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__7_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__7_n_0;
  wire g0_b10__7_n_0;
  wire g0_b11__7_n_0;
  wire g0_b12__7_n_0;
  wire g0_b13__7_n_0;
  wire g0_b14__7_n_0;
  wire g0_b1__7_n_0;
  wire g0_b2__7_n_0;
  wire g0_b3__7_n_0;
  wire g0_b4__7_n_0;
  wire g0_b5__7_n_0;
  wire g0_b6__7_n_0;
  wire g0_b7__7_n_0;
  wire g0_b8__7_n_0;
  wire g0_b9__7_n_0;
  wire g1_b0__7_n_0;
  wire g1_b10__7_n_0;
  wire g1_b11__7_n_0;
  wire g1_b12__7_n_0;
  wire g1_b13__7_n_0;
  wire g1_b14__7_n_0;
  wire g1_b1__7_n_0;
  wire g1_b2__7_n_0;
  wire g1_b3__7_n_0;
  wire g1_b4__7_n_0;
  wire g1_b5__7_n_0;
  wire g1_b6__7_n_0;
  wire g1_b7__7_n_0;
  wire g1_b8__7_n_0;
  wire g1_b9__7_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__7_n_0;
  wire overflow_r_i_11__7_n_0;
  wire overflow_r_i_12__7_n_0;
  wire overflow_r_i_13__7_n_0;
  wire overflow_r_i_14__7_n_0;
  wire overflow_r_i_15__7_n_0;
  wire overflow_r_i_16__7_n_0;
  wire overflow_r_i_17__7_n_0;
  wire overflow_r_i_18__7_n_0;
  wire overflow_r_i_19__7_n_0;
  wire overflow_r_i_20__7_n_0;
  wire overflow_r_i_5__7_n_0;
  wire overflow_r_i_6__7_n_0;
  wire overflow_r_i_7__7_n_0;
  wire overflow_r_i_8__7_n_0;
  wire overflow_r_i_9__7_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__7_n_0;
  wire overflow_r_reg_i_2__7_n_1;
  wire overflow_r_reg_i_2__7_n_2;
  wire overflow_r_reg_i_2__7_n_3;
  wire overflow_r_reg_i_2__7_n_4;
  wire overflow_r_reg_i_2__7_n_5;
  wire overflow_r_reg_i_2__7_n_6;
  wire overflow_r_reg_i_2__7_n_7;
  wire overflow_r_reg_i_4__7_n_0;
  wire overflow_r_reg_i_4__7_n_1;
  wire overflow_r_reg_i_4__7_n_2;
  wire overflow_r_reg_i_4__7_n_3;
  wire overflow_r_reg_i_4__7_n_4;
  wire overflow_r_reg_i_4__7_n_5;
  wire overflow_r_reg_i_4__7_n_6;
  wire overflow_r_reg_i_4__7_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__7_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__7_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__7_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__7_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__7_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__7 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__7 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__7 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__7 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__7 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__7 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__7 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__7 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__7 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__7 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__7 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__7 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__7 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__7 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__7 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__7_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__7 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__7_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__7 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__7_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__7 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__7_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__7 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__7_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__7 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__7_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__7 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__7_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__7 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__7_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__7 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__7 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__7 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__7 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__7 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__7 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__7 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__7 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__7 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__7 
       (.CI(\counter_reg[7]_i_1__7_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__7_CO_UNCONNECTED [7],\counter_reg[15]_i_1__7_n_1 ,\counter_reg[15]_i_1__7_n_2 ,\counter_reg[15]_i_1__7_n_3 ,\counter_reg[15]_i_1__7_n_4 ,\counter_reg[15]_i_1__7_n_5 ,\counter_reg[15]_i_1__7_n_6 ,\counter_reg[15]_i_1__7_n_7 }),
        .DI({1'b0,\counter[15]_i_2__7_n_0 ,\counter[15]_i_3__7_n_0 ,\counter[15]_i_4__7_n_0 ,\counter[15]_i_5__7_n_0 ,\counter[15]_i_6__7_n_0 ,\counter[15]_i_7__7_n_0 ,\counter[15]_i_8__7_n_0 }),
        .O({\counter_reg[15]_i_1__7_n_8 ,\counter_reg[15]_i_1__7_n_9 ,\counter_reg[15]_i_1__7_n_10 ,\counter_reg[15]_i_1__7_n_11 ,\counter_reg[15]_i_1__7_n_12 ,\counter_reg[15]_i_1__7_n_13 ,\counter_reg[15]_i_1__7_n_14 ,\counter_reg[15]_i_1__7_n_15 }),
        .S({\counter[15]_i_9__7_n_0 ,\counter[15]_i_10__7_n_0 ,\counter[15]_i_11__7_n_0 ,\counter[15]_i_12__7_n_0 ,\counter[15]_i_13__7_n_0 ,\counter[15]_i_14__7_n_0 ,\counter[15]_i_15__7_n_0 ,\counter[15]_i_16__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__7_n_0 ,\counter_reg[7]_i_1__7_n_1 ,\counter_reg[7]_i_1__7_n_2 ,\counter_reg[7]_i_1__7_n_3 ,\counter_reg[7]_i_1__7_n_4 ,\counter_reg[7]_i_1__7_n_5 ,\counter_reg[7]_i_1__7_n_6 ,\counter_reg[7]_i_1__7_n_7 }),
        .DI({\counter[7]_i_2__7_n_0 ,\counter[7]_i_3__7_n_0 ,\counter[7]_i_4__7_n_0 ,\counter[7]_i_5__7_n_0 ,\counter[7]_i_6__7_n_0 ,\counter[7]_i_7__7_n_0 ,\counter[7]_i_8__7_n_0 ,\counter[7]_i_9__7_n_0 }),
        .O({\counter_reg[7]_i_1__7_n_8 ,\counter_reg[7]_i_1__7_n_9 ,\counter_reg[7]_i_1__7_n_10 ,\counter_reg[7]_i_1__7_n_11 ,\counter_reg[7]_i_1__7_n_12 ,\counter_reg[7]_i_1__7_n_13 ,\counter_reg[7]_i_1__7_n_14 ,\counter_reg[7]_i_1__7_n_15 }),
        .S({\counter[7]_i_10__7_n_0 ,\counter[7]_i_11__7_n_0 ,\counter[7]_i_12__7_n_0 ,\counter[7]_i_13__7_n_0 ,\counter[7]_i_14__7_n_0 ,\counter[7]_i_15__7_n_0 ,\counter[7]_i_16__7_n_0 ,\counter[7]_i_17__7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__7_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__7_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__7 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__7_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__7_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__7_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__7_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__7_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__7_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__7_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__7_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__7_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__7_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__7_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__7_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__7_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__7_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__7_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__7_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__7_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__7_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__7_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__7_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__7_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__7_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__7_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__7_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__7_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__7_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__7_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__7_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__7_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__7_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__7
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__7
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__7
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__7
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__7
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__7_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__7
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__7_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__7
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__7_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__7
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__7_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__7
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__7_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__7
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__7_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__7
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__7_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__7
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__7
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__7
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__7
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__7
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__7_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__7
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__7
       (.CI(overflow_r_reg_i_2__7_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__7_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__7_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__7
       (.CI(overflow_r_reg_i_4__7_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__7_n_0,overflow_r_reg_i_2__7_n_1,overflow_r_reg_i_2__7_n_2,overflow_r_reg_i_2__7_n_3,overflow_r_reg_i_2__7_n_4,overflow_r_reg_i_2__7_n_5,overflow_r_reg_i_2__7_n_6,overflow_r_reg_i_2__7_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__7_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__7_n_0,overflow_r_i_6__7_n_0,overflow_r_i_7__7_n_0,overflow_r_i_8__7_n_0,overflow_r_i_9__7_n_0,overflow_r_i_10__7_n_0,overflow_r_i_11__7_n_0,overflow_r_i_12__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__7
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__7_n_0,overflow_r_reg_i_4__7_n_1,overflow_r_reg_i_4__7_n_2,overflow_r_reg_i_4__7_n_3,overflow_r_reg_i_4__7_n_4,overflow_r_reg_i_4__7_n_5,overflow_r_reg_i_4__7_n_6,overflow_r_reg_i_4__7_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__7_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__7_n_0,overflow_r_i_14__7_n_0,overflow_r_i_15__7_n_0,overflow_r_i_16__7_n_0,overflow_r_i_17__7_n_0,overflow_r_i_18__7_n_0,overflow_r_i_19__7_n_0,overflow_r_i_20__7_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__7 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_15 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__7_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__7_n_0),
        .\dg_out_r_reg[10] (g0_b10__7_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__7_n_0),
        .\dg_out_r_reg[11] (g0_b11__7_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__7_n_0),
        .\dg_out_r_reg[12] (g0_b12__7_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__7_n_0),
        .\dg_out_r_reg[13] (g0_b13__7_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__7_n_0),
        .\dg_out_r_reg[14] (g0_b14__7_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__7_n_0),
        .\dg_out_r_reg[1] (g0_b1__7_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__7_n_0),
        .\dg_out_r_reg[2] (g0_b2__7_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__7_n_0),
        .\dg_out_r_reg[3] (g0_b3__7_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__7_n_0),
        .\dg_out_r_reg[4] (g0_b4__7_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__7_n_0),
        .\dg_out_r_reg[5] (g0_b5__7_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__7_n_0),
        .\dg_out_r_reg[6] (g0_b6__7_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__7_n_0),
        .\dg_out_r_reg[7] (g0_b7__7_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__7_n_0),
        .\dg_out_r_reg[8] (g0_b8__7_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__7_n_0),
        .\dg_out_r_reg[9] (g0_b9__7_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_14
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r);
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [7:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__8_n_0 ;
  wire \counter[15]_i_11__8_n_0 ;
  wire \counter[15]_i_12__8_n_0 ;
  wire \counter[15]_i_13__8_n_0 ;
  wire \counter[15]_i_14__8_n_0 ;
  wire \counter[15]_i_15__8_n_0 ;
  wire \counter[15]_i_16__8_n_0 ;
  wire \counter[15]_i_2__8_n_0 ;
  wire \counter[15]_i_3__8_n_0 ;
  wire \counter[15]_i_4__8_n_0 ;
  wire \counter[15]_i_5__8_n_0 ;
  wire \counter[15]_i_6__8_n_0 ;
  wire \counter[15]_i_7__8_n_0 ;
  wire \counter[15]_i_8__8_n_0 ;
  wire \counter[15]_i_9__8_n_0 ;
  wire \counter[7]_i_10__8_n_0 ;
  wire \counter[7]_i_11__8_n_0 ;
  wire \counter[7]_i_12__8_n_0 ;
  wire \counter[7]_i_13__8_n_0 ;
  wire \counter[7]_i_14__8_n_0 ;
  wire \counter[7]_i_15__8_n_0 ;
  wire \counter[7]_i_16__8_n_0 ;
  wire \counter[7]_i_17__8_n_0 ;
  wire \counter[7]_i_2__8_n_0 ;
  wire \counter[7]_i_3__8_n_0 ;
  wire \counter[7]_i_4__8_n_0 ;
  wire \counter[7]_i_5__8_n_0 ;
  wire \counter[7]_i_6__8_n_0 ;
  wire \counter[7]_i_7__8_n_0 ;
  wire \counter[7]_i_8__8_n_0 ;
  wire \counter[7]_i_9__8_n_0 ;
  wire \counter_reg[15]_i_1__8_n_1 ;
  wire \counter_reg[15]_i_1__8_n_10 ;
  wire \counter_reg[15]_i_1__8_n_11 ;
  wire \counter_reg[15]_i_1__8_n_12 ;
  wire \counter_reg[15]_i_1__8_n_13 ;
  wire \counter_reg[15]_i_1__8_n_14 ;
  wire \counter_reg[15]_i_1__8_n_15 ;
  wire \counter_reg[15]_i_1__8_n_2 ;
  wire \counter_reg[15]_i_1__8_n_3 ;
  wire \counter_reg[15]_i_1__8_n_4 ;
  wire \counter_reg[15]_i_1__8_n_5 ;
  wire \counter_reg[15]_i_1__8_n_6 ;
  wire \counter_reg[15]_i_1__8_n_7 ;
  wire \counter_reg[15]_i_1__8_n_8 ;
  wire \counter_reg[15]_i_1__8_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_i_1__8_n_0 ;
  wire \counter_reg[7]_i_1__8_n_1 ;
  wire \counter_reg[7]_i_1__8_n_10 ;
  wire \counter_reg[7]_i_1__8_n_11 ;
  wire \counter_reg[7]_i_1__8_n_12 ;
  wire \counter_reg[7]_i_1__8_n_13 ;
  wire \counter_reg[7]_i_1__8_n_14 ;
  wire \counter_reg[7]_i_1__8_n_15 ;
  wire \counter_reg[7]_i_1__8_n_2 ;
  wire \counter_reg[7]_i_1__8_n_3 ;
  wire \counter_reg[7]_i_1__8_n_4 ;
  wire \counter_reg[7]_i_1__8_n_5 ;
  wire \counter_reg[7]_i_1__8_n_6 ;
  wire \counter_reg[7]_i_1__8_n_7 ;
  wire \counter_reg[7]_i_1__8_n_8 ;
  wire \counter_reg[7]_i_1__8_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__8_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__8_n_0;
  wire g0_b10__8_n_0;
  wire g0_b11__8_n_0;
  wire g0_b12__8_n_0;
  wire g0_b13__8_n_0;
  wire g0_b14__8_n_0;
  wire g0_b1__8_n_0;
  wire g0_b2__8_n_0;
  wire g0_b3__8_n_0;
  wire g0_b4__8_n_0;
  wire g0_b5__8_n_0;
  wire g0_b6__8_n_0;
  wire g0_b7__8_n_0;
  wire g0_b8__8_n_0;
  wire g0_b9__8_n_0;
  wire g1_b0__8_n_0;
  wire g1_b10__8_n_0;
  wire g1_b11__8_n_0;
  wire g1_b12__8_n_0;
  wire g1_b13__8_n_0;
  wire g1_b14__8_n_0;
  wire g1_b1__8_n_0;
  wire g1_b2__8_n_0;
  wire g1_b3__8_n_0;
  wire g1_b4__8_n_0;
  wire g1_b5__8_n_0;
  wire g1_b6__8_n_0;
  wire g1_b7__8_n_0;
  wire g1_b8__8_n_0;
  wire g1_b9__8_n_0;
  wire [7:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__8_n_0;
  wire overflow_r_i_11__8_n_0;
  wire overflow_r_i_12__8_n_0;
  wire overflow_r_i_13__8_n_0;
  wire overflow_r_i_14__8_n_0;
  wire overflow_r_i_15__8_n_0;
  wire overflow_r_i_16__8_n_0;
  wire overflow_r_i_17__8_n_0;
  wire overflow_r_i_18__8_n_0;
  wire overflow_r_i_19__8_n_0;
  wire overflow_r_i_20__8_n_0;
  wire overflow_r_i_5__8_n_0;
  wire overflow_r_i_6__8_n_0;
  wire overflow_r_i_7__8_n_0;
  wire overflow_r_i_8__8_n_0;
  wire overflow_r_i_9__8_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__8_n_0;
  wire overflow_r_reg_i_2__8_n_1;
  wire overflow_r_reg_i_2__8_n_2;
  wire overflow_r_reg_i_2__8_n_3;
  wire overflow_r_reg_i_2__8_n_4;
  wire overflow_r_reg_i_2__8_n_5;
  wire overflow_r_reg_i_2__8_n_6;
  wire overflow_r_reg_i_2__8_n_7;
  wire overflow_r_reg_i_4__8_n_0;
  wire overflow_r_reg_i_4__8_n_1;
  wire overflow_r_reg_i_4__8_n_2;
  wire overflow_r_reg_i_4__8_n_3;
  wire overflow_r_reg_i_4__8_n_4;
  wire overflow_r_reg_i_4__8_n_5;
  wire overflow_r_reg_i_4__8_n_6;
  wire overflow_r_reg_i_4__8_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__8_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__8_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__8_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__8_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__8_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__8 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_10__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__8 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_11__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__8 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_12__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__8 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_13__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__8 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_14__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__8 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_15__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__8 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_16__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__8 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__8 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__8 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__8 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__8 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__8 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__8 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__8 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_9__8_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__8 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[7]_i_10__8_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__8 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__8_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__8 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__8_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__8 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__8_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__8 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__8_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__8 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__8_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__8 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__8_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__8 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__8 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__8 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__8 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__8 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__8 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__8 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__8 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__8 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__8 
       (.CI(\counter_reg[7]_i_1__8_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__8_CO_UNCONNECTED [7],\counter_reg[15]_i_1__8_n_1 ,\counter_reg[15]_i_1__8_n_2 ,\counter_reg[15]_i_1__8_n_3 ,\counter_reg[15]_i_1__8_n_4 ,\counter_reg[15]_i_1__8_n_5 ,\counter_reg[15]_i_1__8_n_6 ,\counter_reg[15]_i_1__8_n_7 }),
        .DI({1'b0,\counter[15]_i_2__8_n_0 ,\counter[15]_i_3__8_n_0 ,\counter[15]_i_4__8_n_0 ,\counter[15]_i_5__8_n_0 ,\counter[15]_i_6__8_n_0 ,\counter[15]_i_7__8_n_0 ,\counter[15]_i_8__8_n_0 }),
        .O({\counter_reg[15]_i_1__8_n_8 ,\counter_reg[15]_i_1__8_n_9 ,\counter_reg[15]_i_1__8_n_10 ,\counter_reg[15]_i_1__8_n_11 ,\counter_reg[15]_i_1__8_n_12 ,\counter_reg[15]_i_1__8_n_13 ,\counter_reg[15]_i_1__8_n_14 ,\counter_reg[15]_i_1__8_n_15 }),
        .S({\counter[15]_i_9__8_n_0 ,\counter[15]_i_10__8_n_0 ,\counter[15]_i_11__8_n_0 ,\counter[15]_i_12__8_n_0 ,\counter[15]_i_13__8_n_0 ,\counter[15]_i_14__8_n_0 ,\counter[15]_i_15__8_n_0 ,\counter[15]_i_16__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__8_n_0 ,\counter_reg[7]_i_1__8_n_1 ,\counter_reg[7]_i_1__8_n_2 ,\counter_reg[7]_i_1__8_n_3 ,\counter_reg[7]_i_1__8_n_4 ,\counter_reg[7]_i_1__8_n_5 ,\counter_reg[7]_i_1__8_n_6 ,\counter_reg[7]_i_1__8_n_7 }),
        .DI({\counter[7]_i_2__8_n_0 ,\counter[7]_i_3__8_n_0 ,\counter[7]_i_4__8_n_0 ,\counter[7]_i_5__8_n_0 ,\counter[7]_i_6__8_n_0 ,\counter[7]_i_7__8_n_0 ,\counter[7]_i_8__8_n_0 ,\counter[7]_i_9__8_n_0 }),
        .O({\counter_reg[7]_i_1__8_n_8 ,\counter_reg[7]_i_1__8_n_9 ,\counter_reg[7]_i_1__8_n_10 ,\counter_reg[7]_i_1__8_n_11 ,\counter_reg[7]_i_1__8_n_12 ,\counter_reg[7]_i_1__8_n_13 ,\counter_reg[7]_i_1__8_n_14 ,\counter_reg[7]_i_1__8_n_15 }),
        .S({\counter[7]_i_10__8_n_0 ,\counter[7]_i_11__8_n_0 ,\counter[7]_i_12__8_n_0 ,\counter[7]_i_13__8_n_0 ,\counter[7]_i_14__8_n_0 ,\counter[7]_i_15__8_n_0 ,\counter[7]_i_16__8_n_0 ,\counter[7]_i_17__8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__8_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__8_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__8 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__8_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__8_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__8_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__8_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__8_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__8_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__8_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__8_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__8_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__8_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__8_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__8_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__8_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__8_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__8_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__8_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__8_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__8_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__8_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__8_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__8_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__8_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__8_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__8_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__8_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__8_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__8_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__8_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__8_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__8_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__8
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__8
       (.I0(Q[10]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_10__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__8
       (.I0(Q[9]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_11__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__8
       (.I0(Q[8]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_12__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__8
       (.I0(Q[7]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_13__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__8
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__8
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__8
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__8
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__8
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__8
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__8_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__8
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__8
       (.I0(Q[15]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_5__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__8
       (.I0(Q[14]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_6__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__8
       (.I0(Q[13]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_7__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__8
       (.I0(Q[12]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_8__8_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__8
       (.I0(Q[11]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_9__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__8
       (.CI(overflow_r_reg_i_2__8_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__8_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__8_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__8
       (.CI(overflow_r_reg_i_4__8_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__8_n_0,overflow_r_reg_i_2__8_n_1,overflow_r_reg_i_2__8_n_2,overflow_r_reg_i_2__8_n_3,overflow_r_reg_i_2__8_n_4,overflow_r_reg_i_2__8_n_5,overflow_r_reg_i_2__8_n_6,overflow_r_reg_i_2__8_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__8_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__8_n_0,overflow_r_i_6__8_n_0,overflow_r_i_7__8_n_0,overflow_r_i_8__8_n_0,overflow_r_i_9__8_n_0,overflow_r_i_10__8_n_0,overflow_r_i_11__8_n_0,overflow_r_i_12__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__8
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__8_n_0,overflow_r_reg_i_4__8_n_1,overflow_r_reg_i_4__8_n_2,overflow_r_reg_i_4__8_n_3,overflow_r_reg_i_4__8_n_4,overflow_r_reg_i_4__8_n_5,overflow_r_reg_i_4__8_n_6,overflow_r_reg_i_4__8_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__8_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__8_n_0,overflow_r_i_14__8_n_0,overflow_r_i_15__8_n_0,overflow_r_i_16__8_n_0,overflow_r_i_17__8_n_0,overflow_r_i_18__8_n_0,overflow_r_i_19__8_n_0,overflow_r_i_20__8_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__8 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__8_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__8_n_0),
        .\dg_out_r_reg[10] (g0_b10__8_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__8_n_0),
        .\dg_out_r_reg[11] (g0_b11__8_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__8_n_0),
        .\dg_out_r_reg[12] (g0_b12__8_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__8_n_0),
        .\dg_out_r_reg[13] (g0_b13__8_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__8_n_0),
        .\dg_out_r_reg[14] (g0_b14__8_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__8_n_0),
        .\dg_out_r_reg[1] (g0_b1__8_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__8_n_0),
        .\dg_out_r_reg[2] (g0_b2__8_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__8_n_0),
        .\dg_out_r_reg[3] (g0_b3__8_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__8_n_0),
        .\dg_out_r_reg[4] (g0_b4__8_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__8_n_0),
        .\dg_out_r_reg[5] (g0_b5__8_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__8_n_0),
        .\dg_out_r_reg[6] (g0_b6__8_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__8_n_0),
        .\dg_out_r_reg[7] (g0_b7__8_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__8_n_0),
        .\dg_out_r_reg[8] (g0_b8__8_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__8_n_0),
        .\dg_out_r_reg[9] (g0_b9__8_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_2
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    dg_enable_int,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    S,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_0 ,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    dg_inc_r);
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input [0:0]dg_enable_int;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]S;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [7:0]inc_by_2sC_r;
  input \counter_reg[7]_0 ;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input [0:0]dg_inc_r;

  wire [0:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire \counter[15]_i_10__11_n_0 ;
  wire \counter[15]_i_11__11_n_0 ;
  wire \counter[15]_i_12__11_n_0 ;
  wire \counter[15]_i_13__11_n_0 ;
  wire \counter[15]_i_14__11_n_0 ;
  wire \counter[15]_i_15__11_n_0 ;
  wire \counter[15]_i_16__11_n_0 ;
  wire \counter[15]_i_2__11_n_0 ;
  wire \counter[15]_i_3__11_n_0 ;
  wire \counter[15]_i_4__11_n_0 ;
  wire \counter[15]_i_5__11_n_0 ;
  wire \counter[15]_i_6__11_n_0 ;
  wire \counter[15]_i_7__11_n_0 ;
  wire \counter[15]_i_8__11_n_0 ;
  wire \counter[15]_i_9__11_n_0 ;
  wire \counter[7]_i_10__11_n_0 ;
  wire \counter[7]_i_11__11_n_0 ;
  wire \counter[7]_i_12__11_n_0 ;
  wire \counter[7]_i_13__11_n_0 ;
  wire \counter[7]_i_14__11_n_0 ;
  wire \counter[7]_i_15__11_n_0 ;
  wire \counter[7]_i_16__11_n_0 ;
  wire \counter[7]_i_17__11_n_0 ;
  wire \counter[7]_i_2__11_n_0 ;
  wire \counter[7]_i_3__11_n_0 ;
  wire \counter[7]_i_4__11_n_0 ;
  wire \counter[7]_i_5__11_n_0 ;
  wire \counter[7]_i_6__11_n_0 ;
  wire \counter[7]_i_7__11_n_0 ;
  wire \counter[7]_i_8__11_n_0 ;
  wire \counter[7]_i_9__11_n_0 ;
  wire \counter_reg[15]_i_1__11_n_1 ;
  wire \counter_reg[15]_i_1__11_n_10 ;
  wire \counter_reg[15]_i_1__11_n_11 ;
  wire \counter_reg[15]_i_1__11_n_12 ;
  wire \counter_reg[15]_i_1__11_n_13 ;
  wire \counter_reg[15]_i_1__11_n_14 ;
  wire \counter_reg[15]_i_1__11_n_15 ;
  wire \counter_reg[15]_i_1__11_n_2 ;
  wire \counter_reg[15]_i_1__11_n_3 ;
  wire \counter_reg[15]_i_1__11_n_4 ;
  wire \counter_reg[15]_i_1__11_n_5 ;
  wire \counter_reg[15]_i_1__11_n_6 ;
  wire \counter_reg[15]_i_1__11_n_7 ;
  wire \counter_reg[15]_i_1__11_n_8 ;
  wire \counter_reg[15]_i_1__11_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_i_1__11_n_0 ;
  wire \counter_reg[7]_i_1__11_n_1 ;
  wire \counter_reg[7]_i_1__11_n_10 ;
  wire \counter_reg[7]_i_1__11_n_11 ;
  wire \counter_reg[7]_i_1__11_n_12 ;
  wire \counter_reg[7]_i_1__11_n_13 ;
  wire \counter_reg[7]_i_1__11_n_14 ;
  wire \counter_reg[7]_i_1__11_n_15 ;
  wire \counter_reg[7]_i_1__11_n_2 ;
  wire \counter_reg[7]_i_1__11_n_3 ;
  wire \counter_reg[7]_i_1__11_n_4 ;
  wire \counter_reg[7]_i_1__11_n_5 ;
  wire \counter_reg[7]_i_1__11_n_6 ;
  wire \counter_reg[7]_i_1__11_n_7 ;
  wire \counter_reg[7]_i_1__11_n_8 ;
  wire \counter_reg[7]_i_1__11_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_enable_int;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__11_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__11_n_0;
  wire g0_b10__11_n_0;
  wire g0_b11__11_n_0;
  wire g0_b12__11_n_0;
  wire g0_b13__11_n_0;
  wire g0_b14__11_n_0;
  wire g0_b1__11_n_0;
  wire g0_b2__11_n_0;
  wire g0_b3__11_n_0;
  wire g0_b4__11_n_0;
  wire g0_b5__11_n_0;
  wire g0_b6__11_n_0;
  wire g0_b7__11_n_0;
  wire g0_b8__11_n_0;
  wire g0_b9__11_n_0;
  wire g1_b0__11_n_0;
  wire g1_b10__11_n_0;
  wire g1_b11__11_n_0;
  wire g1_b12__11_n_0;
  wire g1_b13__11_n_0;
  wire g1_b14__11_n_0;
  wire g1_b1__11_n_0;
  wire g1_b2__11_n_0;
  wire g1_b3__11_n_0;
  wire g1_b4__11_n_0;
  wire g1_b5__11_n_0;
  wire g1_b6__11_n_0;
  wire g1_b7__11_n_0;
  wire g1_b8__11_n_0;
  wire g1_b9__11_n_0;
  wire [7:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__11_n_0;
  wire overflow_r_i_11__11_n_0;
  wire overflow_r_i_12__11_n_0;
  wire overflow_r_i_13__11_n_0;
  wire overflow_r_i_14__11_n_0;
  wire overflow_r_i_15__11_n_0;
  wire overflow_r_i_16__11_n_0;
  wire overflow_r_i_17__11_n_0;
  wire overflow_r_i_18__11_n_0;
  wire overflow_r_i_19__11_n_0;
  wire overflow_r_i_20__11_n_0;
  wire overflow_r_i_5__11_n_0;
  wire overflow_r_i_6__11_n_0;
  wire overflow_r_i_7__11_n_0;
  wire overflow_r_i_8__11_n_0;
  wire overflow_r_i_9__11_n_0;
  wire overflow_r_reg_i_2__11_n_0;
  wire overflow_r_reg_i_2__11_n_1;
  wire overflow_r_reg_i_2__11_n_2;
  wire overflow_r_reg_i_2__11_n_3;
  wire overflow_r_reg_i_2__11_n_4;
  wire overflow_r_reg_i_2__11_n_5;
  wire overflow_r_reg_i_2__11_n_6;
  wire overflow_r_reg_i_2__11_n_7;
  wire overflow_r_reg_i_4__11_n_0;
  wire overflow_r_reg_i_4__11_n_1;
  wire overflow_r_reg_i_4__11_n_2;
  wire overflow_r_reg_i_4__11_n_3;
  wire overflow_r_reg_i_4__11_n_4;
  wire overflow_r_reg_i_4__11_n_5;
  wire overflow_r_reg_i_4__11_n_6;
  wire overflow_r_reg_i_4__11_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__11_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__11_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__11_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__11_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__11_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__11 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_10__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__11 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_11__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__11 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_12__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__11 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_13__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__11 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_14__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__11 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_15__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__11 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_16__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__11 
       (.I0(Q[14]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_2__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__11 
       (.I0(Q[13]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_3__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__11 
       (.I0(Q[12]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_4__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__11 
       (.I0(Q[11]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_5__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__11 
       (.I0(Q[10]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_6__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__11 
       (.I0(Q[9]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_7__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__11 
       (.I0(Q[8]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_8__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__11 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_9__11_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__11 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[7]_i_10__11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__11 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__11 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_12__11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__11 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_13__11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__11 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_14__11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__11 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_15__11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__11 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_16__11_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__11 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_0 ),
        .O(\counter[7]_i_17__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__11 
       (.I0(Q[7]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_2__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__11 
       (.I0(Q[6]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_3__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__11 
       (.I0(Q[5]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_4__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__11 
       (.I0(Q[4]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_5__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__11 
       (.I0(Q[3]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_6__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__11 
       (.I0(Q[2]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_7__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__11 
       (.I0(Q[1]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_8__11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__11 
       (.I0(Q[0]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_9__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__11 
       (.CI(\counter_reg[7]_i_1__11_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__11_CO_UNCONNECTED [7],\counter_reg[15]_i_1__11_n_1 ,\counter_reg[15]_i_1__11_n_2 ,\counter_reg[15]_i_1__11_n_3 ,\counter_reg[15]_i_1__11_n_4 ,\counter_reg[15]_i_1__11_n_5 ,\counter_reg[15]_i_1__11_n_6 ,\counter_reg[15]_i_1__11_n_7 }),
        .DI({1'b0,\counter[15]_i_2__11_n_0 ,\counter[15]_i_3__11_n_0 ,\counter[15]_i_4__11_n_0 ,\counter[15]_i_5__11_n_0 ,\counter[15]_i_6__11_n_0 ,\counter[15]_i_7__11_n_0 ,\counter[15]_i_8__11_n_0 }),
        .O({\counter_reg[15]_i_1__11_n_8 ,\counter_reg[15]_i_1__11_n_9 ,\counter_reg[15]_i_1__11_n_10 ,\counter_reg[15]_i_1__11_n_11 ,\counter_reg[15]_i_1__11_n_12 ,\counter_reg[15]_i_1__11_n_13 ,\counter_reg[15]_i_1__11_n_14 ,\counter_reg[15]_i_1__11_n_15 }),
        .S({\counter[15]_i_9__11_n_0 ,\counter[15]_i_10__11_n_0 ,\counter[15]_i_11__11_n_0 ,\counter[15]_i_12__11_n_0 ,\counter[15]_i_13__11_n_0 ,\counter[15]_i_14__11_n_0 ,\counter[15]_i_15__11_n_0 ,\counter[15]_i_16__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__11_n_0 ,\counter_reg[7]_i_1__11_n_1 ,\counter_reg[7]_i_1__11_n_2 ,\counter_reg[7]_i_1__11_n_3 ,\counter_reg[7]_i_1__11_n_4 ,\counter_reg[7]_i_1__11_n_5 ,\counter_reg[7]_i_1__11_n_6 ,\counter_reg[7]_i_1__11_n_7 }),
        .DI({\counter[7]_i_2__11_n_0 ,\counter[7]_i_3__11_n_0 ,\counter[7]_i_4__11_n_0 ,\counter[7]_i_5__11_n_0 ,\counter[7]_i_6__11_n_0 ,\counter[7]_i_7__11_n_0 ,\counter[7]_i_8__11_n_0 ,\counter[7]_i_9__11_n_0 }),
        .O({\counter_reg[7]_i_1__11_n_8 ,\counter_reg[7]_i_1__11_n_9 ,\counter_reg[7]_i_1__11_n_10 ,\counter_reg[7]_i_1__11_n_11 ,\counter_reg[7]_i_1__11_n_12 ,\counter_reg[7]_i_1__11_n_13 ,\counter_reg[7]_i_1__11_n_14 ,\counter_reg[7]_i_1__11_n_15 }),
        .S({\counter[7]_i_10__11_n_0 ,\counter[7]_i_11__11_n_0 ,\counter[7]_i_12__11_n_0 ,\counter[7]_i_13__11_n_0 ,\counter[7]_i_14__11_n_0 ,\counter[7]_i_15__11_n_0 ,\counter[7]_i_16__11_n_0 ,\counter[7]_i_17__11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__11_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__11_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__11 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__11_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__11_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__11_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__11_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__11_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__11_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__11_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__11_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__11_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__11_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__11_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__11_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__11_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__11_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__11_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__11_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__11_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__11_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__11_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__11_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__11_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__11_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__11_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__11_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__11_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__11_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__11_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__11_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__11_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__11_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__11
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__11
       (.I0(Q[10]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_10__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__11
       (.I0(Q[9]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_11__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__11
       (.I0(Q[8]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_12__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__11
       (.I0(Q[7]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_13__11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__11
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__11
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_15__11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__11
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_16__11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__11
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_17__11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__11
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_18__11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__11
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_19__11_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__11
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_0 ),
        .O(overflow_r_i_20__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__11
       (.I0(Q[15]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_5__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__11
       (.I0(Q[14]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_6__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__11
       (.I0(Q[13]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_7__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__11
       (.I0(Q[12]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_8__11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__11
       (.I0(Q[11]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_9__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__11
       (.CI(overflow_r_reg_i_2__11_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__11_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__11_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__11
       (.CI(overflow_r_reg_i_4__11_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__11_n_0,overflow_r_reg_i_2__11_n_1,overflow_r_reg_i_2__11_n_2,overflow_r_reg_i_2__11_n_3,overflow_r_reg_i_2__11_n_4,overflow_r_reg_i_2__11_n_5,overflow_r_reg_i_2__11_n_6,overflow_r_reg_i_2__11_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__11_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__11_n_0,overflow_r_i_6__11_n_0,overflow_r_i_7__11_n_0,overflow_r_i_8__11_n_0,overflow_r_i_9__11_n_0,overflow_r_i_10__11_n_0,overflow_r_i_11__11_n_0,overflow_r_i_12__11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__11
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__11_n_0,overflow_r_reg_i_4__11_n_1,overflow_r_reg_i_4__11_n_2,overflow_r_reg_i_4__11_n_3,overflow_r_reg_i_4__11_n_4,overflow_r_reg_i_4__11_n_5,overflow_r_reg_i_4__11_n_6,overflow_r_reg_i_4__11_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__11_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__11_n_0,overflow_r_i_14__11_n_0,overflow_r_i_15__11_n_0,overflow_r_i_16__11_n_0,overflow_r_i_17__11_n_0,overflow_r_i_18__11_n_0,overflow_r_i_19__11_n_0,overflow_r_i_20__11_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__11 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_26 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__11_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__11_n_0),
        .\dg_out_r_reg[10] (g0_b10__11_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__11_n_0),
        .\dg_out_r_reg[11] (g0_b11__11_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__11_n_0),
        .\dg_out_r_reg[12] (g0_b12__11_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__11_n_0),
        .\dg_out_r_reg[13] (g0_b13__11_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__11_n_0),
        .\dg_out_r_reg[14] (g0_b14__11_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__11_n_0),
        .\dg_out_r_reg[1] (g0_b1__11_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__11_n_0),
        .\dg_out_r_reg[2] (g0_b2__11_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__11_n_0),
        .\dg_out_r_reg[3] (g0_b3__11_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__11_n_0),
        .\dg_out_r_reg[4] (g0_b4__11_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__11_n_0),
        .\dg_out_r_reg[5] (g0_b5__11_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__11_n_0),
        .\dg_out_r_reg[6] (g0_b6__11_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__11_n_0),
        .\dg_out_r_reg[7] (g0_b7__11_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__11_n_0),
        .\dg_out_r_reg[8] (g0_b8__11_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__11_n_0),
        .\dg_out_r_reg[9] (g0_b9__11_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_3
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    dg_enable_int,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    S,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_0 ,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    dg_inc_r);
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input [0:0]dg_enable_int;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]S;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [7:0]inc_by_2sC_r;
  input \counter_reg[7]_0 ;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input [0:0]dg_inc_r;

  wire [0:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire \counter[15]_i_10__12_n_0 ;
  wire \counter[15]_i_11__12_n_0 ;
  wire \counter[15]_i_12__12_n_0 ;
  wire \counter[15]_i_13__12_n_0 ;
  wire \counter[15]_i_14__12_n_0 ;
  wire \counter[15]_i_15__12_n_0 ;
  wire \counter[15]_i_16__12_n_0 ;
  wire \counter[15]_i_2__12_n_0 ;
  wire \counter[15]_i_3__12_n_0 ;
  wire \counter[15]_i_4__12_n_0 ;
  wire \counter[15]_i_5__12_n_0 ;
  wire \counter[15]_i_6__12_n_0 ;
  wire \counter[15]_i_7__12_n_0 ;
  wire \counter[15]_i_8__12_n_0 ;
  wire \counter[15]_i_9__12_n_0 ;
  wire \counter[7]_i_10__12_n_0 ;
  wire \counter[7]_i_11__12_n_0 ;
  wire \counter[7]_i_12__12_n_0 ;
  wire \counter[7]_i_13__12_n_0 ;
  wire \counter[7]_i_14__12_n_0 ;
  wire \counter[7]_i_15__12_n_0 ;
  wire \counter[7]_i_16__12_n_0 ;
  wire \counter[7]_i_17__12_n_0 ;
  wire \counter[7]_i_2__12_n_0 ;
  wire \counter[7]_i_3__12_n_0 ;
  wire \counter[7]_i_4__12_n_0 ;
  wire \counter[7]_i_5__12_n_0 ;
  wire \counter[7]_i_6__12_n_0 ;
  wire \counter[7]_i_7__12_n_0 ;
  wire \counter[7]_i_8__12_n_0 ;
  wire \counter[7]_i_9__12_n_0 ;
  wire \counter_reg[15]_i_1__12_n_1 ;
  wire \counter_reg[15]_i_1__12_n_10 ;
  wire \counter_reg[15]_i_1__12_n_11 ;
  wire \counter_reg[15]_i_1__12_n_12 ;
  wire \counter_reg[15]_i_1__12_n_13 ;
  wire \counter_reg[15]_i_1__12_n_14 ;
  wire \counter_reg[15]_i_1__12_n_15 ;
  wire \counter_reg[15]_i_1__12_n_2 ;
  wire \counter_reg[15]_i_1__12_n_3 ;
  wire \counter_reg[15]_i_1__12_n_4 ;
  wire \counter_reg[15]_i_1__12_n_5 ;
  wire \counter_reg[15]_i_1__12_n_6 ;
  wire \counter_reg[15]_i_1__12_n_7 ;
  wire \counter_reg[15]_i_1__12_n_8 ;
  wire \counter_reg[15]_i_1__12_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_i_1__12_n_0 ;
  wire \counter_reg[7]_i_1__12_n_1 ;
  wire \counter_reg[7]_i_1__12_n_10 ;
  wire \counter_reg[7]_i_1__12_n_11 ;
  wire \counter_reg[7]_i_1__12_n_12 ;
  wire \counter_reg[7]_i_1__12_n_13 ;
  wire \counter_reg[7]_i_1__12_n_14 ;
  wire \counter_reg[7]_i_1__12_n_15 ;
  wire \counter_reg[7]_i_1__12_n_2 ;
  wire \counter_reg[7]_i_1__12_n_3 ;
  wire \counter_reg[7]_i_1__12_n_4 ;
  wire \counter_reg[7]_i_1__12_n_5 ;
  wire \counter_reg[7]_i_1__12_n_6 ;
  wire \counter_reg[7]_i_1__12_n_7 ;
  wire \counter_reg[7]_i_1__12_n_8 ;
  wire \counter_reg[7]_i_1__12_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_enable_int;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__12_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__12_n_0;
  wire g0_b10__12_n_0;
  wire g0_b11__12_n_0;
  wire g0_b12__12_n_0;
  wire g0_b13__12_n_0;
  wire g0_b14__12_n_0;
  wire g0_b1__12_n_0;
  wire g0_b2__12_n_0;
  wire g0_b3__12_n_0;
  wire g0_b4__12_n_0;
  wire g0_b5__12_n_0;
  wire g0_b6__12_n_0;
  wire g0_b7__12_n_0;
  wire g0_b8__12_n_0;
  wire g0_b9__12_n_0;
  wire g1_b0__12_n_0;
  wire g1_b10__12_n_0;
  wire g1_b11__12_n_0;
  wire g1_b12__12_n_0;
  wire g1_b13__12_n_0;
  wire g1_b14__12_n_0;
  wire g1_b1__12_n_0;
  wire g1_b2__12_n_0;
  wire g1_b3__12_n_0;
  wire g1_b4__12_n_0;
  wire g1_b5__12_n_0;
  wire g1_b6__12_n_0;
  wire g1_b7__12_n_0;
  wire g1_b8__12_n_0;
  wire g1_b9__12_n_0;
  wire [7:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__12_n_0;
  wire overflow_r_i_11__12_n_0;
  wire overflow_r_i_12__12_n_0;
  wire overflow_r_i_13__12_n_0;
  wire overflow_r_i_14__12_n_0;
  wire overflow_r_i_15__12_n_0;
  wire overflow_r_i_16__12_n_0;
  wire overflow_r_i_17__12_n_0;
  wire overflow_r_i_18__12_n_0;
  wire overflow_r_i_19__12_n_0;
  wire overflow_r_i_20__12_n_0;
  wire overflow_r_i_5__12_n_0;
  wire overflow_r_i_6__12_n_0;
  wire overflow_r_i_7__12_n_0;
  wire overflow_r_i_8__12_n_0;
  wire overflow_r_i_9__12_n_0;
  wire overflow_r_reg_i_2__12_n_0;
  wire overflow_r_reg_i_2__12_n_1;
  wire overflow_r_reg_i_2__12_n_2;
  wire overflow_r_reg_i_2__12_n_3;
  wire overflow_r_reg_i_2__12_n_4;
  wire overflow_r_reg_i_2__12_n_5;
  wire overflow_r_reg_i_2__12_n_6;
  wire overflow_r_reg_i_2__12_n_7;
  wire overflow_r_reg_i_4__12_n_0;
  wire overflow_r_reg_i_4__12_n_1;
  wire overflow_r_reg_i_4__12_n_2;
  wire overflow_r_reg_i_4__12_n_3;
  wire overflow_r_reg_i_4__12_n_4;
  wire overflow_r_reg_i_4__12_n_5;
  wire overflow_r_reg_i_4__12_n_6;
  wire overflow_r_reg_i_4__12_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__12_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__12_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__12_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__12_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__12_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__12 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_10__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__12 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_11__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__12 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_12__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__12 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_13__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__12 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_14__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__12 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_15__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__12 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_16__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__12 
       (.I0(Q[14]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_2__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__12 
       (.I0(Q[13]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_3__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__12 
       (.I0(Q[12]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_4__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__12 
       (.I0(Q[11]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_5__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__12 
       (.I0(Q[10]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_6__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__12 
       (.I0(Q[9]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_7__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__12 
       (.I0(Q[8]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_8__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__12 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_9__12_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__12 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[7]_i_10__12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__12 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__12 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_12__12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__12 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_13__12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__12 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_14__12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__12 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_15__12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__12 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_16__12_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__12 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_0 ),
        .O(\counter[7]_i_17__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__12 
       (.I0(Q[7]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_2__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__12 
       (.I0(Q[6]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_3__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__12 
       (.I0(Q[5]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_4__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__12 
       (.I0(Q[4]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_5__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__12 
       (.I0(Q[3]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_6__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__12 
       (.I0(Q[2]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_7__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__12 
       (.I0(Q[1]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_8__12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__12 
       (.I0(Q[0]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_9__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__12 
       (.CI(\counter_reg[7]_i_1__12_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__12_CO_UNCONNECTED [7],\counter_reg[15]_i_1__12_n_1 ,\counter_reg[15]_i_1__12_n_2 ,\counter_reg[15]_i_1__12_n_3 ,\counter_reg[15]_i_1__12_n_4 ,\counter_reg[15]_i_1__12_n_5 ,\counter_reg[15]_i_1__12_n_6 ,\counter_reg[15]_i_1__12_n_7 }),
        .DI({1'b0,\counter[15]_i_2__12_n_0 ,\counter[15]_i_3__12_n_0 ,\counter[15]_i_4__12_n_0 ,\counter[15]_i_5__12_n_0 ,\counter[15]_i_6__12_n_0 ,\counter[15]_i_7__12_n_0 ,\counter[15]_i_8__12_n_0 }),
        .O({\counter_reg[15]_i_1__12_n_8 ,\counter_reg[15]_i_1__12_n_9 ,\counter_reg[15]_i_1__12_n_10 ,\counter_reg[15]_i_1__12_n_11 ,\counter_reg[15]_i_1__12_n_12 ,\counter_reg[15]_i_1__12_n_13 ,\counter_reg[15]_i_1__12_n_14 ,\counter_reg[15]_i_1__12_n_15 }),
        .S({\counter[15]_i_9__12_n_0 ,\counter[15]_i_10__12_n_0 ,\counter[15]_i_11__12_n_0 ,\counter[15]_i_12__12_n_0 ,\counter[15]_i_13__12_n_0 ,\counter[15]_i_14__12_n_0 ,\counter[15]_i_15__12_n_0 ,\counter[15]_i_16__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__12 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__12_n_0 ,\counter_reg[7]_i_1__12_n_1 ,\counter_reg[7]_i_1__12_n_2 ,\counter_reg[7]_i_1__12_n_3 ,\counter_reg[7]_i_1__12_n_4 ,\counter_reg[7]_i_1__12_n_5 ,\counter_reg[7]_i_1__12_n_6 ,\counter_reg[7]_i_1__12_n_7 }),
        .DI({\counter[7]_i_2__12_n_0 ,\counter[7]_i_3__12_n_0 ,\counter[7]_i_4__12_n_0 ,\counter[7]_i_5__12_n_0 ,\counter[7]_i_6__12_n_0 ,\counter[7]_i_7__12_n_0 ,\counter[7]_i_8__12_n_0 ,\counter[7]_i_9__12_n_0 }),
        .O({\counter_reg[7]_i_1__12_n_8 ,\counter_reg[7]_i_1__12_n_9 ,\counter_reg[7]_i_1__12_n_10 ,\counter_reg[7]_i_1__12_n_11 ,\counter_reg[7]_i_1__12_n_12 ,\counter_reg[7]_i_1__12_n_13 ,\counter_reg[7]_i_1__12_n_14 ,\counter_reg[7]_i_1__12_n_15 }),
        .S({\counter[7]_i_10__12_n_0 ,\counter[7]_i_11__12_n_0 ,\counter[7]_i_12__12_n_0 ,\counter[7]_i_13__12_n_0 ,\counter[7]_i_14__12_n_0 ,\counter[7]_i_15__12_n_0 ,\counter[7]_i_16__12_n_0 ,\counter[7]_i_17__12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__12_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__12_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__12 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__12_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__12_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__12_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__12_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__12_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__12_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__12_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__12_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__12_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__12_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__12_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__12_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__12_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__12_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__12_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__12_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__12_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__12_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__12_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__12_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__12_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__12_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__12_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__12_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__12_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__12_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__12_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__12_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__12_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__12_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__12
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__12
       (.I0(Q[10]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_10__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__12
       (.I0(Q[9]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_11__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__12
       (.I0(Q[8]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_12__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__12
       (.I0(Q[7]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_13__12_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__12
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__12_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__12
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_15__12_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__12
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_16__12_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__12
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_17__12_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__12
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_18__12_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__12
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_19__12_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__12
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_0 ),
        .O(overflow_r_i_20__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__12
       (.I0(Q[15]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_5__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__12
       (.I0(Q[14]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_6__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__12
       (.I0(Q[13]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_7__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__12
       (.I0(Q[12]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_8__12_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__12
       (.I0(Q[11]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_9__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__12
       (.CI(overflow_r_reg_i_2__12_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__12_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__12_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__12
       (.CI(overflow_r_reg_i_4__12_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__12_n_0,overflow_r_reg_i_2__12_n_1,overflow_r_reg_i_2__12_n_2,overflow_r_reg_i_2__12_n_3,overflow_r_reg_i_2__12_n_4,overflow_r_reg_i_2__12_n_5,overflow_r_reg_i_2__12_n_6,overflow_r_reg_i_2__12_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__12_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__12_n_0,overflow_r_i_6__12_n_0,overflow_r_i_7__12_n_0,overflow_r_i_8__12_n_0,overflow_r_i_9__12_n_0,overflow_r_i_10__12_n_0,overflow_r_i_11__12_n_0,overflow_r_i_12__12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__12
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__12_n_0,overflow_r_reg_i_4__12_n_1,overflow_r_reg_i_4__12_n_2,overflow_r_reg_i_4__12_n_3,overflow_r_reg_i_4__12_n_4,overflow_r_reg_i_4__12_n_5,overflow_r_reg_i_4__12_n_6,overflow_r_reg_i_4__12_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__12_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__12_n_0,overflow_r_i_14__12_n_0,overflow_r_i_15__12_n_0,overflow_r_i_16__12_n_0,overflow_r_i_17__12_n_0,overflow_r_i_18__12_n_0,overflow_r_i_19__12_n_0,overflow_r_i_20__12_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__12 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_25 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__12_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__12_n_0),
        .\dg_out_r_reg[10] (g0_b10__12_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__12_n_0),
        .\dg_out_r_reg[11] (g0_b11__12_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__12_n_0),
        .\dg_out_r_reg[12] (g0_b12__12_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__12_n_0),
        .\dg_out_r_reg[13] (g0_b13__12_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__12_n_0),
        .\dg_out_r_reg[14] (g0_b14__12_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__12_n_0),
        .\dg_out_r_reg[1] (g0_b1__12_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__12_n_0),
        .\dg_out_r_reg[2] (g0_b2__12_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__12_n_0),
        .\dg_out_r_reg[3] (g0_b3__12_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__12_n_0),
        .\dg_out_r_reg[4] (g0_b4__12_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__12_n_0),
        .\dg_out_r_reg[5] (g0_b5__12_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__12_n_0),
        .\dg_out_r_reg[6] (g0_b6__12_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__12_n_0),
        .\dg_out_r_reg[7] (g0_b7__12_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__12_n_0),
        .\dg_out_r_reg[8] (g0_b8__12_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__12_n_0),
        .\dg_out_r_reg[9] (g0_b9__12_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_4
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    dg_enable_int,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    S,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_0 ,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    dg_inc_r);
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input [0:0]dg_enable_int;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]S;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [7:0]inc_by_2sC_r;
  input \counter_reg[7]_0 ;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input [0:0]dg_inc_r;

  wire [0:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire \counter[15]_i_10__13_n_0 ;
  wire \counter[15]_i_11__13_n_0 ;
  wire \counter[15]_i_12__13_n_0 ;
  wire \counter[15]_i_13__13_n_0 ;
  wire \counter[15]_i_14__13_n_0 ;
  wire \counter[15]_i_15__13_n_0 ;
  wire \counter[15]_i_16__13_n_0 ;
  wire \counter[15]_i_2__13_n_0 ;
  wire \counter[15]_i_3__13_n_0 ;
  wire \counter[15]_i_4__13_n_0 ;
  wire \counter[15]_i_5__13_n_0 ;
  wire \counter[15]_i_6__13_n_0 ;
  wire \counter[15]_i_7__13_n_0 ;
  wire \counter[15]_i_8__13_n_0 ;
  wire \counter[15]_i_9__13_n_0 ;
  wire \counter[7]_i_10__13_n_0 ;
  wire \counter[7]_i_11__13_n_0 ;
  wire \counter[7]_i_12__13_n_0 ;
  wire \counter[7]_i_13__13_n_0 ;
  wire \counter[7]_i_14__13_n_0 ;
  wire \counter[7]_i_15__13_n_0 ;
  wire \counter[7]_i_16__13_n_0 ;
  wire \counter[7]_i_17__13_n_0 ;
  wire \counter[7]_i_2__13_n_0 ;
  wire \counter[7]_i_3__13_n_0 ;
  wire \counter[7]_i_4__13_n_0 ;
  wire \counter[7]_i_5__13_n_0 ;
  wire \counter[7]_i_6__13_n_0 ;
  wire \counter[7]_i_7__13_n_0 ;
  wire \counter[7]_i_8__13_n_0 ;
  wire \counter[7]_i_9__13_n_0 ;
  wire \counter_reg[15]_i_1__13_n_1 ;
  wire \counter_reg[15]_i_1__13_n_10 ;
  wire \counter_reg[15]_i_1__13_n_11 ;
  wire \counter_reg[15]_i_1__13_n_12 ;
  wire \counter_reg[15]_i_1__13_n_13 ;
  wire \counter_reg[15]_i_1__13_n_14 ;
  wire \counter_reg[15]_i_1__13_n_15 ;
  wire \counter_reg[15]_i_1__13_n_2 ;
  wire \counter_reg[15]_i_1__13_n_3 ;
  wire \counter_reg[15]_i_1__13_n_4 ;
  wire \counter_reg[15]_i_1__13_n_5 ;
  wire \counter_reg[15]_i_1__13_n_6 ;
  wire \counter_reg[15]_i_1__13_n_7 ;
  wire \counter_reg[15]_i_1__13_n_8 ;
  wire \counter_reg[15]_i_1__13_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_i_1__13_n_0 ;
  wire \counter_reg[7]_i_1__13_n_1 ;
  wire \counter_reg[7]_i_1__13_n_10 ;
  wire \counter_reg[7]_i_1__13_n_11 ;
  wire \counter_reg[7]_i_1__13_n_12 ;
  wire \counter_reg[7]_i_1__13_n_13 ;
  wire \counter_reg[7]_i_1__13_n_14 ;
  wire \counter_reg[7]_i_1__13_n_15 ;
  wire \counter_reg[7]_i_1__13_n_2 ;
  wire \counter_reg[7]_i_1__13_n_3 ;
  wire \counter_reg[7]_i_1__13_n_4 ;
  wire \counter_reg[7]_i_1__13_n_5 ;
  wire \counter_reg[7]_i_1__13_n_6 ;
  wire \counter_reg[7]_i_1__13_n_7 ;
  wire \counter_reg[7]_i_1__13_n_8 ;
  wire \counter_reg[7]_i_1__13_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_enable_int;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__13_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__13_n_0;
  wire g0_b10__13_n_0;
  wire g0_b11__13_n_0;
  wire g0_b12__13_n_0;
  wire g0_b13__13_n_0;
  wire g0_b14__13_n_0;
  wire g0_b1__13_n_0;
  wire g0_b2__13_n_0;
  wire g0_b3__13_n_0;
  wire g0_b4__13_n_0;
  wire g0_b5__13_n_0;
  wire g0_b6__13_n_0;
  wire g0_b7__13_n_0;
  wire g0_b8__13_n_0;
  wire g0_b9__13_n_0;
  wire g1_b0__13_n_0;
  wire g1_b10__13_n_0;
  wire g1_b11__13_n_0;
  wire g1_b12__13_n_0;
  wire g1_b13__13_n_0;
  wire g1_b14__13_n_0;
  wire g1_b1__13_n_0;
  wire g1_b2__13_n_0;
  wire g1_b3__13_n_0;
  wire g1_b4__13_n_0;
  wire g1_b5__13_n_0;
  wire g1_b6__13_n_0;
  wire g1_b7__13_n_0;
  wire g1_b8__13_n_0;
  wire g1_b9__13_n_0;
  wire [7:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__13_n_0;
  wire overflow_r_i_11__13_n_0;
  wire overflow_r_i_12__13_n_0;
  wire overflow_r_i_13__13_n_0;
  wire overflow_r_i_14__13_n_0;
  wire overflow_r_i_15__13_n_0;
  wire overflow_r_i_16__13_n_0;
  wire overflow_r_i_17__13_n_0;
  wire overflow_r_i_18__13_n_0;
  wire overflow_r_i_19__13_n_0;
  wire overflow_r_i_20__13_n_0;
  wire overflow_r_i_5__13_n_0;
  wire overflow_r_i_6__13_n_0;
  wire overflow_r_i_7__13_n_0;
  wire overflow_r_i_8__13_n_0;
  wire overflow_r_i_9__13_n_0;
  wire overflow_r_reg_i_2__13_n_0;
  wire overflow_r_reg_i_2__13_n_1;
  wire overflow_r_reg_i_2__13_n_2;
  wire overflow_r_reg_i_2__13_n_3;
  wire overflow_r_reg_i_2__13_n_4;
  wire overflow_r_reg_i_2__13_n_5;
  wire overflow_r_reg_i_2__13_n_6;
  wire overflow_r_reg_i_2__13_n_7;
  wire overflow_r_reg_i_4__13_n_0;
  wire overflow_r_reg_i_4__13_n_1;
  wire overflow_r_reg_i_4__13_n_2;
  wire overflow_r_reg_i_4__13_n_3;
  wire overflow_r_reg_i_4__13_n_4;
  wire overflow_r_reg_i_4__13_n_5;
  wire overflow_r_reg_i_4__13_n_6;
  wire overflow_r_reg_i_4__13_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__13_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__13_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__13_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__13_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__13_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__13 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_10__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__13 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_11__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__13 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_12__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__13 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_13__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__13 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_14__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__13 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_15__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__13 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_16__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__13 
       (.I0(Q[14]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_2__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__13 
       (.I0(Q[13]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_3__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__13 
       (.I0(Q[12]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_4__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__13 
       (.I0(Q[11]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_5__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__13 
       (.I0(Q[10]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_6__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__13 
       (.I0(Q[9]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_7__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__13 
       (.I0(Q[8]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_8__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__13 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_9__13_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__13 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(dg_enable_int),
        .I3(updown),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[7]_i_10__13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__13 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__13 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_12__13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__13 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_13__13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__13 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_14__13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__13 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_15__13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__13 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_16__13_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__13 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_0 ),
        .O(\counter[7]_i_17__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__13 
       (.I0(Q[7]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_2__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__13 
       (.I0(Q[6]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_3__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__13 
       (.I0(Q[5]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_4__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__13 
       (.I0(Q[4]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_5__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__13 
       (.I0(Q[3]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_6__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__13 
       (.I0(Q[2]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_7__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__13 
       (.I0(Q[1]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_8__13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__13 
       (.I0(Q[0]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_9__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__13 
       (.CI(\counter_reg[7]_i_1__13_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__13_CO_UNCONNECTED [7],\counter_reg[15]_i_1__13_n_1 ,\counter_reg[15]_i_1__13_n_2 ,\counter_reg[15]_i_1__13_n_3 ,\counter_reg[15]_i_1__13_n_4 ,\counter_reg[15]_i_1__13_n_5 ,\counter_reg[15]_i_1__13_n_6 ,\counter_reg[15]_i_1__13_n_7 }),
        .DI({1'b0,\counter[15]_i_2__13_n_0 ,\counter[15]_i_3__13_n_0 ,\counter[15]_i_4__13_n_0 ,\counter[15]_i_5__13_n_0 ,\counter[15]_i_6__13_n_0 ,\counter[15]_i_7__13_n_0 ,\counter[15]_i_8__13_n_0 }),
        .O({\counter_reg[15]_i_1__13_n_8 ,\counter_reg[15]_i_1__13_n_9 ,\counter_reg[15]_i_1__13_n_10 ,\counter_reg[15]_i_1__13_n_11 ,\counter_reg[15]_i_1__13_n_12 ,\counter_reg[15]_i_1__13_n_13 ,\counter_reg[15]_i_1__13_n_14 ,\counter_reg[15]_i_1__13_n_15 }),
        .S({\counter[15]_i_9__13_n_0 ,\counter[15]_i_10__13_n_0 ,\counter[15]_i_11__13_n_0 ,\counter[15]_i_12__13_n_0 ,\counter[15]_i_13__13_n_0 ,\counter[15]_i_14__13_n_0 ,\counter[15]_i_15__13_n_0 ,\counter[15]_i_16__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__13 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__13_n_0 ,\counter_reg[7]_i_1__13_n_1 ,\counter_reg[7]_i_1__13_n_2 ,\counter_reg[7]_i_1__13_n_3 ,\counter_reg[7]_i_1__13_n_4 ,\counter_reg[7]_i_1__13_n_5 ,\counter_reg[7]_i_1__13_n_6 ,\counter_reg[7]_i_1__13_n_7 }),
        .DI({\counter[7]_i_2__13_n_0 ,\counter[7]_i_3__13_n_0 ,\counter[7]_i_4__13_n_0 ,\counter[7]_i_5__13_n_0 ,\counter[7]_i_6__13_n_0 ,\counter[7]_i_7__13_n_0 ,\counter[7]_i_8__13_n_0 ,\counter[7]_i_9__13_n_0 }),
        .O({\counter_reg[7]_i_1__13_n_8 ,\counter_reg[7]_i_1__13_n_9 ,\counter_reg[7]_i_1__13_n_10 ,\counter_reg[7]_i_1__13_n_11 ,\counter_reg[7]_i_1__13_n_12 ,\counter_reg[7]_i_1__13_n_13 ,\counter_reg[7]_i_1__13_n_14 ,\counter_reg[7]_i_1__13_n_15 }),
        .S({\counter[7]_i_10__13_n_0 ,\counter[7]_i_11__13_n_0 ,\counter[7]_i_12__13_n_0 ,\counter[7]_i_13__13_n_0 ,\counter[7]_i_14__13_n_0 ,\counter[7]_i_15__13_n_0 ,\counter[7]_i_16__13_n_0 ,\counter[7]_i_17__13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__13_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__13_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__13 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__13_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__13_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__13_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__13_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__13_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__13_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__13_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__13_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__13_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__13_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__13_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__13_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__13_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__13_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__13_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__13_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__13_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__13_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__13_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__13_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__13_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__13_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__13_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__13_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__13_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__13_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__13_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__13_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__13_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__13_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__13_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__13
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__13
       (.I0(Q[10]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_10__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__13
       (.I0(Q[9]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_11__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__13
       (.I0(Q[8]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_12__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__13
       (.I0(Q[7]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_13__13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__13
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__13
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_15__13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__13
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_16__13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__13
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_17__13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__13
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_18__13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__13
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_19__13_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__13
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_0 ),
        .O(overflow_r_i_20__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__13
       (.I0(Q[15]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_5__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__13
       (.I0(Q[14]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_6__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__13
       (.I0(Q[13]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_7__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__13
       (.I0(Q[12]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_8__13_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__13
       (.I0(Q[11]),
        .I1(updown),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_9__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__13
       (.CI(overflow_r_reg_i_2__13_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__13_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__13_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__13
       (.CI(overflow_r_reg_i_4__13_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__13_n_0,overflow_r_reg_i_2__13_n_1,overflow_r_reg_i_2__13_n_2,overflow_r_reg_i_2__13_n_3,overflow_r_reg_i_2__13_n_4,overflow_r_reg_i_2__13_n_5,overflow_r_reg_i_2__13_n_6,overflow_r_reg_i_2__13_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__13_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__13_n_0,overflow_r_i_6__13_n_0,overflow_r_i_7__13_n_0,overflow_r_i_8__13_n_0,overflow_r_i_9__13_n_0,overflow_r_i_10__13_n_0,overflow_r_i_11__13_n_0,overflow_r_i_12__13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__13
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__13_n_0,overflow_r_reg_i_4__13_n_1,overflow_r_reg_i_4__13_n_2,overflow_r_reg_i_4__13_n_3,overflow_r_reg_i_4__13_n_4,overflow_r_reg_i_4__13_n_5,overflow_r_reg_i_4__13_n_6,overflow_r_reg_i_4__13_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__13_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__13_n_0,overflow_r_i_14__13_n_0,overflow_r_i_15__13_n_0,overflow_r_i_16__13_n_0,overflow_r_i_17__13_n_0,overflow_r_i_18__13_n_0,overflow_r_i_19__13_n_0,overflow_r_i_20__13_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__13 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_24 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__13_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__13_n_0),
        .\dg_out_r_reg[10] (g0_b10__13_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__13_n_0),
        .\dg_out_r_reg[11] (g0_b11__13_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__13_n_0),
        .\dg_out_r_reg[12] (g0_b12__13_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__13_n_0),
        .\dg_out_r_reg[13] (g0_b13__13_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__13_n_0),
        .\dg_out_r_reg[14] (g0_b14__13_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__13_n_0),
        .\dg_out_r_reg[1] (g0_b1__13_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__13_n_0),
        .\dg_out_r_reg[2] (g0_b2__13_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__13_n_0),
        .\dg_out_r_reg[3] (g0_b3__13_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__13_n_0),
        .\dg_out_r_reg[4] (g0_b4__13_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__13_n_0),
        .\dg_out_r_reg[5] (g0_b5__13_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__13_n_0),
        .\dg_out_r_reg[6] (g0_b6__13_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__13_n_0),
        .\dg_out_r_reg[7] (g0_b7__13_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__13_n_0),
        .\dg_out_r_reg[8] (g0_b8__13_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__13_n_0),
        .\dg_out_r_reg[9] (g0_b9__13_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_5
   (\dg_inc_r_reg[0]_0 ,
    inc_by_2sC_r,
    \dg_inc_r_reg[1]_0 ,
    \dg_inc_r_reg[2]_0 ,
    \dg_inc_r_reg[3]_0 ,
    \dg_inc_r_reg[4]_0 ,
    \dg_inc_r_reg[5]_0 ,
    dg_inc_r,
    \dg_type_r_reg[2]_0 ,
    \dg_type_r_reg[3]_0 ,
    dg_control_r,
    \dg_control_r_reg[1]_0 ,
    \dg_control_r_reg[0]_0 ,
    \inc_by_2sC_r_reg[16]_rep_0 ,
    \inc_by_2sC_r_reg[16]_rep__0_0 ,
    \dg_type_r_reg[1]_rep_0 ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    D,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    S,
    \dg_type_r_reg[0]_0 ,
    \inc_by_2sC_r_reg[16]_rep__0_1 ,
    \dg_type_r_reg[0]_1 ,
    \inc_by_2sC_r_reg[16]_rep_1 ,
    \dg_type_r_reg[0]_2 ,
    \inc_by_2sC_r_reg[16]_rep_2 ,
    \dg_type_r_reg[0]_3 ,
    \inc_by_2sC_r_reg[16]_rep_3 ,
    \dg_type_r_reg[0]_4 ,
    \inc_by_2sC_r_reg[16]_rep_4 ,
    \dg_type_r_reg[0]_5 ,
    \inc_by_2sC_r_reg[16]_rep_5 ,
    \dg_type_r_reg[0]_6 ,
    \inc_by_2sC_r_reg[16]_rep_6 ,
    \dg_type_r_reg[0]_7 ,
    \inc_by_2sC_r_reg[16]_rep_7 ,
    \dg_type_r_reg[0]_8 ,
    \inc_by_2sC_r_reg[16]_0 ,
    \dg_type_r_reg[0]_9 ,
    \inc_by_2sC_r_reg[16]_1 ,
    \dg_type_r_reg[0]_10 ,
    \inc_by_2sC_r_reg[16]_2 ,
    \dg_type_r_reg[0]_11 ,
    \inc_by_2sC_r_reg[16]_3 ,
    \dg_type_r_reg[0]_12 ,
    \inc_by_2sC_r_reg[16]_4 ,
    \dg_type_r_reg[0]_13 ,
    \inc_by_2sC_r_reg[16]_5 ,
    \dg_type_r_reg[0]_14 ,
    m00_tdata,
    m00_dg_inc,
    m0_axis_clock,
    dac00_dg_type_0,
    m00_dg_control,
    inc_by_2sC,
    \inc_by_2sC_r_reg[16]_rep__0_2 ,
    dg_enable_int,
    \dg_out_r_reg[0]_0 ,
    Q,
    \dg_out_r_reg[14]_0 ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[0]_1 ,
    \dg_out_r_reg[15]_0 ,
    \dg_out_r_reg[14]_1 ,
    \dg_out_r_reg[13]_1 ,
    \dg_out_r_reg[12]_1 ,
    \dg_out_r_reg[11]_1 ,
    \dg_out_r_reg[10]_1 ,
    \dg_out_r_reg[9]_1 ,
    \dg_out_r_reg[8]_1 ,
    \dg_out_r_reg[7]_1 ,
    \dg_out_r_reg[6]_1 ,
    \dg_out_r_reg[5]_1 ,
    \dg_out_r_reg[4]_1 ,
    \dg_out_r_reg[3]_1 ,
    \dg_out_r_reg[2]_1 ,
    \dg_out_r_reg[1]_1 ,
    \dg_out_r_reg[0]_2 ,
    \dg_out_r_reg[15]_1 ,
    \dg_out_r_reg[14]_2 ,
    \dg_out_r_reg[13]_2 ,
    \dg_out_r_reg[12]_2 ,
    \dg_out_r_reg[11]_2 ,
    \dg_out_r_reg[10]_2 ,
    \dg_out_r_reg[9]_2 ,
    \dg_out_r_reg[8]_2 ,
    \dg_out_r_reg[7]_2 ,
    \dg_out_r_reg[6]_2 ,
    \dg_out_r_reg[5]_2 ,
    \dg_out_r_reg[4]_2 ,
    \dg_out_r_reg[3]_2 ,
    \dg_out_r_reg[2]_2 ,
    \dg_out_r_reg[1]_2 ,
    \dg_out_r_reg[0]_3 ,
    \dg_out_r_reg[15]_2 ,
    \dg_out_r_reg[14]_3 ,
    \dg_out_r_reg[13]_3 ,
    \dg_out_r_reg[12]_3 ,
    \dg_out_r_reg[11]_3 ,
    \dg_out_r_reg[10]_3 ,
    \dg_out_r_reg[9]_3 ,
    \dg_out_r_reg[8]_3 ,
    \dg_out_r_reg[7]_3 ,
    \dg_out_r_reg[6]_3 ,
    \dg_out_r_reg[5]_3 ,
    \dg_out_r_reg[4]_3 ,
    \dg_out_r_reg[3]_3 ,
    \dg_out_r_reg[2]_3 ,
    \dg_out_r_reg[1]_3 ,
    \dg_out_r_reg[0]_4 ,
    \dg_out_r_reg[15]_3 ,
    \dg_out_r_reg[14]_4 ,
    \dg_out_r_reg[13]_4 ,
    \dg_out_r_reg[12]_4 ,
    \dg_out_r_reg[11]_4 ,
    \dg_out_r_reg[10]_4 ,
    \dg_out_r_reg[9]_4 ,
    \dg_out_r_reg[8]_4 ,
    \dg_out_r_reg[7]_4 ,
    \dg_out_r_reg[6]_4 ,
    \dg_out_r_reg[5]_4 ,
    \dg_out_r_reg[4]_4 ,
    \dg_out_r_reg[3]_4 ,
    \dg_out_r_reg[2]_4 ,
    \dg_out_r_reg[1]_4 ,
    \dg_out_r_reg[0]_5 ,
    \dg_out_r_reg[15]_4 ,
    \dg_out_r_reg[14]_5 ,
    \dg_out_r_reg[13]_5 ,
    \dg_out_r_reg[12]_5 ,
    \dg_out_r_reg[11]_5 ,
    \dg_out_r_reg[10]_5 ,
    \dg_out_r_reg[9]_5 ,
    \dg_out_r_reg[8]_5 ,
    \dg_out_r_reg[7]_5 ,
    \dg_out_r_reg[6]_5 ,
    \dg_out_r_reg[5]_5 ,
    \dg_out_r_reg[4]_5 ,
    \dg_out_r_reg[3]_5 ,
    \dg_out_r_reg[2]_5 ,
    \dg_out_r_reg[1]_5 ,
    \dg_out_r_reg[0]_6 ,
    \dg_out_r_reg[0]_7 ,
    \dg_out_r_reg[15]_5 ,
    \dg_out_r_reg[14]_6 ,
    \dg_out_r_reg[13]_6 ,
    \dg_out_r_reg[12]_6 ,
    \dg_out_r_reg[11]_6 ,
    \dg_out_r_reg[10]_6 ,
    \dg_out_r_reg[9]_6 ,
    \dg_out_r_reg[8]_6 ,
    \dg_out_r_reg[7]_6 ,
    \dg_out_r_reg[6]_6 ,
    \dg_out_r_reg[5]_6 ,
    \dg_out_r_reg[4]_6 ,
    \dg_out_r_reg[3]_6 ,
    \dg_out_r_reg[2]_6 ,
    \dg_out_r_reg[1]_6 ,
    \dg_out_r_reg[0]_8 ,
    \dg_out_r_reg[15]_6 ,
    \dg_out_r_reg[14]_7 ,
    \dg_out_r_reg[13]_7 ,
    \dg_out_r_reg[12]_7 ,
    \dg_out_r_reg[11]_7 ,
    \dg_out_r_reg[10]_7 ,
    \dg_out_r_reg[9]_7 ,
    \dg_out_r_reg[8]_7 ,
    \dg_out_r_reg[7]_7 ,
    \dg_out_r_reg[6]_7 ,
    \dg_out_r_reg[5]_7 ,
    \dg_out_r_reg[4]_7 ,
    \dg_out_r_reg[3]_7 ,
    \dg_out_r_reg[2]_7 ,
    \dg_out_r_reg[1]_7 ,
    \dg_out_r_reg[0]_9 ,
    \dg_out_r_reg[15]_7 ,
    \dg_out_r_reg[14]_8 ,
    \dg_out_r_reg[13]_8 ,
    \dg_out_r_reg[12]_8 ,
    \dg_out_r_reg[11]_8 ,
    \dg_out_r_reg[10]_8 ,
    \dg_out_r_reg[9]_8 ,
    \dg_out_r_reg[8]_8 ,
    \dg_out_r_reg[7]_8 ,
    \dg_out_r_reg[6]_8 ,
    \dg_out_r_reg[5]_8 ,
    \dg_out_r_reg[4]_8 ,
    \dg_out_r_reg[3]_8 ,
    \dg_out_r_reg[2]_8 ,
    \dg_out_r_reg[1]_8 ,
    \dg_out_r_reg[0]_10 ,
    \dg_out_r_reg[15]_8 ,
    \dg_out_r_reg[14]_9 ,
    \dg_out_r_reg[13]_9 ,
    \dg_out_r_reg[12]_9 ,
    \dg_out_r_reg[11]_9 ,
    \dg_out_r_reg[10]_9 ,
    \dg_out_r_reg[9]_9 ,
    \dg_out_r_reg[8]_9 ,
    \dg_out_r_reg[7]_9 ,
    \dg_out_r_reg[6]_9 ,
    \dg_out_r_reg[5]_9 ,
    \dg_out_r_reg[4]_9 ,
    \dg_out_r_reg[3]_9 ,
    \dg_out_r_reg[2]_9 ,
    \dg_out_r_reg[1]_9 ,
    \dg_out_r_reg[0]_11 ,
    \dg_out_r_reg[15]_9 ,
    \dg_out_r_reg[14]_10 ,
    \dg_out_r_reg[13]_10 ,
    \dg_out_r_reg[12]_10 ,
    \dg_out_r_reg[11]_10 ,
    \dg_out_r_reg[10]_10 ,
    \dg_out_r_reg[9]_10 ,
    \dg_out_r_reg[8]_10 ,
    \dg_out_r_reg[7]_10 ,
    \dg_out_r_reg[6]_10 ,
    \dg_out_r_reg[5]_10 ,
    \dg_out_r_reg[4]_10 ,
    \dg_out_r_reg[3]_10 ,
    \dg_out_r_reg[2]_10 ,
    \dg_out_r_reg[1]_10 ,
    \dg_out_r_reg[0]_12 ,
    \dg_out_r_reg[15]_10 ,
    \dg_out_r_reg[14]_11 ,
    \dg_out_r_reg[13]_11 ,
    \dg_out_r_reg[12]_11 ,
    \dg_out_r_reg[11]_11 ,
    \dg_out_r_reg[10]_11 ,
    \dg_out_r_reg[9]_11 ,
    \dg_out_r_reg[8]_11 ,
    \dg_out_r_reg[7]_11 ,
    \dg_out_r_reg[6]_11 ,
    \dg_out_r_reg[5]_11 ,
    \dg_out_r_reg[4]_11 ,
    \dg_out_r_reg[3]_11 ,
    \dg_out_r_reg[2]_11 ,
    \dg_out_r_reg[1]_11 ,
    \dg_out_r_reg[0]_13 ,
    \dg_out_r_reg[15]_11 ,
    \dg_out_r_reg[14]_12 ,
    \dg_out_r_reg[13]_12 ,
    \dg_out_r_reg[12]_12 ,
    \dg_out_r_reg[11]_12 ,
    \dg_out_r_reg[10]_12 ,
    \dg_out_r_reg[9]_12 ,
    \dg_out_r_reg[8]_12 ,
    \dg_out_r_reg[7]_12 ,
    \dg_out_r_reg[6]_12 ,
    \dg_out_r_reg[5]_12 ,
    \dg_out_r_reg[4]_12 ,
    \dg_out_r_reg[3]_12 ,
    \dg_out_r_reg[2]_12 ,
    \dg_out_r_reg[1]_12 ,
    \dg_out_r_reg[0]_14 ,
    \dg_out_r_reg[15]_12 ,
    \dg_out_r_reg[14]_13 ,
    \dg_out_r_reg[13]_13 ,
    \dg_out_r_reg[12]_13 ,
    \dg_out_r_reg[11]_13 ,
    \dg_out_r_reg[10]_13 ,
    \dg_out_r_reg[9]_13 ,
    \dg_out_r_reg[8]_13 ,
    \dg_out_r_reg[7]_13 ,
    \dg_out_r_reg[6]_13 ,
    \dg_out_r_reg[5]_13 ,
    \dg_out_r_reg[4]_13 ,
    \dg_out_r_reg[3]_13 ,
    \dg_out_r_reg[2]_13 ,
    \dg_out_r_reg[1]_13 ,
    \dg_out_r_reg[0]_15 ,
    \dg_out_r_reg[15]_13 ,
    \dg_out_r_reg[14]_14 ,
    \dg_out_r_reg[13]_14 ,
    \dg_out_r_reg[12]_14 ,
    \dg_out_r_reg[11]_14 ,
    \dg_out_r_reg[10]_14 ,
    \dg_out_r_reg[9]_14 ,
    \dg_out_r_reg[8]_14 ,
    \dg_out_r_reg[7]_14 ,
    \dg_out_r_reg[6]_14 ,
    \dg_out_r_reg[5]_14 ,
    \dg_out_r_reg[4]_14 ,
    \dg_out_r_reg[3]_14 ,
    \dg_out_r_reg[2]_14 ,
    \dg_out_r_reg[1]_14 ,
    \dg_out_r_reg[0]_16 ,
    updown,
    \dg_out_r_reg[15]_14 ,
    updown_reg_0,
    updown_0,
    \dg_out_r_reg[15]_15 ,
    updown_reg_1,
    updown_1,
    \dg_out_r_reg[15]_16 ,
    updown_reg_2,
    updown_2,
    \dg_out_r_reg[15]_17 ,
    updown_reg_3,
    updown_3,
    \dg_out_r_reg[15]_18 ,
    updown_reg_4,
    updown_4,
    \dg_out_r_reg[15]_19 ,
    updown_reg_5,
    updown_5,
    \dg_out_r_reg[15]_20 ,
    updown_reg_6,
    updown_6,
    \dg_out_r_reg[15]_21 ,
    updown_reg_7,
    updown_7,
    \dg_out_r_reg[15]_22 ,
    updown_reg_8,
    updown_8,
    \dg_out_r_reg[15]_23 ,
    updown_reg_9,
    updown_9,
    \dg_out_r_reg[15]_24 ,
    updown_reg_10,
    updown_10,
    \dg_out_r_reg[15]_25 ,
    updown_reg_11,
    updown_11,
    \dg_out_r_reg[15]_26 ,
    updown_reg_12,
    updown_12,
    \dg_out_r_reg[15]_27 ,
    updown_reg_13,
    updown_13,
    \dg_out_r_reg[15]_28 ,
    updown_reg_14,
    dac00_dg_init_0,
    \dg_modify_r_reg[15]_0 ,
    \pause_reg[0]_0 );
  output \dg_inc_r_reg[0]_0 ;
  output [7:0]inc_by_2sC_r;
  output \dg_inc_r_reg[1]_0 ;
  output \dg_inc_r_reg[2]_0 ;
  output \dg_inc_r_reg[3]_0 ;
  output \dg_inc_r_reg[4]_0 ;
  output \dg_inc_r_reg[5]_0 ;
  output [0:0]dg_inc_r;
  output \dg_type_r_reg[2]_0 ;
  output \dg_type_r_reg[3]_0 ;
  output [1:0]dg_control_r;
  output \dg_control_r_reg[1]_0 ;
  output \dg_control_r_reg[0]_0 ;
  output \inc_by_2sC_r_reg[16]_rep_0 ;
  output \inc_by_2sC_r_reg[16]_rep__0_0 ;
  output \dg_type_r_reg[1]_rep_0 ;
  output [15:0]\counter_reg_rep[6]_0 ;
  output [15:0]\counter_reg_rep[6]_1 ;
  output [15:0]\counter_reg_rep[6]_2 ;
  output [15:0]\counter_reg_rep[6]_3 ;
  output [15:0]\counter_reg_rep[6]_4 ;
  output [15:0]D;
  output [15:0]\counter_reg_rep[6]_5 ;
  output [15:0]\counter_reg_rep[6]_6 ;
  output [15:0]\counter_reg_rep[6]_7 ;
  output [15:0]\counter_reg_rep[6]_8 ;
  output [15:0]\counter_reg_rep[6]_9 ;
  output [15:0]\counter_reg_rep[6]_10 ;
  output [15:0]\counter_reg_rep[6]_11 ;
  output [15:0]\counter_reg_rep[6]_12 ;
  output [15:0]\counter_reg_rep[6]_13 ;
  output [0:0]S;
  output \dg_type_r_reg[0]_0 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep__0_1 ;
  output \dg_type_r_reg[0]_1 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep_1 ;
  output \dg_type_r_reg[0]_2 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep_2 ;
  output \dg_type_r_reg[0]_3 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep_3 ;
  output \dg_type_r_reg[0]_4 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep_4 ;
  output \dg_type_r_reg[0]_5 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep_5 ;
  output \dg_type_r_reg[0]_6 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep_6 ;
  output \dg_type_r_reg[0]_7 ;
  output [0:0]\inc_by_2sC_r_reg[16]_rep_7 ;
  output \dg_type_r_reg[0]_8 ;
  output [0:0]\inc_by_2sC_r_reg[16]_0 ;
  output \dg_type_r_reg[0]_9 ;
  output [0:0]\inc_by_2sC_r_reg[16]_1 ;
  output \dg_type_r_reg[0]_10 ;
  output [0:0]\inc_by_2sC_r_reg[16]_2 ;
  output \dg_type_r_reg[0]_11 ;
  output [0:0]\inc_by_2sC_r_reg[16]_3 ;
  output \dg_type_r_reg[0]_12 ;
  output [0:0]\inc_by_2sC_r_reg[16]_4 ;
  output \dg_type_r_reg[0]_13 ;
  output [0:0]\inc_by_2sC_r_reg[16]_5 ;
  output \dg_type_r_reg[0]_14 ;
  output [15:0]m00_tdata;
  input [6:0]m00_dg_inc;
  input m0_axis_clock;
  input [3:0]dac00_dg_type_0;
  input [3:0]m00_dg_control;
  input [4:0]inc_by_2sC;
  input \inc_by_2sC_r_reg[16]_rep__0_2 ;
  input [0:0]dg_enable_int;
  input \dg_out_r_reg[0]_0 ;
  input [15:0]Q;
  input \dg_out_r_reg[14]_0 ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[0]_1 ;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_out_r_reg[14]_1 ;
  input \dg_out_r_reg[13]_1 ;
  input \dg_out_r_reg[12]_1 ;
  input \dg_out_r_reg[11]_1 ;
  input \dg_out_r_reg[10]_1 ;
  input \dg_out_r_reg[9]_1 ;
  input \dg_out_r_reg[8]_1 ;
  input \dg_out_r_reg[7]_1 ;
  input \dg_out_r_reg[6]_1 ;
  input \dg_out_r_reg[5]_1 ;
  input \dg_out_r_reg[4]_1 ;
  input \dg_out_r_reg[3]_1 ;
  input \dg_out_r_reg[2]_1 ;
  input \dg_out_r_reg[1]_1 ;
  input \dg_out_r_reg[0]_2 ;
  input [15:0]\dg_out_r_reg[15]_1 ;
  input \dg_out_r_reg[14]_2 ;
  input \dg_out_r_reg[13]_2 ;
  input \dg_out_r_reg[12]_2 ;
  input \dg_out_r_reg[11]_2 ;
  input \dg_out_r_reg[10]_2 ;
  input \dg_out_r_reg[9]_2 ;
  input \dg_out_r_reg[8]_2 ;
  input \dg_out_r_reg[7]_2 ;
  input \dg_out_r_reg[6]_2 ;
  input \dg_out_r_reg[5]_2 ;
  input \dg_out_r_reg[4]_2 ;
  input \dg_out_r_reg[3]_2 ;
  input \dg_out_r_reg[2]_2 ;
  input \dg_out_r_reg[1]_2 ;
  input \dg_out_r_reg[0]_3 ;
  input [15:0]\dg_out_r_reg[15]_2 ;
  input \dg_out_r_reg[14]_3 ;
  input \dg_out_r_reg[13]_3 ;
  input \dg_out_r_reg[12]_3 ;
  input \dg_out_r_reg[11]_3 ;
  input \dg_out_r_reg[10]_3 ;
  input \dg_out_r_reg[9]_3 ;
  input \dg_out_r_reg[8]_3 ;
  input \dg_out_r_reg[7]_3 ;
  input \dg_out_r_reg[6]_3 ;
  input \dg_out_r_reg[5]_3 ;
  input \dg_out_r_reg[4]_3 ;
  input \dg_out_r_reg[3]_3 ;
  input \dg_out_r_reg[2]_3 ;
  input \dg_out_r_reg[1]_3 ;
  input \dg_out_r_reg[0]_4 ;
  input [15:0]\dg_out_r_reg[15]_3 ;
  input \dg_out_r_reg[14]_4 ;
  input \dg_out_r_reg[13]_4 ;
  input \dg_out_r_reg[12]_4 ;
  input \dg_out_r_reg[11]_4 ;
  input \dg_out_r_reg[10]_4 ;
  input \dg_out_r_reg[9]_4 ;
  input \dg_out_r_reg[8]_4 ;
  input \dg_out_r_reg[7]_4 ;
  input \dg_out_r_reg[6]_4 ;
  input \dg_out_r_reg[5]_4 ;
  input \dg_out_r_reg[4]_4 ;
  input \dg_out_r_reg[3]_4 ;
  input \dg_out_r_reg[2]_4 ;
  input \dg_out_r_reg[1]_4 ;
  input \dg_out_r_reg[0]_5 ;
  input [15:0]\dg_out_r_reg[15]_4 ;
  input \dg_out_r_reg[14]_5 ;
  input \dg_out_r_reg[13]_5 ;
  input \dg_out_r_reg[12]_5 ;
  input \dg_out_r_reg[11]_5 ;
  input \dg_out_r_reg[10]_5 ;
  input \dg_out_r_reg[9]_5 ;
  input \dg_out_r_reg[8]_5 ;
  input \dg_out_r_reg[7]_5 ;
  input \dg_out_r_reg[6]_5 ;
  input \dg_out_r_reg[5]_5 ;
  input \dg_out_r_reg[4]_5 ;
  input \dg_out_r_reg[3]_5 ;
  input \dg_out_r_reg[2]_5 ;
  input \dg_out_r_reg[1]_5 ;
  input \dg_out_r_reg[0]_6 ;
  input \dg_out_r_reg[0]_7 ;
  input [15:0]\dg_out_r_reg[15]_5 ;
  input \dg_out_r_reg[14]_6 ;
  input \dg_out_r_reg[13]_6 ;
  input \dg_out_r_reg[12]_6 ;
  input \dg_out_r_reg[11]_6 ;
  input \dg_out_r_reg[10]_6 ;
  input \dg_out_r_reg[9]_6 ;
  input \dg_out_r_reg[8]_6 ;
  input \dg_out_r_reg[7]_6 ;
  input \dg_out_r_reg[6]_6 ;
  input \dg_out_r_reg[5]_6 ;
  input \dg_out_r_reg[4]_6 ;
  input \dg_out_r_reg[3]_6 ;
  input \dg_out_r_reg[2]_6 ;
  input \dg_out_r_reg[1]_6 ;
  input \dg_out_r_reg[0]_8 ;
  input [15:0]\dg_out_r_reg[15]_6 ;
  input \dg_out_r_reg[14]_7 ;
  input \dg_out_r_reg[13]_7 ;
  input \dg_out_r_reg[12]_7 ;
  input \dg_out_r_reg[11]_7 ;
  input \dg_out_r_reg[10]_7 ;
  input \dg_out_r_reg[9]_7 ;
  input \dg_out_r_reg[8]_7 ;
  input \dg_out_r_reg[7]_7 ;
  input \dg_out_r_reg[6]_7 ;
  input \dg_out_r_reg[5]_7 ;
  input \dg_out_r_reg[4]_7 ;
  input \dg_out_r_reg[3]_7 ;
  input \dg_out_r_reg[2]_7 ;
  input \dg_out_r_reg[1]_7 ;
  input \dg_out_r_reg[0]_9 ;
  input [15:0]\dg_out_r_reg[15]_7 ;
  input \dg_out_r_reg[14]_8 ;
  input \dg_out_r_reg[13]_8 ;
  input \dg_out_r_reg[12]_8 ;
  input \dg_out_r_reg[11]_8 ;
  input \dg_out_r_reg[10]_8 ;
  input \dg_out_r_reg[9]_8 ;
  input \dg_out_r_reg[8]_8 ;
  input \dg_out_r_reg[7]_8 ;
  input \dg_out_r_reg[6]_8 ;
  input \dg_out_r_reg[5]_8 ;
  input \dg_out_r_reg[4]_8 ;
  input \dg_out_r_reg[3]_8 ;
  input \dg_out_r_reg[2]_8 ;
  input \dg_out_r_reg[1]_8 ;
  input \dg_out_r_reg[0]_10 ;
  input [15:0]\dg_out_r_reg[15]_8 ;
  input \dg_out_r_reg[14]_9 ;
  input \dg_out_r_reg[13]_9 ;
  input \dg_out_r_reg[12]_9 ;
  input \dg_out_r_reg[11]_9 ;
  input \dg_out_r_reg[10]_9 ;
  input \dg_out_r_reg[9]_9 ;
  input \dg_out_r_reg[8]_9 ;
  input \dg_out_r_reg[7]_9 ;
  input \dg_out_r_reg[6]_9 ;
  input \dg_out_r_reg[5]_9 ;
  input \dg_out_r_reg[4]_9 ;
  input \dg_out_r_reg[3]_9 ;
  input \dg_out_r_reg[2]_9 ;
  input \dg_out_r_reg[1]_9 ;
  input \dg_out_r_reg[0]_11 ;
  input [15:0]\dg_out_r_reg[15]_9 ;
  input \dg_out_r_reg[14]_10 ;
  input \dg_out_r_reg[13]_10 ;
  input \dg_out_r_reg[12]_10 ;
  input \dg_out_r_reg[11]_10 ;
  input \dg_out_r_reg[10]_10 ;
  input \dg_out_r_reg[9]_10 ;
  input \dg_out_r_reg[8]_10 ;
  input \dg_out_r_reg[7]_10 ;
  input \dg_out_r_reg[6]_10 ;
  input \dg_out_r_reg[5]_10 ;
  input \dg_out_r_reg[4]_10 ;
  input \dg_out_r_reg[3]_10 ;
  input \dg_out_r_reg[2]_10 ;
  input \dg_out_r_reg[1]_10 ;
  input \dg_out_r_reg[0]_12 ;
  input [15:0]\dg_out_r_reg[15]_10 ;
  input \dg_out_r_reg[14]_11 ;
  input \dg_out_r_reg[13]_11 ;
  input \dg_out_r_reg[12]_11 ;
  input \dg_out_r_reg[11]_11 ;
  input \dg_out_r_reg[10]_11 ;
  input \dg_out_r_reg[9]_11 ;
  input \dg_out_r_reg[8]_11 ;
  input \dg_out_r_reg[7]_11 ;
  input \dg_out_r_reg[6]_11 ;
  input \dg_out_r_reg[5]_11 ;
  input \dg_out_r_reg[4]_11 ;
  input \dg_out_r_reg[3]_11 ;
  input \dg_out_r_reg[2]_11 ;
  input \dg_out_r_reg[1]_11 ;
  input \dg_out_r_reg[0]_13 ;
  input [15:0]\dg_out_r_reg[15]_11 ;
  input \dg_out_r_reg[14]_12 ;
  input \dg_out_r_reg[13]_12 ;
  input \dg_out_r_reg[12]_12 ;
  input \dg_out_r_reg[11]_12 ;
  input \dg_out_r_reg[10]_12 ;
  input \dg_out_r_reg[9]_12 ;
  input \dg_out_r_reg[8]_12 ;
  input \dg_out_r_reg[7]_12 ;
  input \dg_out_r_reg[6]_12 ;
  input \dg_out_r_reg[5]_12 ;
  input \dg_out_r_reg[4]_12 ;
  input \dg_out_r_reg[3]_12 ;
  input \dg_out_r_reg[2]_12 ;
  input \dg_out_r_reg[1]_12 ;
  input \dg_out_r_reg[0]_14 ;
  input [15:0]\dg_out_r_reg[15]_12 ;
  input \dg_out_r_reg[14]_13 ;
  input \dg_out_r_reg[13]_13 ;
  input \dg_out_r_reg[12]_13 ;
  input \dg_out_r_reg[11]_13 ;
  input \dg_out_r_reg[10]_13 ;
  input \dg_out_r_reg[9]_13 ;
  input \dg_out_r_reg[8]_13 ;
  input \dg_out_r_reg[7]_13 ;
  input \dg_out_r_reg[6]_13 ;
  input \dg_out_r_reg[5]_13 ;
  input \dg_out_r_reg[4]_13 ;
  input \dg_out_r_reg[3]_13 ;
  input \dg_out_r_reg[2]_13 ;
  input \dg_out_r_reg[1]_13 ;
  input \dg_out_r_reg[0]_15 ;
  input [15:0]\dg_out_r_reg[15]_13 ;
  input \dg_out_r_reg[14]_14 ;
  input \dg_out_r_reg[13]_14 ;
  input \dg_out_r_reg[12]_14 ;
  input \dg_out_r_reg[11]_14 ;
  input \dg_out_r_reg[10]_14 ;
  input \dg_out_r_reg[9]_14 ;
  input \dg_out_r_reg[8]_14 ;
  input \dg_out_r_reg[7]_14 ;
  input \dg_out_r_reg[6]_14 ;
  input \dg_out_r_reg[5]_14 ;
  input \dg_out_r_reg[4]_14 ;
  input \dg_out_r_reg[3]_14 ;
  input \dg_out_r_reg[2]_14 ;
  input \dg_out_r_reg[1]_14 ;
  input \dg_out_r_reg[0]_16 ;
  input updown;
  input [0:0]\dg_out_r_reg[15]_14 ;
  input [0:0]updown_reg_0;
  input updown_0;
  input [0:0]\dg_out_r_reg[15]_15 ;
  input [0:0]updown_reg_1;
  input updown_1;
  input [0:0]\dg_out_r_reg[15]_16 ;
  input [0:0]updown_reg_2;
  input updown_2;
  input [0:0]\dg_out_r_reg[15]_17 ;
  input [0:0]updown_reg_3;
  input updown_3;
  input [0:0]\dg_out_r_reg[15]_18 ;
  input [0:0]updown_reg_4;
  input updown_4;
  input [0:0]\dg_out_r_reg[15]_19 ;
  input [0:0]updown_reg_5;
  input updown_5;
  input [0:0]\dg_out_r_reg[15]_20 ;
  input [0:0]updown_reg_6;
  input updown_6;
  input [0:0]\dg_out_r_reg[15]_21 ;
  input [0:0]updown_reg_7;
  input updown_7;
  input [0:0]\dg_out_r_reg[15]_22 ;
  input [0:0]updown_reg_8;
  input updown_8;
  input [0:0]\dg_out_r_reg[15]_23 ;
  input [0:0]updown_reg_9;
  input updown_9;
  input [0:0]\dg_out_r_reg[15]_24 ;
  input [0:0]updown_reg_10;
  input updown_10;
  input [0:0]\dg_out_r_reg[15]_25 ;
  input [0:0]updown_reg_11;
  input updown_11;
  input [0:0]\dg_out_r_reg[15]_26 ;
  input [0:0]updown_reg_12;
  input updown_12;
  input [0:0]\dg_out_r_reg[15]_27 ;
  input [0:0]updown_reg_13;
  input updown_13;
  input [0:0]\dg_out_r_reg[15]_28 ;
  input [0:0]updown_reg_14;
  input [15:0]dac00_dg_init_0;
  input \dg_modify_r_reg[15]_0 ;
  input \pause_reg[0]_0 ;

  wire [15:0]D;
  wire [15:0]Q;
  wire [0:0]S;
  wire [15:0]counter;
  wire \counter[15]_i_10__14_n_0 ;
  wire \counter[15]_i_11__14_n_0 ;
  wire \counter[15]_i_12__14_n_0 ;
  wire \counter[15]_i_13__14_n_0 ;
  wire \counter[15]_i_14__14_n_0 ;
  wire \counter[15]_i_15__14_n_0 ;
  wire \counter[15]_i_16__14_n_0 ;
  wire \counter[15]_i_2__14_n_0 ;
  wire \counter[15]_i_3__14_n_0 ;
  wire \counter[15]_i_4__14_n_0 ;
  wire \counter[15]_i_5__14_n_0 ;
  wire \counter[15]_i_6__14_n_0 ;
  wire \counter[15]_i_7__14_n_0 ;
  wire \counter[15]_i_8__14_n_0 ;
  wire \counter[15]_i_9__14_n_0 ;
  wire \counter[7]_i_10__14_n_0 ;
  wire \counter[7]_i_11__14_n_0 ;
  wire \counter[7]_i_12__14_n_0 ;
  wire \counter[7]_i_13__14_n_0 ;
  wire \counter[7]_i_14__14_n_0 ;
  wire \counter[7]_i_15__14_n_0 ;
  wire \counter[7]_i_16__14_n_0 ;
  wire \counter[7]_i_17__14_n_0 ;
  wire \counter[7]_i_2__14_n_0 ;
  wire \counter[7]_i_3__14_n_0 ;
  wire \counter[7]_i_4__14_n_0 ;
  wire \counter[7]_i_5__14_n_0 ;
  wire \counter[7]_i_6__14_n_0 ;
  wire \counter[7]_i_7__14_n_0 ;
  wire \counter[7]_i_8__14_n_0 ;
  wire \counter[7]_i_9__14_n_0 ;
  wire \counter_reg[15]_i_1__14_n_1 ;
  wire \counter_reg[15]_i_1__14_n_10 ;
  wire \counter_reg[15]_i_1__14_n_11 ;
  wire \counter_reg[15]_i_1__14_n_12 ;
  wire \counter_reg[15]_i_1__14_n_13 ;
  wire \counter_reg[15]_i_1__14_n_14 ;
  wire \counter_reg[15]_i_1__14_n_15 ;
  wire \counter_reg[15]_i_1__14_n_2 ;
  wire \counter_reg[15]_i_1__14_n_3 ;
  wire \counter_reg[15]_i_1__14_n_4 ;
  wire \counter_reg[15]_i_1__14_n_5 ;
  wire \counter_reg[15]_i_1__14_n_6 ;
  wire \counter_reg[15]_i_1__14_n_7 ;
  wire \counter_reg[15]_i_1__14_n_8 ;
  wire \counter_reg[15]_i_1__14_n_9 ;
  wire \counter_reg[7]_i_1__14_n_0 ;
  wire \counter_reg[7]_i_1__14_n_1 ;
  wire \counter_reg[7]_i_1__14_n_10 ;
  wire \counter_reg[7]_i_1__14_n_11 ;
  wire \counter_reg[7]_i_1__14_n_12 ;
  wire \counter_reg[7]_i_1__14_n_13 ;
  wire \counter_reg[7]_i_1__14_n_14 ;
  wire \counter_reg[7]_i_1__14_n_15 ;
  wire \counter_reg[7]_i_1__14_n_2 ;
  wire \counter_reg[7]_i_1__14_n_3 ;
  wire \counter_reg[7]_i_1__14_n_4 ;
  wire \counter_reg[7]_i_1__14_n_5 ;
  wire \counter_reg[7]_i_1__14_n_6 ;
  wire \counter_reg[7]_i_1__14_n_7 ;
  wire \counter_reg[7]_i_1__14_n_8 ;
  wire \counter_reg[7]_i_1__14_n_9 ;
  wire [15:0]\counter_reg_rep[6]_0 ;
  wire [15:0]\counter_reg_rep[6]_1 ;
  wire [15:0]\counter_reg_rep[6]_10 ;
  wire [15:0]\counter_reg_rep[6]_11 ;
  wire [15:0]\counter_reg_rep[6]_12 ;
  wire [15:0]\counter_reg_rep[6]_13 ;
  wire [15:0]\counter_reg_rep[6]_2 ;
  wire [15:0]\counter_reg_rep[6]_3 ;
  wire [15:0]\counter_reg_rep[6]_4 ;
  wire [15:0]\counter_reg_rep[6]_5 ;
  wire [15:0]\counter_reg_rep[6]_6 ;
  wire [15:0]\counter_reg_rep[6]_7 ;
  wire [15:0]\counter_reg_rep[6]_8 ;
  wire [15:0]\counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire \counter_reg_rep_n_0_[6] ;
  wire [15:0]dac00_dg_init_0;
  wire [3:0]dac00_dg_type_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire \dg_control_r_reg[0]_0 ;
  wire \dg_control_r_reg[1]_0 ;
  wire [0:0]dg_enable_int;
  wire [0:0]dg_inc_r;
  wire \dg_inc_r_reg[0]_0 ;
  wire \dg_inc_r_reg[1]_0 ;
  wire \dg_inc_r_reg[2]_0 ;
  wire \dg_inc_r_reg[3]_0 ;
  wire \dg_inc_r_reg[4]_0 ;
  wire \dg_inc_r_reg[5]_0 ;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_out_r[14]_i_2__0_n_0 ;
  wire \dg_out_r[14]_i_2__10_n_0 ;
  wire \dg_out_r[14]_i_2__11_n_0 ;
  wire \dg_out_r[14]_i_2__12_n_0 ;
  wire \dg_out_r[14]_i_2__1_n_0 ;
  wire \dg_out_r[14]_i_2__2_n_0 ;
  wire \dg_out_r[14]_i_2__3_n_0 ;
  wire \dg_out_r[14]_i_2__4_n_0 ;
  wire \dg_out_r[14]_i_2__5_n_0 ;
  wire \dg_out_r[14]_i_2__6_n_0 ;
  wire \dg_out_r[14]_i_2__7_n_0 ;
  wire \dg_out_r[14]_i_2__8_n_0 ;
  wire \dg_out_r[14]_i_2__9_n_0 ;
  wire \dg_out_r[14]_i_2_n_0 ;
  wire \dg_out_r[14]_i_3__0_n_0 ;
  wire \dg_out_r[14]_i_3_n_0 ;
  wire \dg_out_r[15]_i_1__14_n_0 ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[0]_1 ;
  wire \dg_out_r_reg[0]_10 ;
  wire \dg_out_r_reg[0]_11 ;
  wire \dg_out_r_reg[0]_12 ;
  wire \dg_out_r_reg[0]_13 ;
  wire \dg_out_r_reg[0]_14 ;
  wire \dg_out_r_reg[0]_15 ;
  wire \dg_out_r_reg[0]_16 ;
  wire \dg_out_r_reg[0]_2 ;
  wire \dg_out_r_reg[0]_3 ;
  wire \dg_out_r_reg[0]_4 ;
  wire \dg_out_r_reg[0]_5 ;
  wire \dg_out_r_reg[0]_6 ;
  wire \dg_out_r_reg[0]_7 ;
  wire \dg_out_r_reg[0]_8 ;
  wire \dg_out_r_reg[0]_9 ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[10]_1 ;
  wire \dg_out_r_reg[10]_10 ;
  wire \dg_out_r_reg[10]_11 ;
  wire \dg_out_r_reg[10]_12 ;
  wire \dg_out_r_reg[10]_13 ;
  wire \dg_out_r_reg[10]_14 ;
  wire \dg_out_r_reg[10]_2 ;
  wire \dg_out_r_reg[10]_3 ;
  wire \dg_out_r_reg[10]_4 ;
  wire \dg_out_r_reg[10]_5 ;
  wire \dg_out_r_reg[10]_6 ;
  wire \dg_out_r_reg[10]_7 ;
  wire \dg_out_r_reg[10]_8 ;
  wire \dg_out_r_reg[10]_9 ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[11]_1 ;
  wire \dg_out_r_reg[11]_10 ;
  wire \dg_out_r_reg[11]_11 ;
  wire \dg_out_r_reg[11]_12 ;
  wire \dg_out_r_reg[11]_13 ;
  wire \dg_out_r_reg[11]_14 ;
  wire \dg_out_r_reg[11]_2 ;
  wire \dg_out_r_reg[11]_3 ;
  wire \dg_out_r_reg[11]_4 ;
  wire \dg_out_r_reg[11]_5 ;
  wire \dg_out_r_reg[11]_6 ;
  wire \dg_out_r_reg[11]_7 ;
  wire \dg_out_r_reg[11]_8 ;
  wire \dg_out_r_reg[11]_9 ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[12]_1 ;
  wire \dg_out_r_reg[12]_10 ;
  wire \dg_out_r_reg[12]_11 ;
  wire \dg_out_r_reg[12]_12 ;
  wire \dg_out_r_reg[12]_13 ;
  wire \dg_out_r_reg[12]_14 ;
  wire \dg_out_r_reg[12]_2 ;
  wire \dg_out_r_reg[12]_3 ;
  wire \dg_out_r_reg[12]_4 ;
  wire \dg_out_r_reg[12]_5 ;
  wire \dg_out_r_reg[12]_6 ;
  wire \dg_out_r_reg[12]_7 ;
  wire \dg_out_r_reg[12]_8 ;
  wire \dg_out_r_reg[12]_9 ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[13]_1 ;
  wire \dg_out_r_reg[13]_10 ;
  wire \dg_out_r_reg[13]_11 ;
  wire \dg_out_r_reg[13]_12 ;
  wire \dg_out_r_reg[13]_13 ;
  wire \dg_out_r_reg[13]_14 ;
  wire \dg_out_r_reg[13]_2 ;
  wire \dg_out_r_reg[13]_3 ;
  wire \dg_out_r_reg[13]_4 ;
  wire \dg_out_r_reg[13]_5 ;
  wire \dg_out_r_reg[13]_6 ;
  wire \dg_out_r_reg[13]_7 ;
  wire \dg_out_r_reg[13]_8 ;
  wire \dg_out_r_reg[13]_9 ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[14]_1 ;
  wire \dg_out_r_reg[14]_10 ;
  wire \dg_out_r_reg[14]_11 ;
  wire \dg_out_r_reg[14]_12 ;
  wire \dg_out_r_reg[14]_13 ;
  wire \dg_out_r_reg[14]_14 ;
  wire \dg_out_r_reg[14]_2 ;
  wire \dg_out_r_reg[14]_3 ;
  wire \dg_out_r_reg[14]_4 ;
  wire \dg_out_r_reg[14]_5 ;
  wire \dg_out_r_reg[14]_6 ;
  wire \dg_out_r_reg[14]_7 ;
  wire \dg_out_r_reg[14]_8 ;
  wire \dg_out_r_reg[14]_9 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire [15:0]\dg_out_r_reg[15]_1 ;
  wire [15:0]\dg_out_r_reg[15]_10 ;
  wire [15:0]\dg_out_r_reg[15]_11 ;
  wire [15:0]\dg_out_r_reg[15]_12 ;
  wire [15:0]\dg_out_r_reg[15]_13 ;
  wire [0:0]\dg_out_r_reg[15]_14 ;
  wire [0:0]\dg_out_r_reg[15]_15 ;
  wire [0:0]\dg_out_r_reg[15]_16 ;
  wire [0:0]\dg_out_r_reg[15]_17 ;
  wire [0:0]\dg_out_r_reg[15]_18 ;
  wire [0:0]\dg_out_r_reg[15]_19 ;
  wire [15:0]\dg_out_r_reg[15]_2 ;
  wire [0:0]\dg_out_r_reg[15]_20 ;
  wire [0:0]\dg_out_r_reg[15]_21 ;
  wire [0:0]\dg_out_r_reg[15]_22 ;
  wire [0:0]\dg_out_r_reg[15]_23 ;
  wire [0:0]\dg_out_r_reg[15]_24 ;
  wire [0:0]\dg_out_r_reg[15]_25 ;
  wire [0:0]\dg_out_r_reg[15]_26 ;
  wire [0:0]\dg_out_r_reg[15]_27 ;
  wire [0:0]\dg_out_r_reg[15]_28 ;
  wire [15:0]\dg_out_r_reg[15]_3 ;
  wire [15:0]\dg_out_r_reg[15]_4 ;
  wire [15:0]\dg_out_r_reg[15]_5 ;
  wire [15:0]\dg_out_r_reg[15]_6 ;
  wire [15:0]\dg_out_r_reg[15]_7 ;
  wire [15:0]\dg_out_r_reg[15]_8 ;
  wire [15:0]\dg_out_r_reg[15]_9 ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[1]_1 ;
  wire \dg_out_r_reg[1]_10 ;
  wire \dg_out_r_reg[1]_11 ;
  wire \dg_out_r_reg[1]_12 ;
  wire \dg_out_r_reg[1]_13 ;
  wire \dg_out_r_reg[1]_14 ;
  wire \dg_out_r_reg[1]_2 ;
  wire \dg_out_r_reg[1]_3 ;
  wire \dg_out_r_reg[1]_4 ;
  wire \dg_out_r_reg[1]_5 ;
  wire \dg_out_r_reg[1]_6 ;
  wire \dg_out_r_reg[1]_7 ;
  wire \dg_out_r_reg[1]_8 ;
  wire \dg_out_r_reg[1]_9 ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[2]_1 ;
  wire \dg_out_r_reg[2]_10 ;
  wire \dg_out_r_reg[2]_11 ;
  wire \dg_out_r_reg[2]_12 ;
  wire \dg_out_r_reg[2]_13 ;
  wire \dg_out_r_reg[2]_14 ;
  wire \dg_out_r_reg[2]_2 ;
  wire \dg_out_r_reg[2]_3 ;
  wire \dg_out_r_reg[2]_4 ;
  wire \dg_out_r_reg[2]_5 ;
  wire \dg_out_r_reg[2]_6 ;
  wire \dg_out_r_reg[2]_7 ;
  wire \dg_out_r_reg[2]_8 ;
  wire \dg_out_r_reg[2]_9 ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[3]_1 ;
  wire \dg_out_r_reg[3]_10 ;
  wire \dg_out_r_reg[3]_11 ;
  wire \dg_out_r_reg[3]_12 ;
  wire \dg_out_r_reg[3]_13 ;
  wire \dg_out_r_reg[3]_14 ;
  wire \dg_out_r_reg[3]_2 ;
  wire \dg_out_r_reg[3]_3 ;
  wire \dg_out_r_reg[3]_4 ;
  wire \dg_out_r_reg[3]_5 ;
  wire \dg_out_r_reg[3]_6 ;
  wire \dg_out_r_reg[3]_7 ;
  wire \dg_out_r_reg[3]_8 ;
  wire \dg_out_r_reg[3]_9 ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[4]_1 ;
  wire \dg_out_r_reg[4]_10 ;
  wire \dg_out_r_reg[4]_11 ;
  wire \dg_out_r_reg[4]_12 ;
  wire \dg_out_r_reg[4]_13 ;
  wire \dg_out_r_reg[4]_14 ;
  wire \dg_out_r_reg[4]_2 ;
  wire \dg_out_r_reg[4]_3 ;
  wire \dg_out_r_reg[4]_4 ;
  wire \dg_out_r_reg[4]_5 ;
  wire \dg_out_r_reg[4]_6 ;
  wire \dg_out_r_reg[4]_7 ;
  wire \dg_out_r_reg[4]_8 ;
  wire \dg_out_r_reg[4]_9 ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[5]_1 ;
  wire \dg_out_r_reg[5]_10 ;
  wire \dg_out_r_reg[5]_11 ;
  wire \dg_out_r_reg[5]_12 ;
  wire \dg_out_r_reg[5]_13 ;
  wire \dg_out_r_reg[5]_14 ;
  wire \dg_out_r_reg[5]_2 ;
  wire \dg_out_r_reg[5]_3 ;
  wire \dg_out_r_reg[5]_4 ;
  wire \dg_out_r_reg[5]_5 ;
  wire \dg_out_r_reg[5]_6 ;
  wire \dg_out_r_reg[5]_7 ;
  wire \dg_out_r_reg[5]_8 ;
  wire \dg_out_r_reg[5]_9 ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[6]_1 ;
  wire \dg_out_r_reg[6]_10 ;
  wire \dg_out_r_reg[6]_11 ;
  wire \dg_out_r_reg[6]_12 ;
  wire \dg_out_r_reg[6]_13 ;
  wire \dg_out_r_reg[6]_14 ;
  wire \dg_out_r_reg[6]_2 ;
  wire \dg_out_r_reg[6]_3 ;
  wire \dg_out_r_reg[6]_4 ;
  wire \dg_out_r_reg[6]_5 ;
  wire \dg_out_r_reg[6]_6 ;
  wire \dg_out_r_reg[6]_7 ;
  wire \dg_out_r_reg[6]_8 ;
  wire \dg_out_r_reg[6]_9 ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[7]_1 ;
  wire \dg_out_r_reg[7]_10 ;
  wire \dg_out_r_reg[7]_11 ;
  wire \dg_out_r_reg[7]_12 ;
  wire \dg_out_r_reg[7]_13 ;
  wire \dg_out_r_reg[7]_14 ;
  wire \dg_out_r_reg[7]_2 ;
  wire \dg_out_r_reg[7]_3 ;
  wire \dg_out_r_reg[7]_4 ;
  wire \dg_out_r_reg[7]_5 ;
  wire \dg_out_r_reg[7]_6 ;
  wire \dg_out_r_reg[7]_7 ;
  wire \dg_out_r_reg[7]_8 ;
  wire \dg_out_r_reg[7]_9 ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[8]_1 ;
  wire \dg_out_r_reg[8]_10 ;
  wire \dg_out_r_reg[8]_11 ;
  wire \dg_out_r_reg[8]_12 ;
  wire \dg_out_r_reg[8]_13 ;
  wire \dg_out_r_reg[8]_14 ;
  wire \dg_out_r_reg[8]_2 ;
  wire \dg_out_r_reg[8]_3 ;
  wire \dg_out_r_reg[8]_4 ;
  wire \dg_out_r_reg[8]_5 ;
  wire \dg_out_r_reg[8]_6 ;
  wire \dg_out_r_reg[8]_7 ;
  wire \dg_out_r_reg[8]_8 ;
  wire \dg_out_r_reg[8]_9 ;
  wire \dg_out_r_reg[9]_0 ;
  wire \dg_out_r_reg[9]_1 ;
  wire \dg_out_r_reg[9]_10 ;
  wire \dg_out_r_reg[9]_11 ;
  wire \dg_out_r_reg[9]_12 ;
  wire \dg_out_r_reg[9]_13 ;
  wire \dg_out_r_reg[9]_14 ;
  wire \dg_out_r_reg[9]_2 ;
  wire \dg_out_r_reg[9]_3 ;
  wire \dg_out_r_reg[9]_4 ;
  wire \dg_out_r_reg[9]_5 ;
  wire \dg_out_r_reg[9]_6 ;
  wire \dg_out_r_reg[9]_7 ;
  wire \dg_out_r_reg[9]_8 ;
  wire \dg_out_r_reg[9]_9 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire [1:0]dg_type_r;
  wire \dg_type_r_reg[0]_0 ;
  wire \dg_type_r_reg[0]_1 ;
  wire \dg_type_r_reg[0]_10 ;
  wire \dg_type_r_reg[0]_11 ;
  wire \dg_type_r_reg[0]_12 ;
  wire \dg_type_r_reg[0]_13 ;
  wire \dg_type_r_reg[0]_14 ;
  wire \dg_type_r_reg[0]_2 ;
  wire \dg_type_r_reg[0]_3 ;
  wire \dg_type_r_reg[0]_4 ;
  wire \dg_type_r_reg[0]_5 ;
  wire \dg_type_r_reg[0]_6 ;
  wire \dg_type_r_reg[0]_7 ;
  wire \dg_type_r_reg[0]_8 ;
  wire \dg_type_r_reg[0]_9 ;
  wire \dg_type_r_reg[0]_rep__0_n_0 ;
  wire \dg_type_r_reg[0]_rep_n_0 ;
  wire \dg_type_r_reg[1]_rep_0 ;
  wire \dg_type_r_reg[1]_rep__0_n_0 ;
  wire \dg_type_r_reg[1]_rep__1_n_0 ;
  wire \dg_type_r_reg[2]_0 ;
  wire \dg_type_r_reg[3]_0 ;
  wire g0_b0__14_n_0;
  wire g0_b10__14_n_0;
  wire g0_b11__14_n_0;
  wire g0_b12__14_n_0;
  wire g0_b13__14_n_0;
  wire g0_b14__14_n_0;
  wire g0_b1__14_n_0;
  wire g0_b2__14_n_0;
  wire g0_b3__14_n_0;
  wire g0_b4__14_n_0;
  wire g0_b5__14_n_0;
  wire g0_b6__14_n_0;
  wire g0_b7__14_n_0;
  wire g0_b8__14_n_0;
  wire g0_b9__14_n_0;
  wire g1_b0__14_n_0;
  wire g1_b10__14_n_0;
  wire g1_b11__14_n_0;
  wire g1_b12__14_n_0;
  wire g1_b13__14_n_0;
  wire g1_b14__14_n_0;
  wire g1_b1__14_n_0;
  wire g1_b2__14_n_0;
  wire g1_b3__14_n_0;
  wire g1_b4__14_n_0;
  wire g1_b5__14_n_0;
  wire g1_b6__14_n_0;
  wire g1_b7__14_n_0;
  wire g1_b8__14_n_0;
  wire g1_b9__14_n_0;
  wire [4:0]inc_by_2sC;
  wire [7:0]inc_by_2sC_r;
  wire \inc_by_2sC_r[16]_i_1_n_0 ;
  wire \inc_by_2sC_r[16]_rep_i_1__0_n_0 ;
  wire \inc_by_2sC_r[16]_rep_i_1_n_0 ;
  wire \inc_by_2sC_r[6]_i_1_n_0 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_0 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_1 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_2 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_3 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_4 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_5 ;
  wire \inc_by_2sC_r_reg[16]_rep_0 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep_1 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep_2 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep_3 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep_4 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep_5 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep_6 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep_7 ;
  wire \inc_by_2sC_r_reg[16]_rep__0_0 ;
  wire [0:0]\inc_by_2sC_r_reg[16]_rep__0_1 ;
  wire \inc_by_2sC_r_reg[16]_rep__0_2 ;
  wire [16:16]inc_by_sel;
  wire [3:0]m00_dg_control;
  wire [6:0]m00_dg_inc;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__14_n_0;
  wire overflow_r_i_11__14_n_0;
  wire overflow_r_i_12__14_n_0;
  wire overflow_r_i_13__14_n_0;
  wire overflow_r_i_14__14_n_0;
  wire overflow_r_i_15__14_n_0;
  wire overflow_r_i_16__14_n_0;
  wire overflow_r_i_17__14_n_0;
  wire overflow_r_i_18__14_n_0;
  wire overflow_r_i_19__14_n_0;
  wire overflow_r_i_20__14_n_0;
  wire overflow_r_i_5__14_n_0;
  wire overflow_r_i_6__14_n_0;
  wire overflow_r_i_7__14_n_0;
  wire overflow_r_i_8__14_n_0;
  wire overflow_r_i_9__14_n_0;
  wire overflow_r_reg_i_2__14_n_0;
  wire overflow_r_reg_i_2__14_n_1;
  wire overflow_r_reg_i_2__14_n_2;
  wire overflow_r_reg_i_2__14_n_3;
  wire overflow_r_reg_i_2__14_n_4;
  wire overflow_r_reg_i_2__14_n_5;
  wire overflow_r_reg_i_2__14_n_6;
  wire overflow_r_reg_i_2__14_n_7;
  wire overflow_r_reg_i_4__14_n_0;
  wire overflow_r_reg_i_4__14_n_1;
  wire overflow_r_reg_i_4__14_n_2;
  wire overflow_r_reg_i_4__14_n_3;
  wire overflow_r_reg_i_4__14_n_4;
  wire overflow_r_reg_i_4__14_n_5;
  wire overflow_r_reg_i_4__14_n_6;
  wire overflow_r_reg_i_4__14_n_7;
  wire [2:1]p_0_in;
  wire [15:0]p_1_in;
  wire [0:0]pause;
  wire \pause_reg[0]_0 ;
  wire \pause_reg_n_0_[2] ;
  wire sine0_lut_n_0;
  wire sine0_lut_n_1;
  wire sine0_lut_n_10;
  wire sine0_lut_n_11;
  wire sine0_lut_n_12;
  wire sine0_lut_n_13;
  wire sine0_lut_n_14;
  wire sine0_lut_n_2;
  wire sine0_lut_n_3;
  wire sine0_lut_n_4;
  wire sine0_lut_n_5;
  wire sine0_lut_n_6;
  wire sine0_lut_n_7;
  wire sine0_lut_n_8;
  wire sine0_lut_n_9;
  wire updown;
  wire updown_0;
  wire updown_1;
  wire updown_10;
  wire updown_11;
  wire updown_12;
  wire updown_13;
  wire updown_14;
  wire updown_2;
  wire updown_3;
  wire updown_4;
  wire updown_5;
  wire updown_6;
  wire updown_7;
  wire updown_8;
  wire updown_9;
  wire updown_i_1__14_n_0;
  wire [0:0]updown_reg_0;
  wire [0:0]updown_reg_1;
  wire [0:0]updown_reg_10;
  wire [0:0]updown_reg_11;
  wire [0:0]updown_reg_12;
  wire [0:0]updown_reg_13;
  wire [0:0]updown_reg_14;
  wire [0:0]updown_reg_2;
  wire [0:0]updown_reg_3;
  wire [0:0]updown_reg_4;
  wire [0:0]updown_reg_5;
  wire [0:0]updown_reg_6;
  wire [0:0]updown_reg_7;
  wire [0:0]updown_reg_8;
  wire [0:0]updown_reg_9;
  wire [7:7]\NLW_counter_reg[15]_i_1__14_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__14_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__14_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__14_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__14_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__14 
       (.I0(counter[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_10__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__14 
       (.I0(counter[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_11__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__14 
       (.I0(counter[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_12__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__14 
       (.I0(counter[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_13__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__14 
       (.I0(counter[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_14__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__14 
       (.I0(counter[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_15__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__14 
       (.I0(counter[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_16__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__14 
       (.I0(counter[14]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_2__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__14 
       (.I0(counter[13]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_3__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__14 
       (.I0(counter[12]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_4__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__14 
       (.I0(counter[11]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_5__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__14 
       (.I0(counter[10]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_6__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__14 
       (.I0(counter[9]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_7__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__14 
       (.I0(counter[8]),
        .I1(dg_enable_int),
        .O(\counter[15]_i_8__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__14 
       (.I0(counter[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[15]_i_9__14_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__14 
       (.I0(counter[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(dg_enable_int),
        .I3(updown_14),
        .I4(inc_by_2sC_r[7]),
        .O(\counter[7]_i_10__14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__14 
       (.I0(counter[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[6]),
        .I4(updown_14),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__14 
       (.I0(counter[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[5]),
        .I4(updown_14),
        .I5(\dg_inc_r_reg[5]_0 ),
        .O(\counter[7]_i_12__14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__14 
       (.I0(counter[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[4]),
        .I4(updown_14),
        .I5(\dg_inc_r_reg[4]_0 ),
        .O(\counter[7]_i_13__14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__14 
       (.I0(counter[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[3]),
        .I4(updown_14),
        .I5(\dg_inc_r_reg[3]_0 ),
        .O(\counter[7]_i_14__14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__14 
       (.I0(counter[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[2]),
        .I4(updown_14),
        .I5(\dg_inc_r_reg[2]_0 ),
        .O(\counter[7]_i_15__14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__14 
       (.I0(counter[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[1]),
        .I4(updown_14),
        .I5(\dg_inc_r_reg[1]_0 ),
        .O(\counter[7]_i_16__14_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__14 
       (.I0(counter[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(dg_enable_int),
        .I3(inc_by_2sC_r[0]),
        .I4(updown_14),
        .I5(\dg_inc_r_reg[0]_0 ),
        .O(\counter[7]_i_17__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__14 
       (.I0(counter[7]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_2__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__14 
       (.I0(counter[6]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_3__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__14 
       (.I0(counter[5]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_4__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__14 
       (.I0(counter[4]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_5__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__14 
       (.I0(counter[3]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_6__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__14 
       (.I0(counter[2]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_7__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__14 
       (.I0(counter[1]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_8__14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__14 
       (.I0(counter[0]),
        .I1(dg_enable_int),
        .O(\counter[7]_i_9__14_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_15 ),
        .Q(counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_13 ),
        .Q(counter[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_12 ),
        .Q(counter[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_11 ),
        .Q(counter[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_10 ),
        .Q(counter[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_9 ),
        .Q(counter[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_8 ),
        .Q(counter[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__14 
       (.CI(\counter_reg[7]_i_1__14_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__14_CO_UNCONNECTED [7],\counter_reg[15]_i_1__14_n_1 ,\counter_reg[15]_i_1__14_n_2 ,\counter_reg[15]_i_1__14_n_3 ,\counter_reg[15]_i_1__14_n_4 ,\counter_reg[15]_i_1__14_n_5 ,\counter_reg[15]_i_1__14_n_6 ,\counter_reg[15]_i_1__14_n_7 }),
        .DI({1'b0,\counter[15]_i_2__14_n_0 ,\counter[15]_i_3__14_n_0 ,\counter[15]_i_4__14_n_0 ,\counter[15]_i_5__14_n_0 ,\counter[15]_i_6__14_n_0 ,\counter[15]_i_7__14_n_0 ,\counter[15]_i_8__14_n_0 }),
        .O({\counter_reg[15]_i_1__14_n_8 ,\counter_reg[15]_i_1__14_n_9 ,\counter_reg[15]_i_1__14_n_10 ,\counter_reg[15]_i_1__14_n_11 ,\counter_reg[15]_i_1__14_n_12 ,\counter_reg[15]_i_1__14_n_13 ,\counter_reg[15]_i_1__14_n_14 ,\counter_reg[15]_i_1__14_n_15 }),
        .S({\counter[15]_i_9__14_n_0 ,\counter[15]_i_10__14_n_0 ,\counter[15]_i_11__14_n_0 ,\counter[15]_i_12__14_n_0 ,\counter[15]_i_13__14_n_0 ,\counter[15]_i_14__14_n_0 ,\counter[15]_i_15__14_n_0 ,\counter[15]_i_16__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_14 ),
        .Q(counter[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_13 ),
        .Q(counter[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_12 ),
        .Q(counter[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_11 ),
        .Q(counter[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_10 ),
        .Q(counter[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_9 ),
        .Q(counter[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_8 ),
        .Q(counter[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__14 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__14_n_0 ,\counter_reg[7]_i_1__14_n_1 ,\counter_reg[7]_i_1__14_n_2 ,\counter_reg[7]_i_1__14_n_3 ,\counter_reg[7]_i_1__14_n_4 ,\counter_reg[7]_i_1__14_n_5 ,\counter_reg[7]_i_1__14_n_6 ,\counter_reg[7]_i_1__14_n_7 }),
        .DI({\counter[7]_i_2__14_n_0 ,\counter[7]_i_3__14_n_0 ,\counter[7]_i_4__14_n_0 ,\counter[7]_i_5__14_n_0 ,\counter[7]_i_6__14_n_0 ,\counter[7]_i_7__14_n_0 ,\counter[7]_i_8__14_n_0 ,\counter[7]_i_9__14_n_0 }),
        .O({\counter_reg[7]_i_1__14_n_8 ,\counter_reg[7]_i_1__14_n_9 ,\counter_reg[7]_i_1__14_n_10 ,\counter_reg[7]_i_1__14_n_11 ,\counter_reg[7]_i_1__14_n_12 ,\counter_reg[7]_i_1__14_n_13 ,\counter_reg[7]_i_1__14_n_14 ,\counter_reg[7]_i_1__14_n_15 }),
        .S({\counter[7]_i_10__14_n_0 ,\counter[7]_i_11__14_n_0 ,\counter[7]_i_12__14_n_0 ,\counter[7]_i_13__14_n_0 ,\counter[7]_i_14__14_n_0 ,\counter[7]_i_15__14_n_0 ,\counter[7]_i_16__14_n_0 ,\counter[7]_i_17__14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_15 ),
        .Q(counter[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__14_n_14 ),
        .Q(counter[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__14_n_9 ),
        .Q(\counter_reg_rep_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_control_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_control[0]),
        .Q(\dg_control_r_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_control_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_control[1]),
        .Q(\dg_control_r_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_control_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_control[2]),
        .Q(dg_control_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_control_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_control[3]),
        .Q(dg_control_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \dg_inc_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_inc[0]),
        .Q(\dg_inc_r_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_inc_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_inc[1]),
        .Q(\dg_inc_r_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_inc_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_inc[2]),
        .Q(\dg_inc_r_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_inc_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_inc[3]),
        .Q(\dg_inc_r_reg[3]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_inc_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_inc[4]),
        .Q(\dg_inc_r_reg[4]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_inc_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_inc[5]),
        .Q(\dg_inc_r_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_inc_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_dg_inc[6]),
        .Q(dg_inc_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_control_r_reg[1]_0 ),
        .I2(\dg_control_r_reg[0]_0 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_control_r_reg[1]_0 ),
        .I2(\dg_control_r_reg[0]_0 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_control_r_reg[0]_0 ),
        .I2(\dg_control_r_reg[1]_0 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_control_r_reg[1]_0 ),
        .I2(\dg_control_r_reg[0]_0 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_control_r_reg[1]_0 ),
        .I4(\dg_control_r_reg[0]_0 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[0]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_0),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[0]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[0]_1 ),
        .O(\counter_reg_rep[6]_0 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [0]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[0]_2 ),
        .O(\counter_reg_rep[6]_1 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [0]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[0]_12 ),
        .O(\counter_reg_rep[6]_9 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [0]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[0]_13 ),
        .O(\counter_reg_rep[6]_10 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [0]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[0]_14 ),
        .O(\counter_reg_rep[6]_11 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [0]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[0]_15 ),
        .O(\counter_reg_rep[6]_12 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [0]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[0]_16 ),
        .O(\counter_reg_rep[6]_13 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [0]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[0]_3 ),
        .O(\counter_reg_rep[6]_2 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [0]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[0]_4 ),
        .O(\counter_reg_rep[6]_3 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [0]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[0]_5 ),
        .O(\counter_reg_rep[6]_4 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [0]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[0]_6 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [0]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[0]_8 ),
        .O(\counter_reg_rep[6]_5 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [0]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[0]_9 ),
        .O(\counter_reg_rep[6]_6 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [0]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[0]_10 ),
        .O(\counter_reg_rep[6]_7 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[0]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [0]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[0]_11 ),
        .O(\counter_reg_rep[6]_8 [0]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[10]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_10),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[10]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_0 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [10]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[10]_1 ),
        .O(\counter_reg_rep[6]_1 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [10]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[10]_10 ),
        .O(\counter_reg_rep[6]_9 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [10]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[10]_11 ),
        .O(\counter_reg_rep[6]_10 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [10]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[10]_12 ),
        .O(\counter_reg_rep[6]_11 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [10]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[10]_13 ),
        .O(\counter_reg_rep[6]_12 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [10]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[10]_14 ),
        .O(\counter_reg_rep[6]_13 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [10]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[10]_2 ),
        .O(\counter_reg_rep[6]_2 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [10]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[10]_3 ),
        .O(\counter_reg_rep[6]_3 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [10]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[10]_4 ),
        .O(\counter_reg_rep[6]_4 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [10]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[10]_5 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [10]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[10]_6 ),
        .O(\counter_reg_rep[6]_5 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [10]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[10]_7 ),
        .O(\counter_reg_rep[6]_6 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [10]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[10]_8 ),
        .O(\counter_reg_rep[6]_7 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[10]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [10]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[10]_9 ),
        .O(\counter_reg_rep[6]_8 [10]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[11]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_11),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[11]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_0 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [11]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[11]_1 ),
        .O(\counter_reg_rep[6]_1 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [11]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[11]_10 ),
        .O(\counter_reg_rep[6]_9 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [11]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[11]_11 ),
        .O(\counter_reg_rep[6]_10 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [11]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[11]_12 ),
        .O(\counter_reg_rep[6]_11 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [11]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[11]_13 ),
        .O(\counter_reg_rep[6]_12 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [11]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[11]_14 ),
        .O(\counter_reg_rep[6]_13 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [11]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[11]_2 ),
        .O(\counter_reg_rep[6]_2 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [11]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[11]_3 ),
        .O(\counter_reg_rep[6]_3 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [11]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[11]_4 ),
        .O(\counter_reg_rep[6]_4 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [11]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[11]_5 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [11]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[11]_6 ),
        .O(\counter_reg_rep[6]_5 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [11]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[11]_7 ),
        .O(\counter_reg_rep[6]_6 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [11]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[11]_8 ),
        .O(\counter_reg_rep[6]_7 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[11]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [11]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[11]_9 ),
        .O(\counter_reg_rep[6]_8 [11]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[12]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_12),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[12]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_0 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [12]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[12]_1 ),
        .O(\counter_reg_rep[6]_1 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [12]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[12]_10 ),
        .O(\counter_reg_rep[6]_9 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [12]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[12]_11 ),
        .O(\counter_reg_rep[6]_10 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [12]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[12]_12 ),
        .O(\counter_reg_rep[6]_11 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [12]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[12]_13 ),
        .O(\counter_reg_rep[6]_12 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [12]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[12]_14 ),
        .O(\counter_reg_rep[6]_13 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [12]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[12]_2 ),
        .O(\counter_reg_rep[6]_2 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [12]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[12]_3 ),
        .O(\counter_reg_rep[6]_3 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [12]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[12]_4 ),
        .O(\counter_reg_rep[6]_4 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [12]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[12]_5 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [12]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[12]_6 ),
        .O(\counter_reg_rep[6]_5 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [12]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[12]_7 ),
        .O(\counter_reg_rep[6]_6 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [12]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[12]_8 ),
        .O(\counter_reg_rep[6]_7 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[12]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [12]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[12]_9 ),
        .O(\counter_reg_rep[6]_8 [12]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[13]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_13),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[13]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_0 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [13]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[13]_1 ),
        .O(\counter_reg_rep[6]_1 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [13]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[13]_10 ),
        .O(\counter_reg_rep[6]_9 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [13]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[13]_11 ),
        .O(\counter_reg_rep[6]_10 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [13]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[13]_12 ),
        .O(\counter_reg_rep[6]_11 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [13]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[13]_13 ),
        .O(\counter_reg_rep[6]_12 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [13]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[13]_14 ),
        .O(\counter_reg_rep[6]_13 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [13]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[13]_2 ),
        .O(\counter_reg_rep[6]_2 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [13]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[13]_3 ),
        .O(\counter_reg_rep[6]_3 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [13]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[13]_4 ),
        .O(\counter_reg_rep[6]_4 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [13]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[13]_5 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [13]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[13]_6 ),
        .O(\counter_reg_rep[6]_5 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [13]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[13]_7 ),
        .O(\counter_reg_rep[6]_6 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [13]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[13]_8 ),
        .O(\counter_reg_rep[6]_7 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[13]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [13]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[13]_9 ),
        .O(\counter_reg_rep[6]_8 [13]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[14]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_14),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[14]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_0 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [14]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[14]_1 ),
        .O(\counter_reg_rep[6]_1 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [14]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[14]_10 ),
        .O(\counter_reg_rep[6]_9 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [14]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[14]_11 ),
        .O(\counter_reg_rep[6]_10 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [14]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[14]_12 ),
        .O(\counter_reg_rep[6]_11 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [14]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[14]_13 ),
        .O(\counter_reg_rep[6]_12 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [14]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[14]_14 ),
        .O(\counter_reg_rep[6]_13 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [14]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[14]_2 ),
        .O(\counter_reg_rep[6]_2 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [14]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[14]_3 ),
        .O(\counter_reg_rep[6]_3 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [14]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[14]_4 ),
        .O(\counter_reg_rep[6]_4 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [14]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[14]_5 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [14]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[14]_6 ),
        .O(\counter_reg_rep[6]_5 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [14]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[14]_7 ),
        .O(\counter_reg_rep[6]_6 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [14]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[14]_8 ),
        .O(\counter_reg_rep[6]_7 [14]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[14]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [14]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[14]_9 ),
        .O(\counter_reg_rep[6]_8 [14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_12 [15]),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\dg_out_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__0 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_11 [15]),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\dg_out_r[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__1 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_10 [15]),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\dg_out_r[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__10 
       (.I0(dg_type_r[0]),
        .I1(\dg_out_r_reg[15]_0 [15]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .O(\dg_out_r[14]_i_2__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__11 
       (.I0(dg_type_r[0]),
        .I1(Q[15]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .O(\dg_out_r[14]_i_2__11_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__12 
       (.I0(dg_type_r[0]),
        .I1(counter[15]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .O(\dg_out_r[14]_i_2__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__2 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_9 [15]),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\dg_out_r[14]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__3 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_8 [15]),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\dg_out_r[14]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__4 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_7 [15]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\dg_out_r[14]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__5 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_6 [15]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\dg_out_r[14]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__6 
       (.I0(\dg_type_r_reg[0]_rep_n_0 ),
        .I1(\dg_out_r_reg[15]_5 [15]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\dg_out_r[14]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__7 
       (.I0(dg_type_r[0]),
        .I1(\dg_out_r_reg[15]_3 [15]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\dg_out_r[14]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__8 
       (.I0(dg_type_r[0]),
        .I1(\dg_out_r_reg[15]_2 [15]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .O(\dg_out_r[14]_i_2__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_2__9 
       (.I0(dg_type_r[0]),
        .I1(\dg_out_r_reg[15]_1 [15]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .O(\dg_out_r[14]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_3 
       (.I0(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I1(\dg_out_r_reg[15]_13 [15]),
        .I2(dg_type_r[1]),
        .O(\dg_out_r[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dg_out_r[14]_i_3__0 
       (.I0(dg_type_r[0]),
        .I1(\dg_out_r_reg[15]_4 [15]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\dg_out_r[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__14 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(\pause_reg[0]_0 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2 
       (.I0(\dg_out_r_reg[15]_14 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_13 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(dg_type_r[1]),
        .O(\counter_reg_rep[6]_13 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__0 
       (.I0(\dg_out_r_reg[15]_15 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(dg_type_r[1]),
        .O(\counter_reg_rep[6]_12 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__1 
       (.I0(\dg_out_r_reg[15]_16 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\counter_reg_rep[6]_11 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__10 
       (.I0(\dg_out_r_reg[15]_25 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(dg_type_r[0]),
        .I3(\dg_out_r_reg[15]_2 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\counter_reg_rep[6]_3 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__11 
       (.I0(\dg_out_r_reg[15]_26 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(dg_type_r[0]),
        .I3(\dg_out_r_reg[15]_1 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep_0 ),
        .O(\counter_reg_rep[6]_2 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__12 
       (.I0(\dg_out_r_reg[15]_27 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(dg_type_r[0]),
        .I3(\dg_out_r_reg[15]_0 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep_0 ),
        .O(\counter_reg_rep[6]_1 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__13 
       (.I0(\dg_out_r_reg[15]_28 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(dg_type_r[0]),
        .I3(Q[15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep_0 ),
        .O(\counter_reg_rep[6]_0 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__14 
       (.I0(\counter_reg_rep_n_0_[6] ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(dg_type_r[0]),
        .I3(counter[15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep_0 ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__2 
       (.I0(\dg_out_r_reg[15]_17 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\counter_reg_rep[6]_10 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__3 
       (.I0(\dg_out_r_reg[15]_18 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\counter_reg_rep[6]_9 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__4 
       (.I0(\dg_out_r_reg[15]_19 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\counter_reg_rep[6]_8 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__5 
       (.I0(\dg_out_r_reg[15]_20 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__1_n_0 ),
        .O(\counter_reg_rep[6]_7 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__6 
       (.I0(\dg_out_r_reg[15]_21 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\counter_reg_rep[6]_6 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__7 
       (.I0(\dg_out_r_reg[15]_22 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(\dg_type_r_reg[0]_rep_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\counter_reg_rep[6]_5 [15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__8 
       (.I0(\dg_out_r_reg[15]_23 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(dg_type_r[0]),
        .I3(\dg_out_r_reg[15]_4 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFF00FF00FF008BB8)) 
    \dg_out_r[15]_i_2__9 
       (.I0(\dg_out_r_reg[15]_24 ),
        .I1(\dg_type_r_reg[2]_0 ),
        .I2(dg_type_r[0]),
        .I3(\dg_out_r_reg[15]_3 [15]),
        .I4(\dg_type_r_reg[3]_0 ),
        .I5(\dg_type_r_reg[1]_rep__0_n_0 ),
        .O(\counter_reg_rep[6]_4 [15]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[1]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_1),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[1]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [1]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[1]_1 ),
        .O(\counter_reg_rep[6]_1 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [1]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[1]_10 ),
        .O(\counter_reg_rep[6]_9 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [1]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[1]_11 ),
        .O(\counter_reg_rep[6]_10 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [1]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[1]_12 ),
        .O(\counter_reg_rep[6]_11 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [1]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[1]_13 ),
        .O(\counter_reg_rep[6]_12 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [1]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[1]_14 ),
        .O(\counter_reg_rep[6]_13 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [1]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[1]_2 ),
        .O(\counter_reg_rep[6]_2 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [1]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[1]_3 ),
        .O(\counter_reg_rep[6]_3 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [1]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[1]_4 ),
        .O(\counter_reg_rep[6]_4 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [1]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[1]_5 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [1]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[1]_6 ),
        .O(\counter_reg_rep[6]_5 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [1]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[1]_7 ),
        .O(\counter_reg_rep[6]_6 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [1]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[1]_8 ),
        .O(\counter_reg_rep[6]_7 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[1]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [1]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[1]_9 ),
        .O(\counter_reg_rep[6]_8 [1]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[2]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_2),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[2]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_0 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [2]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[2]_1 ),
        .O(\counter_reg_rep[6]_1 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [2]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[2]_10 ),
        .O(\counter_reg_rep[6]_9 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [2]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[2]_11 ),
        .O(\counter_reg_rep[6]_10 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [2]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[2]_12 ),
        .O(\counter_reg_rep[6]_11 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [2]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[2]_13 ),
        .O(\counter_reg_rep[6]_12 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [2]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[2]_14 ),
        .O(\counter_reg_rep[6]_13 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [2]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[2]_2 ),
        .O(\counter_reg_rep[6]_2 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [2]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[2]_3 ),
        .O(\counter_reg_rep[6]_3 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [2]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[2]_4 ),
        .O(\counter_reg_rep[6]_4 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [2]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[2]_5 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [2]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[2]_6 ),
        .O(\counter_reg_rep[6]_5 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [2]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[2]_7 ),
        .O(\counter_reg_rep[6]_6 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [2]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[2]_8 ),
        .O(\counter_reg_rep[6]_7 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[2]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [2]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[2]_9 ),
        .O(\counter_reg_rep[6]_8 [2]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[3]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_3),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[3]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_0 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [3]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[3]_1 ),
        .O(\counter_reg_rep[6]_1 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [3]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[3]_10 ),
        .O(\counter_reg_rep[6]_9 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [3]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[3]_11 ),
        .O(\counter_reg_rep[6]_10 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [3]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[3]_12 ),
        .O(\counter_reg_rep[6]_11 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [3]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[3]_13 ),
        .O(\counter_reg_rep[6]_12 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [3]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[3]_14 ),
        .O(\counter_reg_rep[6]_13 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [3]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[3]_2 ),
        .O(\counter_reg_rep[6]_2 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [3]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[3]_3 ),
        .O(\counter_reg_rep[6]_3 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [3]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[3]_4 ),
        .O(\counter_reg_rep[6]_4 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [3]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[3]_5 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [3]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[3]_6 ),
        .O(\counter_reg_rep[6]_5 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [3]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[3]_7 ),
        .O(\counter_reg_rep[6]_6 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [3]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[3]_8 ),
        .O(\counter_reg_rep[6]_7 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[3]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [3]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[3]_9 ),
        .O(\counter_reg_rep[6]_8 [3]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[4]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_4),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[4]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_0 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [4]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[4]_1 ),
        .O(\counter_reg_rep[6]_1 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [4]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[4]_10 ),
        .O(\counter_reg_rep[6]_9 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [4]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[4]_11 ),
        .O(\counter_reg_rep[6]_10 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [4]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[4]_12 ),
        .O(\counter_reg_rep[6]_11 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [4]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[4]_13 ),
        .O(\counter_reg_rep[6]_12 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [4]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[4]_14 ),
        .O(\counter_reg_rep[6]_13 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [4]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[4]_2 ),
        .O(\counter_reg_rep[6]_2 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [4]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[4]_3 ),
        .O(\counter_reg_rep[6]_3 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [4]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[4]_4 ),
        .O(\counter_reg_rep[6]_4 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [4]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[4]_5 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [4]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[4]_6 ),
        .O(\counter_reg_rep[6]_5 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [4]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[4]_7 ),
        .O(\counter_reg_rep[6]_6 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [4]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[4]_8 ),
        .O(\counter_reg_rep[6]_7 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[4]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [4]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[4]_9 ),
        .O(\counter_reg_rep[6]_8 [4]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[5]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_5),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[5]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_0 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [5]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[5]_1 ),
        .O(\counter_reg_rep[6]_1 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [5]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[5]_10 ),
        .O(\counter_reg_rep[6]_9 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [5]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[5]_11 ),
        .O(\counter_reg_rep[6]_10 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [5]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[5]_12 ),
        .O(\counter_reg_rep[6]_11 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [5]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[5]_13 ),
        .O(\counter_reg_rep[6]_12 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [5]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[5]_14 ),
        .O(\counter_reg_rep[6]_13 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [5]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[5]_2 ),
        .O(\counter_reg_rep[6]_2 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [5]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[5]_3 ),
        .O(\counter_reg_rep[6]_3 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [5]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[5]_4 ),
        .O(\counter_reg_rep[6]_4 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [5]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[5]_5 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [5]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[5]_6 ),
        .O(\counter_reg_rep[6]_5 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [5]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[5]_7 ),
        .O(\counter_reg_rep[6]_6 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [5]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[5]_8 ),
        .O(\counter_reg_rep[6]_7 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[5]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [5]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[5]_9 ),
        .O(\counter_reg_rep[6]_8 [5]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[6]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_6),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[6]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_0 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [6]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[6]_1 ),
        .O(\counter_reg_rep[6]_1 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [6]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[6]_10 ),
        .O(\counter_reg_rep[6]_9 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [6]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[6]_11 ),
        .O(\counter_reg_rep[6]_10 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [6]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[6]_12 ),
        .O(\counter_reg_rep[6]_11 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [6]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[6]_13 ),
        .O(\counter_reg_rep[6]_12 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [6]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[6]_14 ),
        .O(\counter_reg_rep[6]_13 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [6]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[6]_2 ),
        .O(\counter_reg_rep[6]_2 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [6]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[6]_3 ),
        .O(\counter_reg_rep[6]_3 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [6]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[6]_4 ),
        .O(\counter_reg_rep[6]_4 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [6]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[6]_5 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [6]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[6]_6 ),
        .O(\counter_reg_rep[6]_5 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [6]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[6]_7 ),
        .O(\counter_reg_rep[6]_6 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [6]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[6]_8 ),
        .O(\counter_reg_rep[6]_7 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[6]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [6]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[6]_9 ),
        .O(\counter_reg_rep[6]_8 [6]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[7]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_7),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[7]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_0 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [7]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[7]_1 ),
        .O(\counter_reg_rep[6]_1 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [7]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[7]_10 ),
        .O(\counter_reg_rep[6]_9 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [7]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[7]_11 ),
        .O(\counter_reg_rep[6]_10 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [7]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[7]_12 ),
        .O(\counter_reg_rep[6]_11 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [7]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[7]_13 ),
        .O(\counter_reg_rep[6]_12 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [7]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[7]_14 ),
        .O(\counter_reg_rep[6]_13 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [7]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[7]_2 ),
        .O(\counter_reg_rep[6]_2 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [7]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[7]_3 ),
        .O(\counter_reg_rep[6]_3 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [7]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[7]_4 ),
        .O(\counter_reg_rep[6]_4 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [7]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[7]_5 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [7]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[7]_6 ),
        .O(\counter_reg_rep[6]_5 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [7]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[7]_7 ),
        .O(\counter_reg_rep[6]_6 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [7]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[7]_8 ),
        .O(\counter_reg_rep[6]_7 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[7]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [7]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[7]_9 ),
        .O(\counter_reg_rep[6]_8 [7]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[8]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_8),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[8]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_0 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [8]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[8]_1 ),
        .O(\counter_reg_rep[6]_1 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [8]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[8]_10 ),
        .O(\counter_reg_rep[6]_9 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [8]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[8]_11 ),
        .O(\counter_reg_rep[6]_10 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [8]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[8]_12 ),
        .O(\counter_reg_rep[6]_11 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [8]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[8]_13 ),
        .O(\counter_reg_rep[6]_12 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [8]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[8]_14 ),
        .O(\counter_reg_rep[6]_13 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [8]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[8]_2 ),
        .O(\counter_reg_rep[6]_2 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [8]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[8]_3 ),
        .O(\counter_reg_rep[6]_3 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [8]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[8]_4 ),
        .O(\counter_reg_rep[6]_4 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [8]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[8]_5 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [8]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[8]_6 ),
        .O(\counter_reg_rep[6]_5 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [8]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[8]_7 ),
        .O(\counter_reg_rep[6]_6 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [8]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[8]_8 ),
        .O(\counter_reg_rep[6]_7 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[8]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [8]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[8]_9 ),
        .O(\counter_reg_rep[6]_8 [8]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(counter[9]),
        .I4(\dg_out_r[14]_i_2__12_n_0 ),
        .I5(sine0_lut_n_9),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__0 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(Q[9]),
        .I4(\dg_out_r[14]_i_2__11_n_0 ),
        .I5(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_0 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__1 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_0 [9]),
        .I4(\dg_out_r[14]_i_2__10_n_0 ),
        .I5(\dg_out_r_reg[9]_1 ),
        .O(\counter_reg_rep[6]_1 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__10 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_9 [9]),
        .I4(\dg_out_r[14]_i_2__2_n_0 ),
        .I5(\dg_out_r_reg[9]_10 ),
        .O(\counter_reg_rep[6]_9 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__11 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_10 [9]),
        .I4(\dg_out_r[14]_i_2__1_n_0 ),
        .I5(\dg_out_r_reg[9]_11 ),
        .O(\counter_reg_rep[6]_10 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__12 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_11 [9]),
        .I4(\dg_out_r[14]_i_2__0_n_0 ),
        .I5(\dg_out_r_reg[9]_12 ),
        .O(\counter_reg_rep[6]_11 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__13 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_12 [9]),
        .I4(\dg_out_r[14]_i_2_n_0 ),
        .I5(\dg_out_r_reg[9]_13 ),
        .O(\counter_reg_rep[6]_12 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__14 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep__0_n_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_out_r_reg[15]_13 [9]),
        .I4(\dg_out_r[14]_i_3_n_0 ),
        .I5(\dg_out_r_reg[9]_14 ),
        .O(\counter_reg_rep[6]_13 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__2 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_1 [9]),
        .I4(\dg_out_r[14]_i_2__9_n_0 ),
        .I5(\dg_out_r_reg[9]_2 ),
        .O(\counter_reg_rep[6]_2 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__3 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_out_r_reg[15]_2 [9]),
        .I4(\dg_out_r[14]_i_2__8_n_0 ),
        .I5(\dg_out_r_reg[9]_3 ),
        .O(\counter_reg_rep[6]_3 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__4 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_3 [9]),
        .I4(\dg_out_r[14]_i_2__7_n_0 ),
        .I5(\dg_out_r_reg[9]_4 ),
        .O(\counter_reg_rep[6]_4 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__5 
       (.I0(\dg_out_r_reg[0]_0 ),
        .I1(dg_type_r[0]),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_4 [9]),
        .I4(\dg_out_r[14]_i_3__0_n_0 ),
        .I5(\dg_out_r_reg[9]_5 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__6 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_5 [9]),
        .I4(\dg_out_r[14]_i_2__6_n_0 ),
        .I5(\dg_out_r_reg[9]_6 ),
        .O(\counter_reg_rep[6]_5 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__7 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_6 [9]),
        .I4(\dg_out_r[14]_i_2__5_n_0 ),
        .I5(\dg_out_r_reg[9]_7 ),
        .O(\counter_reg_rep[6]_6 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__8 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_out_r_reg[15]_7 [9]),
        .I4(\dg_out_r[14]_i_2__4_n_0 ),
        .I5(\dg_out_r_reg[9]_8 ),
        .O(\counter_reg_rep[6]_7 [9]));
  LUT6 #(
    .INIT(64'hDF0AFFAAD500FFAA)) 
    \dg_out_r[9]_i_1__9 
       (.I0(\dg_out_r_reg[0]_7 ),
        .I1(\dg_type_r_reg[0]_rep_n_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_out_r_reg[15]_8 [9]),
        .I4(\dg_out_r[14]_i_2__3_n_0 ),
        .I5(\dg_out_r_reg[9]_9 ),
        .O(\counter_reg_rep[6]_8 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__14_n_0 ),
        .D(p_1_in[9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_type_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[0]),
        .Q(dg_type_r[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_type_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[0]_rep 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[0]),
        .Q(\dg_type_r_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_type_r_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[0]_rep__0 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[0]),
        .Q(\dg_type_r_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_type_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[1]),
        .Q(dg_type_r[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_type_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[1]_rep 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[1]),
        .Q(\dg_type_r_reg[1]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_type_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[1]_rep__0 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[1]),
        .Q(\dg_type_r_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_type_r_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[1]_rep__1 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[1]),
        .Q(\dg_type_r_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[2]),
        .Q(\dg_type_r_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_type_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dac00_dg_type_0[3]),
        .Q(\dg_type_r_reg[3]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__14_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__14_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__14_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__14_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__14_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__14_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__14_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__14_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__14_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__14_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__14_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__14_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__14_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__14_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__14_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__14_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__14_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__14_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__14_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__14_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__14_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__14_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__14_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__14_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__14_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__14_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__14_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__14_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__14_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__14
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \inc_by_2sC_r[16]_i_1 
       (.I0(dg_inc_r),
        .I1(\inc_by_2sC_r_reg[16]_rep__0_2 ),
        .O(\inc_by_2sC_r[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \inc_by_2sC_r[16]_rep_i_1 
       (.I0(dg_inc_r),
        .I1(\inc_by_2sC_r_reg[16]_rep__0_2 ),
        .O(\inc_by_2sC_r[16]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \inc_by_2sC_r[16]_rep_i_1__0 
       (.I0(dg_inc_r),
        .I1(\inc_by_2sC_r_reg[16]_rep__0_2 ),
        .O(\inc_by_2sC_r[16]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \inc_by_2sC_r[6]_i_1 
       (.I0(dg_inc_r),
        .I1(\inc_by_2sC_r_reg[16]_rep__0_2 ),
        .O(\inc_by_2sC_r[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\dg_inc_r_reg[0]_0 ),
        .Q(inc_by_2sC_r[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inc_by_2sC_r_reg[16]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[16] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\inc_by_2sC_r[16]_i_1_n_0 ),
        .Q(inc_by_2sC_r[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inc_by_2sC_r_reg[16]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[16]_rep 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\inc_by_2sC_r[16]_rep_i_1_n_0 ),
        .Q(\inc_by_2sC_r_reg[16]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "inc_by_2sC_r_reg[16]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[16]_rep__0 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\inc_by_2sC_r[16]_rep_i_1__0_n_0 ),
        .Q(\inc_by_2sC_r_reg[16]_rep__0_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(inc_by_2sC[0]),
        .Q(inc_by_2sC_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(inc_by_2sC[1]),
        .Q(inc_by_2sC_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(inc_by_2sC[2]),
        .Q(inc_by_2sC_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(inc_by_2sC[3]),
        .Q(inc_by_2sC_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(inc_by_2sC[4]),
        .Q(inc_by_2sC_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inc_by_2sC_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\inc_by_2sC_r[6]_i_1_n_0 ),
        .Q(inc_by_2sC_r[6]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__14
       (.I0(counter[10]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_10__14_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__14
       (.I0(counter[9]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_11__14_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__14
       (.I0(counter[8]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_12__14_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__14
       (.I0(counter[7]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_13__14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__14
       (.I0(counter[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown_14),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__14
       (.I0(counter[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown_14),
        .I3(\dg_inc_r_reg[5]_0 ),
        .O(overflow_r_i_15__14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__14
       (.I0(counter[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown_14),
        .I3(\dg_inc_r_reg[4]_0 ),
        .O(overflow_r_i_16__14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__14
       (.I0(counter[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown_14),
        .I3(\dg_inc_r_reg[3]_0 ),
        .O(overflow_r_i_17__14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__14
       (.I0(counter[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown_14),
        .I3(\dg_inc_r_reg[2]_0 ),
        .O(overflow_r_i_18__14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__14
       (.I0(counter[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown_14),
        .I3(\dg_inc_r_reg[1]_0 ),
        .O(overflow_r_i_19__14_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__14
       (.I0(counter[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown_14),
        .I3(\dg_inc_r_reg[0]_0 ),
        .O(overflow_r_i_20__14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3
       (.I0(\inc_by_2sC_r_reg[16]_rep__0_0 ),
        .I1(updown),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__0
       (.I0(\inc_by_2sC_r_reg[16]_rep__0_0 ),
        .I1(updown_0),
        .O(\inc_by_2sC_r_reg[16]_rep__0_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__1
       (.I0(\inc_by_2sC_r_reg[16]_rep_0 ),
        .I1(updown_1),
        .O(\inc_by_2sC_r_reg[16]_rep_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__10
       (.I0(inc_by_2sC_r[7]),
        .I1(updown_10),
        .O(\inc_by_2sC_r_reg[16]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__11
       (.I0(inc_by_2sC_r[7]),
        .I1(updown_11),
        .O(\inc_by_2sC_r_reg[16]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__12
       (.I0(inc_by_2sC_r[7]),
        .I1(updown_12),
        .O(\inc_by_2sC_r_reg[16]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__13
       (.I0(inc_by_2sC_r[7]),
        .I1(updown_13),
        .O(\inc_by_2sC_r_reg[16]_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__14
       (.I0(inc_by_2sC_r[7]),
        .I1(updown_14),
        .O(inc_by_sel));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__2
       (.I0(\inc_by_2sC_r_reg[16]_rep_0 ),
        .I1(updown_2),
        .O(\inc_by_2sC_r_reg[16]_rep_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__3
       (.I0(\inc_by_2sC_r_reg[16]_rep_0 ),
        .I1(updown_3),
        .O(\inc_by_2sC_r_reg[16]_rep_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__4
       (.I0(\inc_by_2sC_r_reg[16]_rep_0 ),
        .I1(updown_4),
        .O(\inc_by_2sC_r_reg[16]_rep_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__5
       (.I0(\inc_by_2sC_r_reg[16]_rep_0 ),
        .I1(updown_5),
        .O(\inc_by_2sC_r_reg[16]_rep_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__6
       (.I0(\inc_by_2sC_r_reg[16]_rep_0 ),
        .I1(updown_6),
        .O(\inc_by_2sC_r_reg[16]_rep_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__7
       (.I0(\inc_by_2sC_r_reg[16]_rep_0 ),
        .I1(updown_7),
        .O(\inc_by_2sC_r_reg[16]_rep_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__8
       (.I0(inc_by_2sC_r[7]),
        .I1(updown_8),
        .O(\inc_by_2sC_r_reg[16]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    overflow_r_i_3__9
       (.I0(inc_by_2sC_r[7]),
        .I1(updown_9),
        .O(\inc_by_2sC_r_reg[16]_1 ));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__14
       (.I0(counter[15]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_5__14_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__14
       (.I0(counter[14]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_6__14_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__14
       (.I0(counter[13]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_7__14_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__14
       (.I0(counter[12]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_8__14_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__14
       (.I0(counter[11]),
        .I1(updown_14),
        .I2(inc_by_2sC_r[7]),
        .O(overflow_r_i_9__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__14
       (.CI(overflow_r_reg_i_2__14_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__14_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__14_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,inc_by_sel}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__14
       (.CI(overflow_r_reg_i_4__14_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__14_n_0,overflow_r_reg_i_2__14_n_1,overflow_r_reg_i_2__14_n_2,overflow_r_reg_i_2__14_n_3,overflow_r_reg_i_2__14_n_4,overflow_r_reg_i_2__14_n_5,overflow_r_reg_i_2__14_n_6,overflow_r_reg_i_2__14_n_7}),
        .DI(counter[15:8]),
        .O(NLW_overflow_r_reg_i_2__14_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__14_n_0,overflow_r_i_6__14_n_0,overflow_r_i_7__14_n_0,overflow_r_i_8__14_n_0,overflow_r_i_9__14_n_0,overflow_r_i_10__14_n_0,overflow_r_i_11__14_n_0,overflow_r_i_12__14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__14
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__14_n_0,overflow_r_reg_i_4__14_n_1,overflow_r_reg_i_4__14_n_2,overflow_r_reg_i_4__14_n_3,overflow_r_reg_i_4__14_n_4,overflow_r_reg_i_4__14_n_5,overflow_r_reg_i_4__14_n_6,overflow_r_reg_i_4__14_n_7}),
        .DI(counter[7:0]),
        .O(NLW_overflow_r_reg_i_4__14_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__14_n_0,overflow_r_i_14__14_n_0,overflow_r_i_15__14_n_0,overflow_r_i_16__14_n_0,overflow_r_i_17__14_n_0,overflow_r_i_18__14_n_0,overflow_r_i_19__14_n_0,overflow_r_i_20__14_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__14 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(\pause_reg[0]_0 ),
        .I5(overflow_r),
        .O(pause));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(pause),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_23 sine0_lut
       (.Q(\counter_reg_rep_n_0_[6] ),
        .\counter_reg_rep[6] (sine0_lut_n_0),
        .\counter_reg_rep[6]_0 (sine0_lut_n_1),
        .\counter_reg_rep[6]_1 (sine0_lut_n_2),
        .\counter_reg_rep[6]_10 (sine0_lut_n_11),
        .\counter_reg_rep[6]_11 (sine0_lut_n_12),
        .\counter_reg_rep[6]_12 (sine0_lut_n_13),
        .\counter_reg_rep[6]_13 (sine0_lut_n_14),
        .\counter_reg_rep[6]_2 (sine0_lut_n_3),
        .\counter_reg_rep[6]_3 (sine0_lut_n_4),
        .\counter_reg_rep[6]_4 (sine0_lut_n_5),
        .\counter_reg_rep[6]_5 (sine0_lut_n_6),
        .\counter_reg_rep[6]_6 (sine0_lut_n_7),
        .\counter_reg_rep[6]_7 (sine0_lut_n_8),
        .\counter_reg_rep[6]_8 (sine0_lut_n_9),
        .\counter_reg_rep[6]_9 (sine0_lut_n_10),
        .\dg_out_r_reg[0] (g0_b0__14_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__14_n_0),
        .\dg_out_r_reg[10] (g0_b10__14_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__14_n_0),
        .\dg_out_r_reg[11] (g0_b11__14_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__14_n_0),
        .\dg_out_r_reg[12] (g0_b12__14_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__14_n_0),
        .\dg_out_r_reg[13] (g0_b13__14_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__14_n_0),
        .\dg_out_r_reg[14] (g0_b14__14_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__14_n_0),
        .\dg_out_r_reg[1] (g0_b1__14_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__14_n_0),
        .\dg_out_r_reg[2] (g0_b2__14_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__14_n_0),
        .\dg_out_r_reg[3] (g0_b3__14_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__14_n_0),
        .\dg_out_r_reg[4] (g0_b4__14_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__14_n_0),
        .\dg_out_r_reg[5] (g0_b5__14_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__14_n_0),
        .\dg_out_r_reg[6] (g0_b6__14_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__14_n_0),
        .\dg_out_r_reg[7] (g0_b7__14_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__14_n_0),
        .\dg_out_r_reg[8] (g0_b8__14_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__14_n_0),
        .\dg_out_r_reg[9] (g0_b9__14_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__14_n_0));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(dg_type_r[1]),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_0),
        .I5(updown),
        .O(\dg_type_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__0
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_1),
        .I5(updown_0),
        .O(\dg_type_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__1
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_2),
        .I5(updown_1),
        .O(\dg_type_r_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__10
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_11),
        .I5(updown_10),
        .O(\dg_type_r_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__11
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_12),
        .I5(updown_11),
        .O(\dg_type_r_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__12
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_13),
        .I5(updown_12),
        .O(\dg_type_r_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__13
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_14),
        .I5(updown_13),
        .O(\dg_type_r_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__14
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(pause),
        .I5(updown_14),
        .O(updown_i_1__14_n_0));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__2
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_3),
        .I5(updown_2),
        .O(\dg_type_r_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__3
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_4),
        .I5(updown_3),
        .O(\dg_type_r_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__4
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__1_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_5),
        .I5(updown_4),
        .O(\dg_type_r_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__5
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_6),
        .I5(updown_5),
        .O(\dg_type_r_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__6
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_7),
        .I5(updown_6),
        .O(\dg_type_r_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__7
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_8),
        .I5(updown_7),
        .O(\dg_type_r_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__8
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_9),
        .I5(updown_8),
        .O(\dg_type_r_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFDCFFDFFFDFFFDC)) 
    updown_i_1__9
       (.I0(dg_type_r[0]),
        .I1(\dg_type_r_reg[3]_0 ),
        .I2(\dg_type_r_reg[1]_rep__0_n_0 ),
        .I3(\dg_type_r_reg[2]_0 ),
        .I4(updown_reg_10),
        .I5(updown_9),
        .O(\dg_type_r_reg[0]_10 ));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_i_1__14_n_0),
        .Q(updown_14),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_6
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__0_n_0 ;
  wire \counter[15]_i_11__0_n_0 ;
  wire \counter[15]_i_12__0_n_0 ;
  wire \counter[15]_i_13__0_n_0 ;
  wire \counter[15]_i_14__0_n_0 ;
  wire \counter[15]_i_15__0_n_0 ;
  wire \counter[15]_i_16__0_n_0 ;
  wire \counter[15]_i_2__0_n_0 ;
  wire \counter[15]_i_3__0_n_0 ;
  wire \counter[15]_i_4__0_n_0 ;
  wire \counter[15]_i_5__0_n_0 ;
  wire \counter[15]_i_6__0_n_0 ;
  wire \counter[15]_i_7__0_n_0 ;
  wire \counter[15]_i_8__0_n_0 ;
  wire \counter[15]_i_9__0_n_0 ;
  wire \counter[7]_i_10__0_n_0 ;
  wire \counter[7]_i_11__0_n_0 ;
  wire \counter[7]_i_12__0_n_0 ;
  wire \counter[7]_i_13__0_n_0 ;
  wire \counter[7]_i_14__0_n_0 ;
  wire \counter[7]_i_15__0_n_0 ;
  wire \counter[7]_i_16__0_n_0 ;
  wire \counter[7]_i_17__0_n_0 ;
  wire \counter[7]_i_2__0_n_0 ;
  wire \counter[7]_i_3__0_n_0 ;
  wire \counter[7]_i_4__0_n_0 ;
  wire \counter[7]_i_5__0_n_0 ;
  wire \counter[7]_i_6__0_n_0 ;
  wire \counter[7]_i_7__0_n_0 ;
  wire \counter[7]_i_8__0_n_0 ;
  wire \counter[7]_i_9__0_n_0 ;
  wire \counter_reg[15]_i_1__0_n_1 ;
  wire \counter_reg[15]_i_1__0_n_10 ;
  wire \counter_reg[15]_i_1__0_n_11 ;
  wire \counter_reg[15]_i_1__0_n_12 ;
  wire \counter_reg[15]_i_1__0_n_13 ;
  wire \counter_reg[15]_i_1__0_n_14 ;
  wire \counter_reg[15]_i_1__0_n_15 ;
  wire \counter_reg[15]_i_1__0_n_2 ;
  wire \counter_reg[15]_i_1__0_n_3 ;
  wire \counter_reg[15]_i_1__0_n_4 ;
  wire \counter_reg[15]_i_1__0_n_5 ;
  wire \counter_reg[15]_i_1__0_n_6 ;
  wire \counter_reg[15]_i_1__0_n_7 ;
  wire \counter_reg[15]_i_1__0_n_8 ;
  wire \counter_reg[15]_i_1__0_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__0_n_0 ;
  wire \counter_reg[7]_i_1__0_n_1 ;
  wire \counter_reg[7]_i_1__0_n_10 ;
  wire \counter_reg[7]_i_1__0_n_11 ;
  wire \counter_reg[7]_i_1__0_n_12 ;
  wire \counter_reg[7]_i_1__0_n_13 ;
  wire \counter_reg[7]_i_1__0_n_14 ;
  wire \counter_reg[7]_i_1__0_n_15 ;
  wire \counter_reg[7]_i_1__0_n_2 ;
  wire \counter_reg[7]_i_1__0_n_3 ;
  wire \counter_reg[7]_i_1__0_n_4 ;
  wire \counter_reg[7]_i_1__0_n_5 ;
  wire \counter_reg[7]_i_1__0_n_6 ;
  wire \counter_reg[7]_i_1__0_n_7 ;
  wire \counter_reg[7]_i_1__0_n_8 ;
  wire \counter_reg[7]_i_1__0_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__0_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__0_n_0;
  wire g0_b10__0_n_0;
  wire g0_b11__0_n_0;
  wire g0_b12__0_n_0;
  wire g0_b13__0_n_0;
  wire g0_b14__0_n_0;
  wire g0_b1__0_n_0;
  wire g0_b2__0_n_0;
  wire g0_b3__0_n_0;
  wire g0_b4__0_n_0;
  wire g0_b5__0_n_0;
  wire g0_b6__0_n_0;
  wire g0_b7__0_n_0;
  wire g0_b8__0_n_0;
  wire g0_b9__0_n_0;
  wire g1_b0__0_n_0;
  wire g1_b10__0_n_0;
  wire g1_b11__0_n_0;
  wire g1_b12__0_n_0;
  wire g1_b13__0_n_0;
  wire g1_b14__0_n_0;
  wire g1_b1__0_n_0;
  wire g1_b2__0_n_0;
  wire g1_b3__0_n_0;
  wire g1_b4__0_n_0;
  wire g1_b5__0_n_0;
  wire g1_b6__0_n_0;
  wire g1_b7__0_n_0;
  wire g1_b8__0_n_0;
  wire g1_b9__0_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__0_n_0;
  wire overflow_r_i_11__0_n_0;
  wire overflow_r_i_12__0_n_0;
  wire overflow_r_i_13__0_n_0;
  wire overflow_r_i_14__0_n_0;
  wire overflow_r_i_15__0_n_0;
  wire overflow_r_i_16__0_n_0;
  wire overflow_r_i_17__0_n_0;
  wire overflow_r_i_18__0_n_0;
  wire overflow_r_i_19__0_n_0;
  wire overflow_r_i_20__0_n_0;
  wire overflow_r_i_5__0_n_0;
  wire overflow_r_i_6__0_n_0;
  wire overflow_r_i_7__0_n_0;
  wire overflow_r_i_8__0_n_0;
  wire overflow_r_i_9__0_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__0_n_0;
  wire overflow_r_reg_i_2__0_n_1;
  wire overflow_r_reg_i_2__0_n_2;
  wire overflow_r_reg_i_2__0_n_3;
  wire overflow_r_reg_i_2__0_n_4;
  wire overflow_r_reg_i_2__0_n_5;
  wire overflow_r_reg_i_2__0_n_6;
  wire overflow_r_reg_i_2__0_n_7;
  wire overflow_r_reg_i_4__0_n_0;
  wire overflow_r_reg_i_4__0_n_1;
  wire overflow_r_reg_i_4__0_n_2;
  wire overflow_r_reg_i_4__0_n_3;
  wire overflow_r_reg_i_4__0_n_4;
  wire overflow_r_reg_i_4__0_n_5;
  wire overflow_r_reg_i_4__0_n_6;
  wire overflow_r_reg_i_4__0_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__0_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__0_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__0_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__0 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__0 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__0 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__0 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__0 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__0 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__0 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__0 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__0 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__0 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__0 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__0 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__0 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__0 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__0 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__0 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__0 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__0 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__0 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__0 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__0 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__0 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__0 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__0 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__0 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__0 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__0 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__0 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__0 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__0 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__0 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__0 
       (.CI(\counter_reg[7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__0_CO_UNCONNECTED [7],\counter_reg[15]_i_1__0_n_1 ,\counter_reg[15]_i_1__0_n_2 ,\counter_reg[15]_i_1__0_n_3 ,\counter_reg[15]_i_1__0_n_4 ,\counter_reg[15]_i_1__0_n_5 ,\counter_reg[15]_i_1__0_n_6 ,\counter_reg[15]_i_1__0_n_7 }),
        .DI({1'b0,\counter[15]_i_2__0_n_0 ,\counter[15]_i_3__0_n_0 ,\counter[15]_i_4__0_n_0 ,\counter[15]_i_5__0_n_0 ,\counter[15]_i_6__0_n_0 ,\counter[15]_i_7__0_n_0 ,\counter[15]_i_8__0_n_0 }),
        .O({\counter_reg[15]_i_1__0_n_8 ,\counter_reg[15]_i_1__0_n_9 ,\counter_reg[15]_i_1__0_n_10 ,\counter_reg[15]_i_1__0_n_11 ,\counter_reg[15]_i_1__0_n_12 ,\counter_reg[15]_i_1__0_n_13 ,\counter_reg[15]_i_1__0_n_14 ,\counter_reg[15]_i_1__0_n_15 }),
        .S({\counter[15]_i_9__0_n_0 ,\counter[15]_i_10__0_n_0 ,\counter[15]_i_11__0_n_0 ,\counter[15]_i_12__0_n_0 ,\counter[15]_i_13__0_n_0 ,\counter[15]_i_14__0_n_0 ,\counter[15]_i_15__0_n_0 ,\counter[15]_i_16__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__0_n_0 ,\counter_reg[7]_i_1__0_n_1 ,\counter_reg[7]_i_1__0_n_2 ,\counter_reg[7]_i_1__0_n_3 ,\counter_reg[7]_i_1__0_n_4 ,\counter_reg[7]_i_1__0_n_5 ,\counter_reg[7]_i_1__0_n_6 ,\counter_reg[7]_i_1__0_n_7 }),
        .DI({\counter[7]_i_2__0_n_0 ,\counter[7]_i_3__0_n_0 ,\counter[7]_i_4__0_n_0 ,\counter[7]_i_5__0_n_0 ,\counter[7]_i_6__0_n_0 ,\counter[7]_i_7__0_n_0 ,\counter[7]_i_8__0_n_0 ,\counter[7]_i_9__0_n_0 }),
        .O({\counter_reg[7]_i_1__0_n_8 ,\counter_reg[7]_i_1__0_n_9 ,\counter_reg[7]_i_1__0_n_10 ,\counter_reg[7]_i_1__0_n_11 ,\counter_reg[7]_i_1__0_n_12 ,\counter_reg[7]_i_1__0_n_13 ,\counter_reg[7]_i_1__0_n_14 ,\counter_reg[7]_i_1__0_n_15 }),
        .S({\counter[7]_i_10__0_n_0 ,\counter[7]_i_11__0_n_0 ,\counter[7]_i_12__0_n_0 ,\counter[7]_i_13__0_n_0 ,\counter[7]_i_14__0_n_0 ,\counter[7]_i_15__0_n_0 ,\counter[7]_i_16__0_n_0 ,\counter[7]_i_17__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__0_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__0_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__0_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__0_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__0_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__0_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__0_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__0_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__0_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__0_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__0_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__0_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__0_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__0_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__0_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__0_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__0_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__0_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__0_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__0_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__0_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__0_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__0_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__0_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__0_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__0_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__0_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__0_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__0_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__0_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__0_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__0_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__0
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__0
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__0
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__0
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__0
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__0
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__0
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__0
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__0
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__0
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__0
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__0
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__0
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__0
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__0
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__0
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__0
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__0
       (.CI(overflow_r_reg_i_2__0_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__0_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__0_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__0
       (.CI(overflow_r_reg_i_4__0_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__0_n_0,overflow_r_reg_i_2__0_n_1,overflow_r_reg_i_2__0_n_2,overflow_r_reg_i_2__0_n_3,overflow_r_reg_i_2__0_n_4,overflow_r_reg_i_2__0_n_5,overflow_r_reg_i_2__0_n_6,overflow_r_reg_i_2__0_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__0_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__0_n_0,overflow_r_i_6__0_n_0,overflow_r_i_7__0_n_0,overflow_r_i_8__0_n_0,overflow_r_i_9__0_n_0,overflow_r_i_10__0_n_0,overflow_r_i_11__0_n_0,overflow_r_i_12__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__0_n_0,overflow_r_reg_i_4__0_n_1,overflow_r_reg_i_4__0_n_2,overflow_r_reg_i_4__0_n_3,overflow_r_reg_i_4__0_n_4,overflow_r_reg_i_4__0_n_5,overflow_r_reg_i_4__0_n_6,overflow_r_reg_i_4__0_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__0_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__0_n_0,overflow_r_i_14__0_n_0,overflow_r_i_15__0_n_0,overflow_r_i_16__0_n_0,overflow_r_i_17__0_n_0,overflow_r_i_18__0_n_0,overflow_r_i_19__0_n_0,overflow_r_i_20__0_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_22 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__0_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__0_n_0),
        .\dg_out_r_reg[10] (g0_b10__0_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__0_n_0),
        .\dg_out_r_reg[11] (g0_b11__0_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__0_n_0),
        .\dg_out_r_reg[12] (g0_b12__0_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__0_n_0),
        .\dg_out_r_reg[13] (g0_b13__0_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__0_n_0),
        .\dg_out_r_reg[14] (g0_b14__0_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__0_n_0),
        .\dg_out_r_reg[1] (g0_b1__0_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__0_n_0),
        .\dg_out_r_reg[2] (g0_b2__0_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__0_n_0),
        .\dg_out_r_reg[3] (g0_b3__0_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__0_n_0),
        .\dg_out_r_reg[4] (g0_b4__0_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__0_n_0),
        .\dg_out_r_reg[5] (g0_b5__0_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__0_n_0),
        .\dg_out_r_reg[6] (g0_b6__0_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__0_n_0),
        .\dg_out_r_reg[7] (g0_b7__0_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__0_n_0),
        .\dg_out_r_reg[8] (g0_b8__0_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__0_n_0),
        .\dg_out_r_reg[9] (g0_b9__0_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_7
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__1_n_0 ;
  wire \counter[15]_i_11__1_n_0 ;
  wire \counter[15]_i_12__1_n_0 ;
  wire \counter[15]_i_13__1_n_0 ;
  wire \counter[15]_i_14__1_n_0 ;
  wire \counter[15]_i_15__1_n_0 ;
  wire \counter[15]_i_16__1_n_0 ;
  wire \counter[15]_i_2__1_n_0 ;
  wire \counter[15]_i_3__1_n_0 ;
  wire \counter[15]_i_4__1_n_0 ;
  wire \counter[15]_i_5__1_n_0 ;
  wire \counter[15]_i_6__1_n_0 ;
  wire \counter[15]_i_7__1_n_0 ;
  wire \counter[15]_i_8__1_n_0 ;
  wire \counter[15]_i_9__1_n_0 ;
  wire \counter[7]_i_10__1_n_0 ;
  wire \counter[7]_i_11__1_n_0 ;
  wire \counter[7]_i_12__1_n_0 ;
  wire \counter[7]_i_13__1_n_0 ;
  wire \counter[7]_i_14__1_n_0 ;
  wire \counter[7]_i_15__1_n_0 ;
  wire \counter[7]_i_16__1_n_0 ;
  wire \counter[7]_i_17__1_n_0 ;
  wire \counter[7]_i_2__1_n_0 ;
  wire \counter[7]_i_3__1_n_0 ;
  wire \counter[7]_i_4__1_n_0 ;
  wire \counter[7]_i_5__1_n_0 ;
  wire \counter[7]_i_6__1_n_0 ;
  wire \counter[7]_i_7__1_n_0 ;
  wire \counter[7]_i_8__1_n_0 ;
  wire \counter[7]_i_9__1_n_0 ;
  wire \counter_reg[15]_i_1__1_n_1 ;
  wire \counter_reg[15]_i_1__1_n_10 ;
  wire \counter_reg[15]_i_1__1_n_11 ;
  wire \counter_reg[15]_i_1__1_n_12 ;
  wire \counter_reg[15]_i_1__1_n_13 ;
  wire \counter_reg[15]_i_1__1_n_14 ;
  wire \counter_reg[15]_i_1__1_n_15 ;
  wire \counter_reg[15]_i_1__1_n_2 ;
  wire \counter_reg[15]_i_1__1_n_3 ;
  wire \counter_reg[15]_i_1__1_n_4 ;
  wire \counter_reg[15]_i_1__1_n_5 ;
  wire \counter_reg[15]_i_1__1_n_6 ;
  wire \counter_reg[15]_i_1__1_n_7 ;
  wire \counter_reg[15]_i_1__1_n_8 ;
  wire \counter_reg[15]_i_1__1_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__1_n_0 ;
  wire \counter_reg[7]_i_1__1_n_1 ;
  wire \counter_reg[7]_i_1__1_n_10 ;
  wire \counter_reg[7]_i_1__1_n_11 ;
  wire \counter_reg[7]_i_1__1_n_12 ;
  wire \counter_reg[7]_i_1__1_n_13 ;
  wire \counter_reg[7]_i_1__1_n_14 ;
  wire \counter_reg[7]_i_1__1_n_15 ;
  wire \counter_reg[7]_i_1__1_n_2 ;
  wire \counter_reg[7]_i_1__1_n_3 ;
  wire \counter_reg[7]_i_1__1_n_4 ;
  wire \counter_reg[7]_i_1__1_n_5 ;
  wire \counter_reg[7]_i_1__1_n_6 ;
  wire \counter_reg[7]_i_1__1_n_7 ;
  wire \counter_reg[7]_i_1__1_n_8 ;
  wire \counter_reg[7]_i_1__1_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__1_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__1_n_0;
  wire g0_b10__1_n_0;
  wire g0_b11__1_n_0;
  wire g0_b12__1_n_0;
  wire g0_b13__1_n_0;
  wire g0_b14__1_n_0;
  wire g0_b1__1_n_0;
  wire g0_b2__1_n_0;
  wire g0_b3__1_n_0;
  wire g0_b4__1_n_0;
  wire g0_b5__1_n_0;
  wire g0_b6__1_n_0;
  wire g0_b7__1_n_0;
  wire g0_b8__1_n_0;
  wire g0_b9__1_n_0;
  wire g1_b0__1_n_0;
  wire g1_b10__1_n_0;
  wire g1_b11__1_n_0;
  wire g1_b12__1_n_0;
  wire g1_b13__1_n_0;
  wire g1_b14__1_n_0;
  wire g1_b1__1_n_0;
  wire g1_b2__1_n_0;
  wire g1_b3__1_n_0;
  wire g1_b4__1_n_0;
  wire g1_b5__1_n_0;
  wire g1_b6__1_n_0;
  wire g1_b7__1_n_0;
  wire g1_b8__1_n_0;
  wire g1_b9__1_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__1_n_0;
  wire overflow_r_i_11__1_n_0;
  wire overflow_r_i_12__1_n_0;
  wire overflow_r_i_13__1_n_0;
  wire overflow_r_i_14__1_n_0;
  wire overflow_r_i_15__1_n_0;
  wire overflow_r_i_16__1_n_0;
  wire overflow_r_i_17__1_n_0;
  wire overflow_r_i_18__1_n_0;
  wire overflow_r_i_19__1_n_0;
  wire overflow_r_i_20__1_n_0;
  wire overflow_r_i_5__1_n_0;
  wire overflow_r_i_6__1_n_0;
  wire overflow_r_i_7__1_n_0;
  wire overflow_r_i_8__1_n_0;
  wire overflow_r_i_9__1_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__1_n_0;
  wire overflow_r_reg_i_2__1_n_1;
  wire overflow_r_reg_i_2__1_n_2;
  wire overflow_r_reg_i_2__1_n_3;
  wire overflow_r_reg_i_2__1_n_4;
  wire overflow_r_reg_i_2__1_n_5;
  wire overflow_r_reg_i_2__1_n_6;
  wire overflow_r_reg_i_2__1_n_7;
  wire overflow_r_reg_i_4__1_n_0;
  wire overflow_r_reg_i_4__1_n_1;
  wire overflow_r_reg_i_4__1_n_2;
  wire overflow_r_reg_i_4__1_n_3;
  wire overflow_r_reg_i_4__1_n_4;
  wire overflow_r_reg_i_4__1_n_5;
  wire overflow_r_reg_i_4__1_n_6;
  wire overflow_r_reg_i_4__1_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__1_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__1_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__1_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__1_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__1 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__1 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__1 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__1 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__1 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__1 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__1 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__1 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__1 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__1 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__1 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__1 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__1 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__1 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__1 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__1 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__1 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__1 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__1 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__1 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__1 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__1 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__1 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__1 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__1 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__1 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__1 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__1 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__1 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__1 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__1 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__1 
       (.CI(\counter_reg[7]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__1_CO_UNCONNECTED [7],\counter_reg[15]_i_1__1_n_1 ,\counter_reg[15]_i_1__1_n_2 ,\counter_reg[15]_i_1__1_n_3 ,\counter_reg[15]_i_1__1_n_4 ,\counter_reg[15]_i_1__1_n_5 ,\counter_reg[15]_i_1__1_n_6 ,\counter_reg[15]_i_1__1_n_7 }),
        .DI({1'b0,\counter[15]_i_2__1_n_0 ,\counter[15]_i_3__1_n_0 ,\counter[15]_i_4__1_n_0 ,\counter[15]_i_5__1_n_0 ,\counter[15]_i_6__1_n_0 ,\counter[15]_i_7__1_n_0 ,\counter[15]_i_8__1_n_0 }),
        .O({\counter_reg[15]_i_1__1_n_8 ,\counter_reg[15]_i_1__1_n_9 ,\counter_reg[15]_i_1__1_n_10 ,\counter_reg[15]_i_1__1_n_11 ,\counter_reg[15]_i_1__1_n_12 ,\counter_reg[15]_i_1__1_n_13 ,\counter_reg[15]_i_1__1_n_14 ,\counter_reg[15]_i_1__1_n_15 }),
        .S({\counter[15]_i_9__1_n_0 ,\counter[15]_i_10__1_n_0 ,\counter[15]_i_11__1_n_0 ,\counter[15]_i_12__1_n_0 ,\counter[15]_i_13__1_n_0 ,\counter[15]_i_14__1_n_0 ,\counter[15]_i_15__1_n_0 ,\counter[15]_i_16__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__1_n_0 ,\counter_reg[7]_i_1__1_n_1 ,\counter_reg[7]_i_1__1_n_2 ,\counter_reg[7]_i_1__1_n_3 ,\counter_reg[7]_i_1__1_n_4 ,\counter_reg[7]_i_1__1_n_5 ,\counter_reg[7]_i_1__1_n_6 ,\counter_reg[7]_i_1__1_n_7 }),
        .DI({\counter[7]_i_2__1_n_0 ,\counter[7]_i_3__1_n_0 ,\counter[7]_i_4__1_n_0 ,\counter[7]_i_5__1_n_0 ,\counter[7]_i_6__1_n_0 ,\counter[7]_i_7__1_n_0 ,\counter[7]_i_8__1_n_0 ,\counter[7]_i_9__1_n_0 }),
        .O({\counter_reg[7]_i_1__1_n_8 ,\counter_reg[7]_i_1__1_n_9 ,\counter_reg[7]_i_1__1_n_10 ,\counter_reg[7]_i_1__1_n_11 ,\counter_reg[7]_i_1__1_n_12 ,\counter_reg[7]_i_1__1_n_13 ,\counter_reg[7]_i_1__1_n_14 ,\counter_reg[7]_i_1__1_n_15 }),
        .S({\counter[7]_i_10__1_n_0 ,\counter[7]_i_11__1_n_0 ,\counter[7]_i_12__1_n_0 ,\counter[7]_i_13__1_n_0 ,\counter[7]_i_14__1_n_0 ,\counter[7]_i_15__1_n_0 ,\counter[7]_i_16__1_n_0 ,\counter[7]_i_17__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__1_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__1_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__1 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__1_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__1_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__1_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__1_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__1_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__1_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__1_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__1_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__1_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__1_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__1_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__1_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__1_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__1_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__1_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__1_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__1_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__1_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__1_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__1_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__1_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__1_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__1_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__1_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__1_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__1_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__1_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__1_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__1_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__1_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__1
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__1
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__1
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__1
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__1
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__1_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__1
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__1
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__1_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__1
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__1_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__1
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__1_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__1
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__1_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__1
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__1_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__1
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__1
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__1
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__1
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__1
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__1
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__1
       (.CI(overflow_r_reg_i_2__1_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__1_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__1
       (.CI(overflow_r_reg_i_4__1_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__1_n_0,overflow_r_reg_i_2__1_n_1,overflow_r_reg_i_2__1_n_2,overflow_r_reg_i_2__1_n_3,overflow_r_reg_i_2__1_n_4,overflow_r_reg_i_2__1_n_5,overflow_r_reg_i_2__1_n_6,overflow_r_reg_i_2__1_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__1_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__1_n_0,overflow_r_i_6__1_n_0,overflow_r_i_7__1_n_0,overflow_r_i_8__1_n_0,overflow_r_i_9__1_n_0,overflow_r_i_10__1_n_0,overflow_r_i_11__1_n_0,overflow_r_i_12__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__1_n_0,overflow_r_reg_i_4__1_n_1,overflow_r_reg_i_4__1_n_2,overflow_r_reg_i_4__1_n_3,overflow_r_reg_i_4__1_n_4,overflow_r_reg_i_4__1_n_5,overflow_r_reg_i_4__1_n_6,overflow_r_reg_i_4__1_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__1_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__1_n_0,overflow_r_i_14__1_n_0,overflow_r_i_15__1_n_0,overflow_r_i_16__1_n_0,overflow_r_i_17__1_n_0,overflow_r_i_18__1_n_0,overflow_r_i_19__1_n_0,overflow_r_i_20__1_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__1 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_21 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__1_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__1_n_0),
        .\dg_out_r_reg[10] (g0_b10__1_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__1_n_0),
        .\dg_out_r_reg[11] (g0_b11__1_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__1_n_0),
        .\dg_out_r_reg[12] (g0_b12__1_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__1_n_0),
        .\dg_out_r_reg[13] (g0_b13__1_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__1_n_0),
        .\dg_out_r_reg[14] (g0_b14__1_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__1_n_0),
        .\dg_out_r_reg[1] (g0_b1__1_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__1_n_0),
        .\dg_out_r_reg[2] (g0_b2__1_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__1_n_0),
        .\dg_out_r_reg[3] (g0_b3__1_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__1_n_0),
        .\dg_out_r_reg[4] (g0_b4__1_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__1_n_0),
        .\dg_out_r_reg[5] (g0_b5__1_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__1_n_0),
        .\dg_out_r_reg[6] (g0_b6__1_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__1_n_0),
        .\dg_out_r_reg[7] (g0_b7__1_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__1_n_0),
        .\dg_out_r_reg[8] (g0_b8__1_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__1_n_0),
        .\dg_out_r_reg[9] (g0_b9__1_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_8
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__2_n_0 ;
  wire \counter[15]_i_11__2_n_0 ;
  wire \counter[15]_i_12__2_n_0 ;
  wire \counter[15]_i_13__2_n_0 ;
  wire \counter[15]_i_14__2_n_0 ;
  wire \counter[15]_i_15__2_n_0 ;
  wire \counter[15]_i_16__2_n_0 ;
  wire \counter[15]_i_2__2_n_0 ;
  wire \counter[15]_i_3__2_n_0 ;
  wire \counter[15]_i_4__2_n_0 ;
  wire \counter[15]_i_5__2_n_0 ;
  wire \counter[15]_i_6__2_n_0 ;
  wire \counter[15]_i_7__2_n_0 ;
  wire \counter[15]_i_8__2_n_0 ;
  wire \counter[15]_i_9__2_n_0 ;
  wire \counter[7]_i_10__2_n_0 ;
  wire \counter[7]_i_11__2_n_0 ;
  wire \counter[7]_i_12__2_n_0 ;
  wire \counter[7]_i_13__2_n_0 ;
  wire \counter[7]_i_14__2_n_0 ;
  wire \counter[7]_i_15__2_n_0 ;
  wire \counter[7]_i_16__2_n_0 ;
  wire \counter[7]_i_17__2_n_0 ;
  wire \counter[7]_i_2__2_n_0 ;
  wire \counter[7]_i_3__2_n_0 ;
  wire \counter[7]_i_4__2_n_0 ;
  wire \counter[7]_i_5__2_n_0 ;
  wire \counter[7]_i_6__2_n_0 ;
  wire \counter[7]_i_7__2_n_0 ;
  wire \counter[7]_i_8__2_n_0 ;
  wire \counter[7]_i_9__2_n_0 ;
  wire \counter_reg[15]_i_1__2_n_1 ;
  wire \counter_reg[15]_i_1__2_n_10 ;
  wire \counter_reg[15]_i_1__2_n_11 ;
  wire \counter_reg[15]_i_1__2_n_12 ;
  wire \counter_reg[15]_i_1__2_n_13 ;
  wire \counter_reg[15]_i_1__2_n_14 ;
  wire \counter_reg[15]_i_1__2_n_15 ;
  wire \counter_reg[15]_i_1__2_n_2 ;
  wire \counter_reg[15]_i_1__2_n_3 ;
  wire \counter_reg[15]_i_1__2_n_4 ;
  wire \counter_reg[15]_i_1__2_n_5 ;
  wire \counter_reg[15]_i_1__2_n_6 ;
  wire \counter_reg[15]_i_1__2_n_7 ;
  wire \counter_reg[15]_i_1__2_n_8 ;
  wire \counter_reg[15]_i_1__2_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__2_n_0 ;
  wire \counter_reg[7]_i_1__2_n_1 ;
  wire \counter_reg[7]_i_1__2_n_10 ;
  wire \counter_reg[7]_i_1__2_n_11 ;
  wire \counter_reg[7]_i_1__2_n_12 ;
  wire \counter_reg[7]_i_1__2_n_13 ;
  wire \counter_reg[7]_i_1__2_n_14 ;
  wire \counter_reg[7]_i_1__2_n_15 ;
  wire \counter_reg[7]_i_1__2_n_2 ;
  wire \counter_reg[7]_i_1__2_n_3 ;
  wire \counter_reg[7]_i_1__2_n_4 ;
  wire \counter_reg[7]_i_1__2_n_5 ;
  wire \counter_reg[7]_i_1__2_n_6 ;
  wire \counter_reg[7]_i_1__2_n_7 ;
  wire \counter_reg[7]_i_1__2_n_8 ;
  wire \counter_reg[7]_i_1__2_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__2_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__2_n_0;
  wire g0_b10__2_n_0;
  wire g0_b11__2_n_0;
  wire g0_b12__2_n_0;
  wire g0_b13__2_n_0;
  wire g0_b14__2_n_0;
  wire g0_b1__2_n_0;
  wire g0_b2__2_n_0;
  wire g0_b3__2_n_0;
  wire g0_b4__2_n_0;
  wire g0_b5__2_n_0;
  wire g0_b6__2_n_0;
  wire g0_b7__2_n_0;
  wire g0_b8__2_n_0;
  wire g0_b9__2_n_0;
  wire g1_b0__2_n_0;
  wire g1_b10__2_n_0;
  wire g1_b11__2_n_0;
  wire g1_b12__2_n_0;
  wire g1_b13__2_n_0;
  wire g1_b14__2_n_0;
  wire g1_b1__2_n_0;
  wire g1_b2__2_n_0;
  wire g1_b3__2_n_0;
  wire g1_b4__2_n_0;
  wire g1_b5__2_n_0;
  wire g1_b6__2_n_0;
  wire g1_b7__2_n_0;
  wire g1_b8__2_n_0;
  wire g1_b9__2_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__2_n_0;
  wire overflow_r_i_11__2_n_0;
  wire overflow_r_i_12__2_n_0;
  wire overflow_r_i_13__2_n_0;
  wire overflow_r_i_14__2_n_0;
  wire overflow_r_i_15__2_n_0;
  wire overflow_r_i_16__2_n_0;
  wire overflow_r_i_17__2_n_0;
  wire overflow_r_i_18__2_n_0;
  wire overflow_r_i_19__2_n_0;
  wire overflow_r_i_20__2_n_0;
  wire overflow_r_i_5__2_n_0;
  wire overflow_r_i_6__2_n_0;
  wire overflow_r_i_7__2_n_0;
  wire overflow_r_i_8__2_n_0;
  wire overflow_r_i_9__2_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__2_n_0;
  wire overflow_r_reg_i_2__2_n_1;
  wire overflow_r_reg_i_2__2_n_2;
  wire overflow_r_reg_i_2__2_n_3;
  wire overflow_r_reg_i_2__2_n_4;
  wire overflow_r_reg_i_2__2_n_5;
  wire overflow_r_reg_i_2__2_n_6;
  wire overflow_r_reg_i_2__2_n_7;
  wire overflow_r_reg_i_4__2_n_0;
  wire overflow_r_reg_i_4__2_n_1;
  wire overflow_r_reg_i_4__2_n_2;
  wire overflow_r_reg_i_4__2_n_3;
  wire overflow_r_reg_i_4__2_n_4;
  wire overflow_r_reg_i_4__2_n_5;
  wire overflow_r_reg_i_4__2_n_6;
  wire overflow_r_reg_i_4__2_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__2_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__2_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__2_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__2_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__2 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__2 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__2 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__2 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__2 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__2 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__2 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__2 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__2 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__2 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__2 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__2 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__2 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__2 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__2 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__2 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__2 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__2 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__2 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__2 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__2 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__2_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__2 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__2 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__2 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__2 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__2 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__2 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__2 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__2 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__2 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__2 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__2 
       (.CI(\counter_reg[7]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__2_CO_UNCONNECTED [7],\counter_reg[15]_i_1__2_n_1 ,\counter_reg[15]_i_1__2_n_2 ,\counter_reg[15]_i_1__2_n_3 ,\counter_reg[15]_i_1__2_n_4 ,\counter_reg[15]_i_1__2_n_5 ,\counter_reg[15]_i_1__2_n_6 ,\counter_reg[15]_i_1__2_n_7 }),
        .DI({1'b0,\counter[15]_i_2__2_n_0 ,\counter[15]_i_3__2_n_0 ,\counter[15]_i_4__2_n_0 ,\counter[15]_i_5__2_n_0 ,\counter[15]_i_6__2_n_0 ,\counter[15]_i_7__2_n_0 ,\counter[15]_i_8__2_n_0 }),
        .O({\counter_reg[15]_i_1__2_n_8 ,\counter_reg[15]_i_1__2_n_9 ,\counter_reg[15]_i_1__2_n_10 ,\counter_reg[15]_i_1__2_n_11 ,\counter_reg[15]_i_1__2_n_12 ,\counter_reg[15]_i_1__2_n_13 ,\counter_reg[15]_i_1__2_n_14 ,\counter_reg[15]_i_1__2_n_15 }),
        .S({\counter[15]_i_9__2_n_0 ,\counter[15]_i_10__2_n_0 ,\counter[15]_i_11__2_n_0 ,\counter[15]_i_12__2_n_0 ,\counter[15]_i_13__2_n_0 ,\counter[15]_i_14__2_n_0 ,\counter[15]_i_15__2_n_0 ,\counter[15]_i_16__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__2_n_0 ,\counter_reg[7]_i_1__2_n_1 ,\counter_reg[7]_i_1__2_n_2 ,\counter_reg[7]_i_1__2_n_3 ,\counter_reg[7]_i_1__2_n_4 ,\counter_reg[7]_i_1__2_n_5 ,\counter_reg[7]_i_1__2_n_6 ,\counter_reg[7]_i_1__2_n_7 }),
        .DI({\counter[7]_i_2__2_n_0 ,\counter[7]_i_3__2_n_0 ,\counter[7]_i_4__2_n_0 ,\counter[7]_i_5__2_n_0 ,\counter[7]_i_6__2_n_0 ,\counter[7]_i_7__2_n_0 ,\counter[7]_i_8__2_n_0 ,\counter[7]_i_9__2_n_0 }),
        .O({\counter_reg[7]_i_1__2_n_8 ,\counter_reg[7]_i_1__2_n_9 ,\counter_reg[7]_i_1__2_n_10 ,\counter_reg[7]_i_1__2_n_11 ,\counter_reg[7]_i_1__2_n_12 ,\counter_reg[7]_i_1__2_n_13 ,\counter_reg[7]_i_1__2_n_14 ,\counter_reg[7]_i_1__2_n_15 }),
        .S({\counter[7]_i_10__2_n_0 ,\counter[7]_i_11__2_n_0 ,\counter[7]_i_12__2_n_0 ,\counter[7]_i_13__2_n_0 ,\counter[7]_i_14__2_n_0 ,\counter[7]_i_15__2_n_0 ,\counter[7]_i_16__2_n_0 ,\counter[7]_i_17__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__2_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__2_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__2 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__2_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__2_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__2_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__2_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__2_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__2_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__2_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__2_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__2_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__2_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__2_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__2_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__2_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__2_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__2_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__2_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__2_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__2_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__2_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__2_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__2_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__2_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__2_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__2_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__2_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__2_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__2_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__2_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__2_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__2_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__2
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__2
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__2
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__2
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__2
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__2
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__2
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__2
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__2
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__2
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__2
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__2_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__2
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__2
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__2
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__2
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__2
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__2
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__2
       (.CI(overflow_r_reg_i_2__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__2_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__2_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__2
       (.CI(overflow_r_reg_i_4__2_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__2_n_0,overflow_r_reg_i_2__2_n_1,overflow_r_reg_i_2__2_n_2,overflow_r_reg_i_2__2_n_3,overflow_r_reg_i_2__2_n_4,overflow_r_reg_i_2__2_n_5,overflow_r_reg_i_2__2_n_6,overflow_r_reg_i_2__2_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__2_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__2_n_0,overflow_r_i_6__2_n_0,overflow_r_i_7__2_n_0,overflow_r_i_8__2_n_0,overflow_r_i_9__2_n_0,overflow_r_i_10__2_n_0,overflow_r_i_11__2_n_0,overflow_r_i_12__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__2_n_0,overflow_r_reg_i_4__2_n_1,overflow_r_reg_i_4__2_n_2,overflow_r_reg_i_4__2_n_3,overflow_r_reg_i_4__2_n_4,overflow_r_reg_i_4__2_n_5,overflow_r_reg_i_4__2_n_6,overflow_r_reg_i_4__2_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__2_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__2_n_0,overflow_r_i_14__2_n_0,overflow_r_i_15__2_n_0,overflow_r_i_16__2_n_0,overflow_r_i_17__2_n_0,overflow_r_i_18__2_n_0,overflow_r_i_19__2_n_0,overflow_r_i_20__2_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__2 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_20 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__2_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__2_n_0),
        .\dg_out_r_reg[10] (g0_b10__2_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__2_n_0),
        .\dg_out_r_reg[11] (g0_b11__2_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__2_n_0),
        .\dg_out_r_reg[12] (g0_b12__2_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__2_n_0),
        .\dg_out_r_reg[13] (g0_b13__2_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__2_n_0),
        .\dg_out_r_reg[14] (g0_b14__2_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__2_n_0),
        .\dg_out_r_reg[1] (g0_b1__2_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__2_n_0),
        .\dg_out_r_reg[2] (g0_b2__2_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__2_n_0),
        .\dg_out_r_reg[3] (g0_b3__2_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__2_n_0),
        .\dg_out_r_reg[4] (g0_b4__2_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__2_n_0),
        .\dg_out_r_reg[5] (g0_b5__2_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__2_n_0),
        .\dg_out_r_reg[6] (g0_b6__2_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__2_n_0),
        .\dg_out_r_reg[7] (g0_b7__2_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__2_n_0),
        .\dg_out_r_reg[8] (g0_b8__2_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__2_n_0),
        .\dg_out_r_reg[9] (g0_b9__2_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_cell" *) 
module project_1_dac_source_i_0_dg_cell_9
   (updown,
    Q,
    D,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    \counter_reg_rep[6]_14 ,
    \counter_reg_rep[6]_15 ,
    m00_tdata,
    m0_axis_clock,
    updown_reg_0,
    \counter_reg[7]_0 ,
    \pause_reg[0]_0 ,
    \pause_reg[0]_1 ,
    overflow_r_reg_0,
    \dg_out_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_0 ,
    \dg_modify_r_reg[15]_1 ,
    \dg_modify_r_reg[15]_2 ,
    dg_control_r,
    dac00_dg_init_0,
    inc_by_2sC_r,
    \counter_reg[7]_1 ,
    \counter_reg[7]_2 ,
    \counter_reg[7]_3 ,
    \counter_reg[7]_4 ,
    \counter_reg[7]_5 ,
    \counter_reg[7]_6 ,
    dg_inc_r,
    \counter_reg[7]_7 );
  output updown;
  output [15:0]Q;
  output [0:0]D;
  output [0:0]\counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  output \counter_reg_rep[6]_14 ;
  output \counter_reg_rep[6]_15 ;
  output [15:0]m00_tdata;
  input m0_axis_clock;
  input updown_reg_0;
  input \counter_reg[7]_0 ;
  input \pause_reg[0]_0 ;
  input \pause_reg[0]_1 ;
  input [0:0]overflow_r_reg_0;
  input [15:0]\dg_out_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_0 ;
  input \dg_modify_r_reg[15]_1 ;
  input \dg_modify_r_reg[15]_2 ;
  input [1:0]dg_control_r;
  input [15:0]dac00_dg_init_0;
  input [6:0]inc_by_2sC_r;
  input \counter_reg[7]_1 ;
  input \counter_reg[7]_2 ;
  input \counter_reg[7]_3 ;
  input \counter_reg[7]_4 ;
  input \counter_reg[7]_5 ;
  input \counter_reg[7]_6 ;
  input [0:0]dg_inc_r;
  input \counter_reg[7]_7 ;

  wire [0:0]D;
  wire [15:0]Q;
  wire \counter[15]_i_10__3_n_0 ;
  wire \counter[15]_i_11__3_n_0 ;
  wire \counter[15]_i_12__3_n_0 ;
  wire \counter[15]_i_13__3_n_0 ;
  wire \counter[15]_i_14__3_n_0 ;
  wire \counter[15]_i_15__3_n_0 ;
  wire \counter[15]_i_16__3_n_0 ;
  wire \counter[15]_i_2__3_n_0 ;
  wire \counter[15]_i_3__3_n_0 ;
  wire \counter[15]_i_4__3_n_0 ;
  wire \counter[15]_i_5__3_n_0 ;
  wire \counter[15]_i_6__3_n_0 ;
  wire \counter[15]_i_7__3_n_0 ;
  wire \counter[15]_i_8__3_n_0 ;
  wire \counter[15]_i_9__3_n_0 ;
  wire \counter[7]_i_10__3_n_0 ;
  wire \counter[7]_i_11__3_n_0 ;
  wire \counter[7]_i_12__3_n_0 ;
  wire \counter[7]_i_13__3_n_0 ;
  wire \counter[7]_i_14__3_n_0 ;
  wire \counter[7]_i_15__3_n_0 ;
  wire \counter[7]_i_16__3_n_0 ;
  wire \counter[7]_i_17__3_n_0 ;
  wire \counter[7]_i_2__3_n_0 ;
  wire \counter[7]_i_3__3_n_0 ;
  wire \counter[7]_i_4__3_n_0 ;
  wire \counter[7]_i_5__3_n_0 ;
  wire \counter[7]_i_6__3_n_0 ;
  wire \counter[7]_i_7__3_n_0 ;
  wire \counter[7]_i_8__3_n_0 ;
  wire \counter[7]_i_9__3_n_0 ;
  wire \counter_reg[15]_i_1__3_n_1 ;
  wire \counter_reg[15]_i_1__3_n_10 ;
  wire \counter_reg[15]_i_1__3_n_11 ;
  wire \counter_reg[15]_i_1__3_n_12 ;
  wire \counter_reg[15]_i_1__3_n_13 ;
  wire \counter_reg[15]_i_1__3_n_14 ;
  wire \counter_reg[15]_i_1__3_n_15 ;
  wire \counter_reg[15]_i_1__3_n_2 ;
  wire \counter_reg[15]_i_1__3_n_3 ;
  wire \counter_reg[15]_i_1__3_n_4 ;
  wire \counter_reg[15]_i_1__3_n_5 ;
  wire \counter_reg[15]_i_1__3_n_6 ;
  wire \counter_reg[15]_i_1__3_n_7 ;
  wire \counter_reg[15]_i_1__3_n_8 ;
  wire \counter_reg[15]_i_1__3_n_9 ;
  wire \counter_reg[7]_0 ;
  wire \counter_reg[7]_1 ;
  wire \counter_reg[7]_2 ;
  wire \counter_reg[7]_3 ;
  wire \counter_reg[7]_4 ;
  wire \counter_reg[7]_5 ;
  wire \counter_reg[7]_6 ;
  wire \counter_reg[7]_7 ;
  wire \counter_reg[7]_i_1__3_n_0 ;
  wire \counter_reg[7]_i_1__3_n_1 ;
  wire \counter_reg[7]_i_1__3_n_10 ;
  wire \counter_reg[7]_i_1__3_n_11 ;
  wire \counter_reg[7]_i_1__3_n_12 ;
  wire \counter_reg[7]_i_1__3_n_13 ;
  wire \counter_reg[7]_i_1__3_n_14 ;
  wire \counter_reg[7]_i_1__3_n_15 ;
  wire \counter_reg[7]_i_1__3_n_2 ;
  wire \counter_reg[7]_i_1__3_n_3 ;
  wire \counter_reg[7]_i_1__3_n_4 ;
  wire \counter_reg[7]_i_1__3_n_5 ;
  wire \counter_reg[7]_i_1__3_n_6 ;
  wire \counter_reg[7]_i_1__3_n_7 ;
  wire \counter_reg[7]_i_1__3_n_8 ;
  wire \counter_reg[7]_i_1__3_n_9 ;
  wire [0:0]\counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_14 ;
  wire \counter_reg_rep[6]_15 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \counter_reg_rep_n_0_[0] ;
  wire \counter_reg_rep_n_0_[1] ;
  wire \counter_reg_rep_n_0_[2] ;
  wire \counter_reg_rep_n_0_[3] ;
  wire \counter_reg_rep_n_0_[4] ;
  wire \counter_reg_rep_n_0_[5] ;
  wire [15:0]dac00_dg_init_0;
  wire data30;
  wire [1:0]dg_control_r;
  wire [0:0]dg_inc_r;
  wire [15:0]dg_modify_r;
  wire \dg_modify_r[0]_i_2_n_0 ;
  wire \dg_modify_r[10]_i_2_n_0 ;
  wire \dg_modify_r[11]_i_2_n_0 ;
  wire \dg_modify_r[12]_i_2_n_0 ;
  wire \dg_modify_r[13]_i_2_n_0 ;
  wire \dg_modify_r[14]_i_2_n_0 ;
  wire \dg_modify_r[1]_i_2_n_0 ;
  wire \dg_modify_r[2]_i_2_n_0 ;
  wire \dg_modify_r[3]_i_2_n_0 ;
  wire \dg_modify_r[4]_i_2_n_0 ;
  wire \dg_modify_r[5]_i_2_n_0 ;
  wire \dg_modify_r[6]_i_2_n_0 ;
  wire \dg_modify_r[7]_i_2_n_0 ;
  wire \dg_modify_r[8]_i_2_n_0 ;
  wire \dg_modify_r[9]_i_2_n_0 ;
  wire \dg_modify_r_reg[15]_0 ;
  wire \dg_modify_r_reg[15]_1 ;
  wire \dg_modify_r_reg[15]_2 ;
  wire \dg_out_r[15]_i_1__3_n_0 ;
  wire [15:0]\dg_out_r_reg[15]_0 ;
  wire \dg_out_r_reg_n_0_[0] ;
  wire \dg_out_r_reg_n_0_[10] ;
  wire \dg_out_r_reg_n_0_[11] ;
  wire \dg_out_r_reg_n_0_[12] ;
  wire \dg_out_r_reg_n_0_[13] ;
  wire \dg_out_r_reg_n_0_[14] ;
  wire \dg_out_r_reg_n_0_[1] ;
  wire \dg_out_r_reg_n_0_[2] ;
  wire \dg_out_r_reg_n_0_[3] ;
  wire \dg_out_r_reg_n_0_[4] ;
  wire \dg_out_r_reg_n_0_[5] ;
  wire \dg_out_r_reg_n_0_[6] ;
  wire \dg_out_r_reg_n_0_[7] ;
  wire \dg_out_r_reg_n_0_[8] ;
  wire \dg_out_r_reg_n_0_[9] ;
  wire g0_b0__3_n_0;
  wire g0_b10__3_n_0;
  wire g0_b11__3_n_0;
  wire g0_b12__3_n_0;
  wire g0_b13__3_n_0;
  wire g0_b14__3_n_0;
  wire g0_b1__3_n_0;
  wire g0_b2__3_n_0;
  wire g0_b3__3_n_0;
  wire g0_b4__3_n_0;
  wire g0_b5__3_n_0;
  wire g0_b6__3_n_0;
  wire g0_b7__3_n_0;
  wire g0_b8__3_n_0;
  wire g0_b9__3_n_0;
  wire g1_b0__3_n_0;
  wire g1_b10__3_n_0;
  wire g1_b11__3_n_0;
  wire g1_b12__3_n_0;
  wire g1_b13__3_n_0;
  wire g1_b14__3_n_0;
  wire g1_b1__3_n_0;
  wire g1_b2__3_n_0;
  wire g1_b3__3_n_0;
  wire g1_b4__3_n_0;
  wire g1_b5__3_n_0;
  wire g1_b6__3_n_0;
  wire g1_b7__3_n_0;
  wire g1_b8__3_n_0;
  wire g1_b9__3_n_0;
  wire [6:0]inc_by_2sC_r;
  wire [15:0]m00_tdata;
  wire m0_axis_clock;
  wire overflow;
  wire overflow_r;
  wire overflow_r_i_10__3_n_0;
  wire overflow_r_i_11__3_n_0;
  wire overflow_r_i_12__3_n_0;
  wire overflow_r_i_13__3_n_0;
  wire overflow_r_i_14__3_n_0;
  wire overflow_r_i_15__3_n_0;
  wire overflow_r_i_16__3_n_0;
  wire overflow_r_i_17__3_n_0;
  wire overflow_r_i_18__3_n_0;
  wire overflow_r_i_19__3_n_0;
  wire overflow_r_i_20__3_n_0;
  wire overflow_r_i_5__3_n_0;
  wire overflow_r_i_6__3_n_0;
  wire overflow_r_i_7__3_n_0;
  wire overflow_r_i_8__3_n_0;
  wire overflow_r_i_9__3_n_0;
  wire [0:0]overflow_r_reg_0;
  wire overflow_r_reg_i_2__3_n_0;
  wire overflow_r_reg_i_2__3_n_1;
  wire overflow_r_reg_i_2__3_n_2;
  wire overflow_r_reg_i_2__3_n_3;
  wire overflow_r_reg_i_2__3_n_4;
  wire overflow_r_reg_i_2__3_n_5;
  wire overflow_r_reg_i_2__3_n_6;
  wire overflow_r_reg_i_2__3_n_7;
  wire overflow_r_reg_i_4__3_n_0;
  wire overflow_r_reg_i_4__3_n_1;
  wire overflow_r_reg_i_4__3_n_2;
  wire overflow_r_reg_i_4__3_n_3;
  wire overflow_r_reg_i_4__3_n_4;
  wire overflow_r_reg_i_4__3_n_5;
  wire overflow_r_reg_i_4__3_n_6;
  wire overflow_r_reg_i_4__3_n_7;
  wire [2:1]p_0_in;
  wire \pause_reg[0]_0 ;
  wire \pause_reg[0]_1 ;
  wire \pause_reg_n_0_[2] ;
  wire updown;
  wire updown_reg_0;
  wire [7:7]\NLW_counter_reg[15]_i_1__3_CO_UNCONNECTED ;
  wire [7:0]NLW_overflow_r_reg_i_1__3_CO_UNCONNECTED;
  wire [7:1]NLW_overflow_r_reg_i_1__3_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_2__3_O_UNCONNECTED;
  wire [7:0]NLW_overflow_r_reg_i_4__3_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_10__3 
       (.I0(Q[14]),
        .I1(dac00_dg_init_0[14]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_10__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_11__3 
       (.I0(Q[13]),
        .I1(dac00_dg_init_0[13]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_11__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_12__3 
       (.I0(Q[12]),
        .I1(dac00_dg_init_0[12]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_12__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_13__3 
       (.I0(Q[11]),
        .I1(dac00_dg_init_0[11]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_13__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_14__3 
       (.I0(Q[10]),
        .I1(dac00_dg_init_0[10]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_14__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_15__3 
       (.I0(Q[9]),
        .I1(dac00_dg_init_0[9]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_15__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_16__3 
       (.I0(Q[8]),
        .I1(dac00_dg_init_0[8]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_2__3 
       (.I0(Q[14]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_3__3 
       (.I0(Q[13]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_4__3 
       (.I0(Q[12]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_5__3 
       (.I0(Q[11]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_6__3 
       (.I0(Q[10]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_7__3 
       (.I0(Q[9]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[15]_i_8__3 
       (.I0(Q[8]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[15]_i_8__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[15]_i_9__3 
       (.I0(Q[15]),
        .I1(dac00_dg_init_0[15]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[15]_i_9__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC5CACAC)) 
    \counter[7]_i_10__3 
       (.I0(Q[7]),
        .I1(dac00_dg_init_0[7]),
        .I2(\counter_reg[7]_0 ),
        .I3(updown),
        .I4(\counter_reg[7]_7 ),
        .O(\counter[7]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_11__3 
       (.I0(Q[6]),
        .I1(dac00_dg_init_0[6]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[6]),
        .I4(updown),
        .I5(dg_inc_r),
        .O(\counter[7]_i_11__3_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_12__3 
       (.I0(Q[5]),
        .I1(dac00_dg_init_0[5]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[5]),
        .I4(updown),
        .I5(\counter_reg[7]_6 ),
        .O(\counter[7]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_13__3 
       (.I0(Q[4]),
        .I1(dac00_dg_init_0[4]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[4]),
        .I4(updown),
        .I5(\counter_reg[7]_5 ),
        .O(\counter[7]_i_13__3_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_14__3 
       (.I0(Q[3]),
        .I1(dac00_dg_init_0[3]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[3]),
        .I4(updown),
        .I5(\counter_reg[7]_4 ),
        .O(\counter[7]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_15__3 
       (.I0(Q[2]),
        .I1(dac00_dg_init_0[2]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[2]),
        .I4(updown),
        .I5(\counter_reg[7]_3 ),
        .O(\counter[7]_i_15__3_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_16__3 
       (.I0(Q[1]),
        .I1(dac00_dg_init_0[1]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[1]),
        .I4(updown),
        .I5(\counter_reg[7]_2 ),
        .O(\counter[7]_i_16__3_n_0 ));
  LUT6 #(
    .INIT(64'h5C5C5CACACAC5CAC)) 
    \counter[7]_i_17__3 
       (.I0(Q[0]),
        .I1(dac00_dg_init_0[0]),
        .I2(\counter_reg[7]_0 ),
        .I3(inc_by_2sC_r[0]),
        .I4(updown),
        .I5(\counter_reg[7]_1 ),
        .O(\counter[7]_i_17__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_2__3 
       (.I0(Q[7]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_3__3 
       (.I0(Q[6]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_4__3 
       (.I0(Q[5]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_5__3 
       (.I0(Q[4]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_6__3 
       (.I0(Q[3]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_7__3 
       (.I0(Q[2]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_8__3 
       (.I0(Q[1]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \counter[7]_i_9__3 
       (.I0(Q[0]),
        .I1(\counter_reg[7]_0 ),
        .O(\counter[7]_i_9__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_15 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_13 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_12 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_11 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_10 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_9 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_8 ),
        .Q(Q[15]),
        .R(1'b0));
  CARRY8 \counter_reg[15]_i_1__3 
       (.CI(\counter_reg[7]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[15]_i_1__3_CO_UNCONNECTED [7],\counter_reg[15]_i_1__3_n_1 ,\counter_reg[15]_i_1__3_n_2 ,\counter_reg[15]_i_1__3_n_3 ,\counter_reg[15]_i_1__3_n_4 ,\counter_reg[15]_i_1__3_n_5 ,\counter_reg[15]_i_1__3_n_6 ,\counter_reg[15]_i_1__3_n_7 }),
        .DI({1'b0,\counter[15]_i_2__3_n_0 ,\counter[15]_i_3__3_n_0 ,\counter[15]_i_4__3_n_0 ,\counter[15]_i_5__3_n_0 ,\counter[15]_i_6__3_n_0 ,\counter[15]_i_7__3_n_0 ,\counter[15]_i_8__3_n_0 }),
        .O({\counter_reg[15]_i_1__3_n_8 ,\counter_reg[15]_i_1__3_n_9 ,\counter_reg[15]_i_1__3_n_10 ,\counter_reg[15]_i_1__3_n_11 ,\counter_reg[15]_i_1__3_n_12 ,\counter_reg[15]_i_1__3_n_13 ,\counter_reg[15]_i_1__3_n_14 ,\counter_reg[15]_i_1__3_n_15 }),
        .S({\counter[15]_i_9__3_n_0 ,\counter[15]_i_10__3_n_0 ,\counter[15]_i_11__3_n_0 ,\counter[15]_i_12__3_n_0 ,\counter[15]_i_13__3_n_0 ,\counter[15]_i_14__3_n_0 ,\counter[15]_i_15__3_n_0 ,\counter[15]_i_16__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_14 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_13 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_12 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_11 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_10 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_9 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_8 ),
        .Q(Q[7]),
        .R(1'b0));
  CARRY8 \counter_reg[7]_i_1__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[7]_i_1__3_n_0 ,\counter_reg[7]_i_1__3_n_1 ,\counter_reg[7]_i_1__3_n_2 ,\counter_reg[7]_i_1__3_n_3 ,\counter_reg[7]_i_1__3_n_4 ,\counter_reg[7]_i_1__3_n_5 ,\counter_reg[7]_i_1__3_n_6 ,\counter_reg[7]_i_1__3_n_7 }),
        .DI({\counter[7]_i_2__3_n_0 ,\counter[7]_i_3__3_n_0 ,\counter[7]_i_4__3_n_0 ,\counter[7]_i_5__3_n_0 ,\counter[7]_i_6__3_n_0 ,\counter[7]_i_7__3_n_0 ,\counter[7]_i_8__3_n_0 ,\counter[7]_i_9__3_n_0 }),
        .O({\counter_reg[7]_i_1__3_n_8 ,\counter_reg[7]_i_1__3_n_9 ,\counter_reg[7]_i_1__3_n_10 ,\counter_reg[7]_i_1__3_n_11 ,\counter_reg[7]_i_1__3_n_12 ,\counter_reg[7]_i_1__3_n_13 ,\counter_reg[7]_i_1__3_n_14 ,\counter_reg[7]_i_1__3_n_15 }),
        .S({\counter[7]_i_10__3_n_0 ,\counter[7]_i_11__3_n_0 ,\counter[7]_i_12__3_n_0 ,\counter[7]_i_13__3_n_0 ,\counter[7]_i_14__3_n_0 ,\counter[7]_i_15__3_n_0 ,\counter[7]_i_16__3_n_0 ,\counter[7]_i_17__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_15 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[15]_i_1__3_n_14 ),
        .Q(Q[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_15 ),
        .Q(\counter_reg_rep_n_0_[0] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_14 ),
        .Q(\counter_reg_rep_n_0_[1] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_13 ),
        .Q(\counter_reg_rep_n_0_[2] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_12 ),
        .Q(\counter_reg_rep_n_0_[3] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_11 ),
        .Q(\counter_reg_rep_n_0_[4] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_10 ),
        .Q(\counter_reg_rep_n_0_[5] ),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg_rep[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(\counter_reg[7]_i_1__3_n_9 ),
        .Q(\counter_reg_rep[6]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[0]_i_1 
       (.I0(\dg_modify_r[0]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[1] ),
        .O(dg_modify_r[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[0]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[4] ),
        .I2(\dg_out_r_reg_n_0_[0] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[3] ),
        .O(\dg_modify_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[10]_i_1 
       (.I0(\dg_modify_r[10]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[12] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[11] ),
        .O(dg_modify_r[10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[10]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[14] ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[11]_i_1 
       (.I0(\dg_modify_r[11]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[13] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[12] ),
        .O(dg_modify_r[11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[11]_i_2 
       (.I0(dg_control_r[1]),
        .I1(data30),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[12]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[12]_i_2_n_0 ),
        .O(dg_modify_r[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[12]_i_2 
       (.I0(\dg_out_r_reg_n_0_[14] ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[13] ),
        .O(\dg_modify_r[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE040000FE04)) 
    \dg_modify_r[13]_i_1 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(dg_control_r[0]),
        .I3(data30),
        .I4(\dg_modify_r_reg[15]_0 ),
        .I5(\dg_modify_r[13]_i_2_n_0 ),
        .O(dg_modify_r[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \dg_modify_r[13]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(\dg_out_r_reg_n_0_[14] ),
        .O(\dg_modify_r[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55540010)) 
    \dg_modify_r[14]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(dg_control_r[1]),
        .I2(\dg_out_r_reg_n_0_[14] ),
        .I3(dg_control_r[0]),
        .I4(data30),
        .I5(\dg_modify_r[14]_i_2_n_0 ),
        .O(dg_modify_r[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \dg_modify_r[14]_i_2 
       (.I0(data30),
        .I1(\dg_modify_r_reg[15]_2 ),
        .I2(\dg_modify_r_reg[15]_1 ),
        .I3(\dg_modify_r_reg[15]_0 ),
        .O(\dg_modify_r[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \dg_modify_r[15]_i_1 
       (.I0(\dg_modify_r_reg[15]_0 ),
        .I1(\dg_modify_r_reg[15]_1 ),
        .I2(\dg_modify_r_reg[15]_2 ),
        .I3(data30),
        .O(dg_modify_r[15]));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[1]_i_1 
       (.I0(\dg_modify_r[1]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[2] ),
        .O(dg_modify_r[1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[1]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[5] ),
        .I2(\dg_out_r_reg_n_0_[1] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[4] ),
        .O(\dg_modify_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[2]_i_1 
       (.I0(\dg_modify_r[2]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[3] ),
        .O(dg_modify_r[2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[2]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[6] ),
        .I2(\dg_out_r_reg_n_0_[2] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[5] ),
        .O(\dg_modify_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[3]_i_1 
       (.I0(\dg_modify_r[3]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[4] ),
        .O(dg_modify_r[3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[3]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[7] ),
        .I2(\dg_out_r_reg_n_0_[3] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[6] ),
        .O(\dg_modify_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[4]_i_1 
       (.I0(\dg_modify_r[4]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[5] ),
        .O(dg_modify_r[4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[4]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[8] ),
        .I2(\dg_out_r_reg_n_0_[4] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[7] ),
        .O(\dg_modify_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[5]_i_1 
       (.I0(\dg_modify_r[5]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[6] ),
        .O(dg_modify_r[5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[5]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[9] ),
        .I2(\dg_out_r_reg_n_0_[5] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[8] ),
        .O(\dg_modify_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[6]_i_1 
       (.I0(\dg_modify_r[6]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[7] ),
        .O(dg_modify_r[6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[6]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[10] ),
        .I2(\dg_out_r_reg_n_0_[6] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[9] ),
        .O(\dg_modify_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[7]_i_1 
       (.I0(\dg_modify_r[7]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[8] ),
        .O(dg_modify_r[7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[7]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[11] ),
        .I2(\dg_out_r_reg_n_0_[7] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[10] ),
        .O(\dg_modify_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[8]_i_1 
       (.I0(\dg_modify_r[8]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[10] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[9] ),
        .O(dg_modify_r[8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[8]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[12] ),
        .I2(\dg_out_r_reg_n_0_[8] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[11] ),
        .O(\dg_modify_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE2222222E222)) 
    \dg_modify_r[9]_i_1 
       (.I0(\dg_modify_r[9]_i_2_n_0 ),
        .I1(\dg_modify_r_reg[15]_0 ),
        .I2(\dg_out_r_reg_n_0_[11] ),
        .I3(\dg_modify_r_reg[15]_1 ),
        .I4(\dg_modify_r_reg[15]_2 ),
        .I5(\dg_out_r_reg_n_0_[10] ),
        .O(dg_modify_r[9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \dg_modify_r[9]_i_2 
       (.I0(dg_control_r[1]),
        .I1(\dg_out_r_reg_n_0_[13] ),
        .I2(\dg_out_r_reg_n_0_[9] ),
        .I3(dg_control_r[0]),
        .I4(\dg_out_r_reg_n_0_[12] ),
        .O(\dg_modify_r[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[0]),
        .Q(m00_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[10]),
        .Q(m00_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[11]),
        .Q(m00_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[12]),
        .Q(m00_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[13]),
        .Q(m00_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[14]),
        .Q(m00_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[15]),
        .Q(m00_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[1]),
        .Q(m00_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[2]),
        .Q(m00_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[3]),
        .Q(m00_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[4]),
        .Q(m00_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[5]),
        .Q(m00_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[6]),
        .Q(m00_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[7]),
        .Q(m00_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[8]),
        .Q(m00_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_modify_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(dg_modify_r[9]),
        .Q(m00_tdata[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \dg_out_r[15]_i_1__3 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(\dg_out_r[15]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[0] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [0]),
        .Q(\dg_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[10] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [10]),
        .Q(\dg_out_r_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[11] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [11]),
        .Q(\dg_out_r_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[12] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [12]),
        .Q(\dg_out_r_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[13] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [13]),
        .Q(\dg_out_r_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[14] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [14]),
        .Q(\dg_out_r_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[15] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [15]),
        .Q(data30),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[1] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [1]),
        .Q(\dg_out_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[2] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [2]),
        .Q(\dg_out_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[3] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [3]),
        .Q(\dg_out_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[4] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [4]),
        .Q(\dg_out_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[5] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [5]),
        .Q(\dg_out_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[6] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [6]),
        .Q(\dg_out_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[7] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [7]),
        .Q(\dg_out_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[8] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [8]),
        .Q(\dg_out_r_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dg_out_r_reg[9] 
       (.C(m0_axis_clock),
        .CE(\dg_out_r[15]_i_1__3_n_0 ),
        .D(\dg_out_r_reg[15]_0 [9]),
        .Q(\dg_out_r_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h52B77855F95093ED)) 
    g0_b0__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b0__3_n_0));
  LUT6 #(
    .INIT(64'h666D549FFC955B33)) 
    g0_b10__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b10__3_n_0));
  LUT6 #(
    .INIT(64'h2D24CC7FFF19925A)) 
    g0_b11__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b11__3_n_0));
  LUT6 #(
    .INIT(64'h1CE3C3FFFFE1E39C)) 
    g0_b12__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b12__3_n_0));
  LUT6 #(
    .INIT(64'h03E03FFFFFFE03E0)) 
    g0_b13__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b13__3_n_0));
  LUT6 #(
    .INIT(64'h001FFFFFFFFFFC00)) 
    g0_b14__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b14__3_n_0));
  LUT6 #(
    .INIT(64'h615382E0E2A53733)) 
    g0_b1__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b1__3_n_0));
  LUT6 #(
    .INIT(64'hA2A095E2EF4D5E9D)) 
    g0_b2__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b2__3_n_0));
  LUT6 #(
    .INIT(64'h7D20A4C1B1E3E242)) 
    g0_b3__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b3__3_n_0));
  LUT6 #(
    .INIT(64'hF233C619F3A099D8)) 
    g0_b4__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b4__3_n_0));
  LUT6 #(
    .INIT(64'hF8F4521687CAF1A8)) 
    g0_b5__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b5__3_n_0));
  LUT6 #(
    .INIT(64'h577E5783E33FC68D)) 
    g0_b6__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b6__3_n_0));
  LUT6 #(
    .INIT(64'h3050DF6DD877458E)) 
    g0_b7__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b7__3_n_0));
  LUT6 #(
    .INIT(64'h0F9A250BE8506C70)) 
    g0_b8__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b8__3_n_0));
  LUT6 #(
    .INIT(64'h5549F9A7F2CF8955)) 
    g0_b9__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g0_b9__3_n_0));
  LUT6 #(
    .INIT(64'hB180FDC97090A14F)) 
    g1_b0__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b0__3_n_0));
  LUT6 #(
    .INIT(64'h9992AB60036AA4CC)) 
    g1_b10__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b10__3_n_0));
  LUT6 #(
    .INIT(64'hD2DB338000E66DA5)) 
    g1_b11__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b11__3_n_0));
  LUT6 #(
    .INIT(64'hE31C3C00001E1C63)) 
    g1_b12__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b12__3_n_0));
  LUT6 #(
    .INIT(64'hFC1FC0000001FC1F)) 
    g1_b13__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b13__3_n_0));
  LUT6 #(
    .INIT(64'hFFE00000000003FF)) 
    g1_b14__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b14__3_n_0));
  LUT6 #(
    .INIT(64'h914150774020DFE0)) 
    g1_b1__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b1__3_n_0));
  LUT6 #(
    .INIT(64'hAC6FA3CE39212E7D)) 
    g1_b2__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b2__3_n_0));
  LUT6 #(
    .INIT(64'h22C0D4E056FEE3BF)) 
    g1_b3__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b3__3_n_0));
  LUT6 #(
    .INIT(64'hD22CB2C603BF7BD8)) 
    g1_b4__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b4__3_n_0));
  LUT6 #(
    .INIT(64'h0AD4DB29746AF58F)) 
    g1_b5__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b5__3_n_0));
  LUT6 #(
    .INIT(64'h52757A7C14D53705)) 
    g1_b6__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b6__3_n_0));
  LUT6 #(
    .INIT(64'h9DDB72922F88B203)) 
    g1_b7__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b7__3_n_0));
  LUT6 #(
    .INIT(64'hE03588F417AF9BFF)) 
    g1_b8__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b8__3_n_0));
  LUT6 #(
    .INIT(64'hAAA606580D3076AA)) 
    g1_b9__3
       (.I0(\counter_reg_rep_n_0_[0] ),
        .I1(\counter_reg_rep_n_0_[1] ),
        .I2(\counter_reg_rep_n_0_[2] ),
        .I3(\counter_reg_rep_n_0_[3] ),
        .I4(\counter_reg_rep_n_0_[4] ),
        .I5(\counter_reg_rep_n_0_[5] ),
        .O(g1_b9__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_10__3
       (.I0(Q[10]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_10__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_11__3
       (.I0(Q[9]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_11__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_12__3
       (.I0(Q[8]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_12__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_13__3
       (.I0(Q[7]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_13__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_14__3
       (.I0(Q[6]),
        .I1(inc_by_2sC_r[6]),
        .I2(updown),
        .I3(dg_inc_r),
        .O(overflow_r_i_14__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_15__3
       (.I0(Q[5]),
        .I1(inc_by_2sC_r[5]),
        .I2(updown),
        .I3(\counter_reg[7]_6 ),
        .O(overflow_r_i_15__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_16__3
       (.I0(Q[4]),
        .I1(inc_by_2sC_r[4]),
        .I2(updown),
        .I3(\counter_reg[7]_5 ),
        .O(overflow_r_i_16__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_17__3
       (.I0(Q[3]),
        .I1(inc_by_2sC_r[3]),
        .I2(updown),
        .I3(\counter_reg[7]_4 ),
        .O(overflow_r_i_17__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_18__3
       (.I0(Q[2]),
        .I1(inc_by_2sC_r[2]),
        .I2(updown),
        .I3(\counter_reg[7]_3 ),
        .O(overflow_r_i_18__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_19__3
       (.I0(Q[1]),
        .I1(inc_by_2sC_r[1]),
        .I2(updown),
        .I3(\counter_reg[7]_2 ),
        .O(overflow_r_i_19__3_n_0));
  LUT4 #(
    .INIT(16'h56A6)) 
    overflow_r_i_20__3
       (.I0(Q[0]),
        .I1(inc_by_2sC_r[0]),
        .I2(updown),
        .I3(\counter_reg[7]_1 ),
        .O(overflow_r_i_20__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_5__3
       (.I0(Q[15]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_5__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_6__3
       (.I0(Q[14]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_6__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_7__3
       (.I0(Q[13]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_7__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_8__3
       (.I0(Q[12]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_8__3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    overflow_r_i_9__3
       (.I0(Q[11]),
        .I1(updown),
        .I2(\counter_reg[7]_7 ),
        .O(overflow_r_i_9__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    overflow_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(overflow),
        .Q(overflow_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_1__3
       (.CI(overflow_r_reg_i_2__3_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_overflow_r_reg_i_1__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_overflow_r_reg_i_1__3_O_UNCONNECTED[7:1],overflow}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,overflow_r_reg_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_2__3
       (.CI(overflow_r_reg_i_4__3_n_0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_2__3_n_0,overflow_r_reg_i_2__3_n_1,overflow_r_reg_i_2__3_n_2,overflow_r_reg_i_2__3_n_3,overflow_r_reg_i_2__3_n_4,overflow_r_reg_i_2__3_n_5,overflow_r_reg_i_2__3_n_6,overflow_r_reg_i_2__3_n_7}),
        .DI(Q[15:8]),
        .O(NLW_overflow_r_reg_i_2__3_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_5__3_n_0,overflow_r_i_6__3_n_0,overflow_r_i_7__3_n_0,overflow_r_i_8__3_n_0,overflow_r_i_9__3_n_0,overflow_r_i_10__3_n_0,overflow_r_i_11__3_n_0,overflow_r_i_12__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 overflow_r_reg_i_4__3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({overflow_r_reg_i_4__3_n_0,overflow_r_reg_i_4__3_n_1,overflow_r_reg_i_4__3_n_2,overflow_r_reg_i_4__3_n_3,overflow_r_reg_i_4__3_n_4,overflow_r_reg_i_4__3_n_5,overflow_r_reg_i_4__3_n_6,overflow_r_reg_i_4__3_n_7}),
        .DI(Q[7:0]),
        .O(NLW_overflow_r_reg_i_4__3_O_UNCONNECTED[7:0]),
        .S({overflow_r_i_13__3_n_0,overflow_r_i_14__3_n_0,overflow_r_i_15__3_n_0,overflow_r_i_16__3_n_0,overflow_r_i_17__3_n_0,overflow_r_i_18__3_n_0,overflow_r_i_19__3_n_0,overflow_r_i_20__3_n_0}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \pause[0]_i_1__3 
       (.I0(p_0_in[1]),
        .I1(\pause_reg_n_0_[2] ),
        .I2(p_0_in[2]),
        .I3(\pause_reg[0]_0 ),
        .I4(\pause_reg[0]_1 ),
        .I5(overflow_r),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[0] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[1] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pause_reg[2] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\pause_reg_n_0_[2] ),
        .R(1'b0));
  project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_19 sine0_lut
       (.Q(\counter_reg_rep[6]_0 ),
        .\counter_reg_rep[6] (\counter_reg_rep[6]_1 ),
        .\counter_reg_rep[6]_0 (\counter_reg_rep[6]_2 ),
        .\counter_reg_rep[6]_1 (\counter_reg_rep[6]_3 ),
        .\counter_reg_rep[6]_10 (\counter_reg_rep[6]_12 ),
        .\counter_reg_rep[6]_11 (\counter_reg_rep[6]_13 ),
        .\counter_reg_rep[6]_12 (\counter_reg_rep[6]_14 ),
        .\counter_reg_rep[6]_13 (\counter_reg_rep[6]_15 ),
        .\counter_reg_rep[6]_2 (\counter_reg_rep[6]_4 ),
        .\counter_reg_rep[6]_3 (\counter_reg_rep[6]_5 ),
        .\counter_reg_rep[6]_4 (\counter_reg_rep[6]_6 ),
        .\counter_reg_rep[6]_5 (\counter_reg_rep[6]_7 ),
        .\counter_reg_rep[6]_6 (\counter_reg_rep[6]_8 ),
        .\counter_reg_rep[6]_7 (\counter_reg_rep[6]_9 ),
        .\counter_reg_rep[6]_8 (\counter_reg_rep[6]_10 ),
        .\counter_reg_rep[6]_9 (\counter_reg_rep[6]_11 ),
        .\dg_out_r_reg[0] (g0_b0__3_n_0),
        .\dg_out_r_reg[0]_0 (g1_b0__3_n_0),
        .\dg_out_r_reg[10] (g0_b10__3_n_0),
        .\dg_out_r_reg[10]_0 (g1_b10__3_n_0),
        .\dg_out_r_reg[11] (g0_b11__3_n_0),
        .\dg_out_r_reg[11]_0 (g1_b11__3_n_0),
        .\dg_out_r_reg[12] (g0_b12__3_n_0),
        .\dg_out_r_reg[12]_0 (g1_b12__3_n_0),
        .\dg_out_r_reg[13] (g0_b13__3_n_0),
        .\dg_out_r_reg[13]_0 (g1_b13__3_n_0),
        .\dg_out_r_reg[14] (g0_b14__3_n_0),
        .\dg_out_r_reg[14]_0 (g1_b14__3_n_0),
        .\dg_out_r_reg[1] (g0_b1__3_n_0),
        .\dg_out_r_reg[1]_0 (g1_b1__3_n_0),
        .\dg_out_r_reg[2] (g0_b2__3_n_0),
        .\dg_out_r_reg[2]_0 (g1_b2__3_n_0),
        .\dg_out_r_reg[3] (g0_b3__3_n_0),
        .\dg_out_r_reg[3]_0 (g1_b3__3_n_0),
        .\dg_out_r_reg[4] (g0_b4__3_n_0),
        .\dg_out_r_reg[4]_0 (g1_b4__3_n_0),
        .\dg_out_r_reg[5] (g0_b5__3_n_0),
        .\dg_out_r_reg[5]_0 (g1_b5__3_n_0),
        .\dg_out_r_reg[6] (g0_b6__3_n_0),
        .\dg_out_r_reg[6]_0 (g1_b6__3_n_0),
        .\dg_out_r_reg[7] (g0_b7__3_n_0),
        .\dg_out_r_reg[7]_0 (g1_b7__3_n_0),
        .\dg_out_r_reg[8] (g0_b8__3_n_0),
        .\dg_out_r_reg[8]_0 (g1_b8__3_n_0),
        .\dg_out_r_reg[9] (g0_b9__3_n_0),
        .\dg_out_r_reg[9]_0 (g1_b9__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    updown_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(updown_reg_0),
        .Q(updown),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dg_slice" *) 
module project_1_dac_source_i_0_dg_slice
   (\dg_inc_r_reg[5] ,
    \dg_type_r_reg[3] ,
    \dg_control_r_reg[1] ,
    \dg_type_r_reg[1]_rep ,
    m00_tvalid,
    m00_tdata,
    m00_dg_inc,
    m0_axis_clock,
    dac00_dg_type_0,
    m00_dg_control,
    inc_by_2sC,
    \inc_by_2sC_r_reg[16]_rep__0 ,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    m00_tready,
    dac00_dg_init_0,
    \dg_modify_r_reg[15] ,
    \pause_reg[0] );
  output [5:0]\dg_inc_r_reg[5] ;
  output [1:0]\dg_type_r_reg[3] ;
  output [1:0]\dg_control_r_reg[1] ;
  output \dg_type_r_reg[1]_rep ;
  output m00_tvalid;
  output [255:0]m00_tdata;
  input [6:0]m00_dg_inc;
  input m0_axis_clock;
  input [3:0]dac00_dg_type_0;
  input [3:0]m00_dg_control;
  input [4:0]inc_by_2sC;
  input \inc_by_2sC_r_reg[16]_rep__0 ;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input m00_tready;
  input [255:0]dac00_dg_init_0;
  input \dg_modify_r_reg[15] ;
  input \pause_reg[0] ;

  wire [15:0]counter;
  wire [15:0]counter_1;
  wire [15:0]counter_10;
  wire [15:0]counter_13;
  wire [15:0]counter_4;
  wire [15:0]counter_44;
  wire [15:0]counter_47;
  wire [15:0]counter_50;
  wire [15:0]counter_53;
  wire [15:0]counter_56;
  wire [15:0]counter_59;
  wire [15:0]counter_62;
  wire [15:0]counter_65;
  wire [15:0]counter_68;
  wire [15:0]counter_7;
  wire [255:0]dac00_dg_init_0;
  wire [3:0]dac00_dg_type_0;
  wire \dg_cell[0].dg_cell_i_n_18 ;
  wire \dg_cell[0].dg_cell_i_n_19 ;
  wire \dg_cell[0].dg_cell_i_n_20 ;
  wire \dg_cell[0].dg_cell_i_n_21 ;
  wire \dg_cell[0].dg_cell_i_n_22 ;
  wire \dg_cell[0].dg_cell_i_n_23 ;
  wire \dg_cell[0].dg_cell_i_n_24 ;
  wire \dg_cell[0].dg_cell_i_n_25 ;
  wire \dg_cell[0].dg_cell_i_n_26 ;
  wire \dg_cell[0].dg_cell_i_n_27 ;
  wire \dg_cell[0].dg_cell_i_n_28 ;
  wire \dg_cell[0].dg_cell_i_n_29 ;
  wire \dg_cell[0].dg_cell_i_n_30 ;
  wire \dg_cell[0].dg_cell_i_n_31 ;
  wire \dg_cell[0].dg_cell_i_n_32 ;
  wire \dg_cell[0].dg_cell_i_n_33 ;
  wire \dg_cell[10].dg_cell_i_n_18 ;
  wire \dg_cell[10].dg_cell_i_n_19 ;
  wire \dg_cell[10].dg_cell_i_n_20 ;
  wire \dg_cell[10].dg_cell_i_n_21 ;
  wire \dg_cell[10].dg_cell_i_n_22 ;
  wire \dg_cell[10].dg_cell_i_n_23 ;
  wire \dg_cell[10].dg_cell_i_n_24 ;
  wire \dg_cell[10].dg_cell_i_n_25 ;
  wire \dg_cell[10].dg_cell_i_n_26 ;
  wire \dg_cell[10].dg_cell_i_n_27 ;
  wire \dg_cell[10].dg_cell_i_n_28 ;
  wire \dg_cell[10].dg_cell_i_n_29 ;
  wire \dg_cell[10].dg_cell_i_n_30 ;
  wire \dg_cell[10].dg_cell_i_n_31 ;
  wire \dg_cell[10].dg_cell_i_n_32 ;
  wire \dg_cell[10].dg_cell_i_n_33 ;
  wire \dg_cell[11].dg_cell_i_n_18 ;
  wire \dg_cell[11].dg_cell_i_n_19 ;
  wire \dg_cell[11].dg_cell_i_n_20 ;
  wire \dg_cell[11].dg_cell_i_n_21 ;
  wire \dg_cell[11].dg_cell_i_n_22 ;
  wire \dg_cell[11].dg_cell_i_n_23 ;
  wire \dg_cell[11].dg_cell_i_n_24 ;
  wire \dg_cell[11].dg_cell_i_n_25 ;
  wire \dg_cell[11].dg_cell_i_n_26 ;
  wire \dg_cell[11].dg_cell_i_n_27 ;
  wire \dg_cell[11].dg_cell_i_n_28 ;
  wire \dg_cell[11].dg_cell_i_n_29 ;
  wire \dg_cell[11].dg_cell_i_n_30 ;
  wire \dg_cell[11].dg_cell_i_n_31 ;
  wire \dg_cell[11].dg_cell_i_n_32 ;
  wire \dg_cell[11].dg_cell_i_n_33 ;
  wire \dg_cell[12].dg_cell_i_n_18 ;
  wire \dg_cell[12].dg_cell_i_n_19 ;
  wire \dg_cell[12].dg_cell_i_n_20 ;
  wire \dg_cell[12].dg_cell_i_n_21 ;
  wire \dg_cell[12].dg_cell_i_n_22 ;
  wire \dg_cell[12].dg_cell_i_n_23 ;
  wire \dg_cell[12].dg_cell_i_n_24 ;
  wire \dg_cell[12].dg_cell_i_n_25 ;
  wire \dg_cell[12].dg_cell_i_n_26 ;
  wire \dg_cell[12].dg_cell_i_n_27 ;
  wire \dg_cell[12].dg_cell_i_n_28 ;
  wire \dg_cell[12].dg_cell_i_n_29 ;
  wire \dg_cell[12].dg_cell_i_n_30 ;
  wire \dg_cell[12].dg_cell_i_n_31 ;
  wire \dg_cell[12].dg_cell_i_n_32 ;
  wire \dg_cell[12].dg_cell_i_n_33 ;
  wire \dg_cell[13].dg_cell_i_n_18 ;
  wire \dg_cell[13].dg_cell_i_n_19 ;
  wire \dg_cell[13].dg_cell_i_n_20 ;
  wire \dg_cell[13].dg_cell_i_n_21 ;
  wire \dg_cell[13].dg_cell_i_n_22 ;
  wire \dg_cell[13].dg_cell_i_n_23 ;
  wire \dg_cell[13].dg_cell_i_n_24 ;
  wire \dg_cell[13].dg_cell_i_n_25 ;
  wire \dg_cell[13].dg_cell_i_n_26 ;
  wire \dg_cell[13].dg_cell_i_n_27 ;
  wire \dg_cell[13].dg_cell_i_n_28 ;
  wire \dg_cell[13].dg_cell_i_n_29 ;
  wire \dg_cell[13].dg_cell_i_n_30 ;
  wire \dg_cell[13].dg_cell_i_n_31 ;
  wire \dg_cell[13].dg_cell_i_n_32 ;
  wire \dg_cell[13].dg_cell_i_n_33 ;
  wire \dg_cell[14].dg_cell_i_n_18 ;
  wire \dg_cell[14].dg_cell_i_n_19 ;
  wire \dg_cell[14].dg_cell_i_n_20 ;
  wire \dg_cell[14].dg_cell_i_n_21 ;
  wire \dg_cell[14].dg_cell_i_n_22 ;
  wire \dg_cell[14].dg_cell_i_n_23 ;
  wire \dg_cell[14].dg_cell_i_n_24 ;
  wire \dg_cell[14].dg_cell_i_n_25 ;
  wire \dg_cell[14].dg_cell_i_n_26 ;
  wire \dg_cell[14].dg_cell_i_n_27 ;
  wire \dg_cell[14].dg_cell_i_n_28 ;
  wire \dg_cell[14].dg_cell_i_n_29 ;
  wire \dg_cell[14].dg_cell_i_n_30 ;
  wire \dg_cell[14].dg_cell_i_n_31 ;
  wire \dg_cell[14].dg_cell_i_n_32 ;
  wire \dg_cell[14].dg_cell_i_n_33 ;
  wire \dg_cell[15].dg_cell_i_n_21 ;
  wire \dg_cell[15].dg_cell_i_n_22 ;
  wire \dg_cell[15].dg_cell_i_n_265 ;
  wire \dg_cell[15].dg_cell_i_n_267 ;
  wire \dg_cell[15].dg_cell_i_n_269 ;
  wire \dg_cell[15].dg_cell_i_n_271 ;
  wire \dg_cell[15].dg_cell_i_n_273 ;
  wire \dg_cell[15].dg_cell_i_n_275 ;
  wire \dg_cell[15].dg_cell_i_n_277 ;
  wire \dg_cell[15].dg_cell_i_n_279 ;
  wire \dg_cell[15].dg_cell_i_n_281 ;
  wire \dg_cell[15].dg_cell_i_n_283 ;
  wire \dg_cell[15].dg_cell_i_n_285 ;
  wire \dg_cell[15].dg_cell_i_n_287 ;
  wire \dg_cell[15].dg_cell_i_n_289 ;
  wire \dg_cell[15].dg_cell_i_n_291 ;
  wire \dg_cell[15].dg_cell_i_n_293 ;
  wire \dg_cell[1].dg_cell_i_n_18 ;
  wire \dg_cell[1].dg_cell_i_n_19 ;
  wire \dg_cell[1].dg_cell_i_n_20 ;
  wire \dg_cell[1].dg_cell_i_n_21 ;
  wire \dg_cell[1].dg_cell_i_n_22 ;
  wire \dg_cell[1].dg_cell_i_n_23 ;
  wire \dg_cell[1].dg_cell_i_n_24 ;
  wire \dg_cell[1].dg_cell_i_n_25 ;
  wire \dg_cell[1].dg_cell_i_n_26 ;
  wire \dg_cell[1].dg_cell_i_n_27 ;
  wire \dg_cell[1].dg_cell_i_n_28 ;
  wire \dg_cell[1].dg_cell_i_n_29 ;
  wire \dg_cell[1].dg_cell_i_n_30 ;
  wire \dg_cell[1].dg_cell_i_n_31 ;
  wire \dg_cell[1].dg_cell_i_n_32 ;
  wire \dg_cell[1].dg_cell_i_n_33 ;
  wire \dg_cell[2].dg_cell_i_n_18 ;
  wire \dg_cell[2].dg_cell_i_n_19 ;
  wire \dg_cell[2].dg_cell_i_n_20 ;
  wire \dg_cell[2].dg_cell_i_n_21 ;
  wire \dg_cell[2].dg_cell_i_n_22 ;
  wire \dg_cell[2].dg_cell_i_n_23 ;
  wire \dg_cell[2].dg_cell_i_n_24 ;
  wire \dg_cell[2].dg_cell_i_n_25 ;
  wire \dg_cell[2].dg_cell_i_n_26 ;
  wire \dg_cell[2].dg_cell_i_n_27 ;
  wire \dg_cell[2].dg_cell_i_n_28 ;
  wire \dg_cell[2].dg_cell_i_n_29 ;
  wire \dg_cell[2].dg_cell_i_n_30 ;
  wire \dg_cell[2].dg_cell_i_n_31 ;
  wire \dg_cell[2].dg_cell_i_n_32 ;
  wire \dg_cell[2].dg_cell_i_n_33 ;
  wire \dg_cell[3].dg_cell_i_n_18 ;
  wire \dg_cell[3].dg_cell_i_n_19 ;
  wire \dg_cell[3].dg_cell_i_n_20 ;
  wire \dg_cell[3].dg_cell_i_n_21 ;
  wire \dg_cell[3].dg_cell_i_n_22 ;
  wire \dg_cell[3].dg_cell_i_n_23 ;
  wire \dg_cell[3].dg_cell_i_n_24 ;
  wire \dg_cell[3].dg_cell_i_n_25 ;
  wire \dg_cell[3].dg_cell_i_n_26 ;
  wire \dg_cell[3].dg_cell_i_n_27 ;
  wire \dg_cell[3].dg_cell_i_n_28 ;
  wire \dg_cell[3].dg_cell_i_n_29 ;
  wire \dg_cell[3].dg_cell_i_n_30 ;
  wire \dg_cell[3].dg_cell_i_n_31 ;
  wire \dg_cell[3].dg_cell_i_n_32 ;
  wire \dg_cell[3].dg_cell_i_n_33 ;
  wire \dg_cell[4].dg_cell_i_n_18 ;
  wire \dg_cell[4].dg_cell_i_n_19 ;
  wire \dg_cell[4].dg_cell_i_n_20 ;
  wire \dg_cell[4].dg_cell_i_n_21 ;
  wire \dg_cell[4].dg_cell_i_n_22 ;
  wire \dg_cell[4].dg_cell_i_n_23 ;
  wire \dg_cell[4].dg_cell_i_n_24 ;
  wire \dg_cell[4].dg_cell_i_n_25 ;
  wire \dg_cell[4].dg_cell_i_n_26 ;
  wire \dg_cell[4].dg_cell_i_n_27 ;
  wire \dg_cell[4].dg_cell_i_n_28 ;
  wire \dg_cell[4].dg_cell_i_n_29 ;
  wire \dg_cell[4].dg_cell_i_n_30 ;
  wire \dg_cell[4].dg_cell_i_n_31 ;
  wire \dg_cell[4].dg_cell_i_n_32 ;
  wire \dg_cell[4].dg_cell_i_n_33 ;
  wire \dg_cell[5].dg_cell_i_n_18 ;
  wire \dg_cell[5].dg_cell_i_n_19 ;
  wire \dg_cell[5].dg_cell_i_n_20 ;
  wire \dg_cell[5].dg_cell_i_n_21 ;
  wire \dg_cell[5].dg_cell_i_n_22 ;
  wire \dg_cell[5].dg_cell_i_n_23 ;
  wire \dg_cell[5].dg_cell_i_n_24 ;
  wire \dg_cell[5].dg_cell_i_n_25 ;
  wire \dg_cell[5].dg_cell_i_n_26 ;
  wire \dg_cell[5].dg_cell_i_n_27 ;
  wire \dg_cell[5].dg_cell_i_n_28 ;
  wire \dg_cell[5].dg_cell_i_n_29 ;
  wire \dg_cell[5].dg_cell_i_n_30 ;
  wire \dg_cell[5].dg_cell_i_n_31 ;
  wire \dg_cell[5].dg_cell_i_n_32 ;
  wire \dg_cell[5].dg_cell_i_n_33 ;
  wire \dg_cell[6].dg_cell_i_n_18 ;
  wire \dg_cell[6].dg_cell_i_n_19 ;
  wire \dg_cell[6].dg_cell_i_n_20 ;
  wire \dg_cell[6].dg_cell_i_n_21 ;
  wire \dg_cell[6].dg_cell_i_n_22 ;
  wire \dg_cell[6].dg_cell_i_n_23 ;
  wire \dg_cell[6].dg_cell_i_n_24 ;
  wire \dg_cell[6].dg_cell_i_n_25 ;
  wire \dg_cell[6].dg_cell_i_n_26 ;
  wire \dg_cell[6].dg_cell_i_n_27 ;
  wire \dg_cell[6].dg_cell_i_n_28 ;
  wire \dg_cell[6].dg_cell_i_n_29 ;
  wire \dg_cell[6].dg_cell_i_n_30 ;
  wire \dg_cell[6].dg_cell_i_n_31 ;
  wire \dg_cell[6].dg_cell_i_n_32 ;
  wire \dg_cell[6].dg_cell_i_n_33 ;
  wire \dg_cell[7].dg_cell_i_n_18 ;
  wire \dg_cell[7].dg_cell_i_n_19 ;
  wire \dg_cell[7].dg_cell_i_n_20 ;
  wire \dg_cell[7].dg_cell_i_n_21 ;
  wire \dg_cell[7].dg_cell_i_n_22 ;
  wire \dg_cell[7].dg_cell_i_n_23 ;
  wire \dg_cell[7].dg_cell_i_n_24 ;
  wire \dg_cell[7].dg_cell_i_n_25 ;
  wire \dg_cell[7].dg_cell_i_n_26 ;
  wire \dg_cell[7].dg_cell_i_n_27 ;
  wire \dg_cell[7].dg_cell_i_n_28 ;
  wire \dg_cell[7].dg_cell_i_n_29 ;
  wire \dg_cell[7].dg_cell_i_n_30 ;
  wire \dg_cell[7].dg_cell_i_n_31 ;
  wire \dg_cell[7].dg_cell_i_n_32 ;
  wire \dg_cell[7].dg_cell_i_n_33 ;
  wire \dg_cell[8].dg_cell_i_n_18 ;
  wire \dg_cell[8].dg_cell_i_n_19 ;
  wire \dg_cell[8].dg_cell_i_n_20 ;
  wire \dg_cell[8].dg_cell_i_n_21 ;
  wire \dg_cell[8].dg_cell_i_n_22 ;
  wire \dg_cell[8].dg_cell_i_n_23 ;
  wire \dg_cell[8].dg_cell_i_n_24 ;
  wire \dg_cell[8].dg_cell_i_n_25 ;
  wire \dg_cell[8].dg_cell_i_n_26 ;
  wire \dg_cell[8].dg_cell_i_n_27 ;
  wire \dg_cell[8].dg_cell_i_n_28 ;
  wire \dg_cell[8].dg_cell_i_n_29 ;
  wire \dg_cell[8].dg_cell_i_n_30 ;
  wire \dg_cell[8].dg_cell_i_n_31 ;
  wire \dg_cell[8].dg_cell_i_n_32 ;
  wire \dg_cell[8].dg_cell_i_n_33 ;
  wire \dg_cell[9].dg_cell_i_n_18 ;
  wire \dg_cell[9].dg_cell_i_n_19 ;
  wire \dg_cell[9].dg_cell_i_n_20 ;
  wire \dg_cell[9].dg_cell_i_n_21 ;
  wire \dg_cell[9].dg_cell_i_n_22 ;
  wire \dg_cell[9].dg_cell_i_n_23 ;
  wire \dg_cell[9].dg_cell_i_n_24 ;
  wire \dg_cell[9].dg_cell_i_n_25 ;
  wire \dg_cell[9].dg_cell_i_n_26 ;
  wire \dg_cell[9].dg_cell_i_n_27 ;
  wire \dg_cell[9].dg_cell_i_n_28 ;
  wire \dg_cell[9].dg_cell_i_n_29 ;
  wire \dg_cell[9].dg_cell_i_n_30 ;
  wire \dg_cell[9].dg_cell_i_n_31 ;
  wire \dg_cell[9].dg_cell_i_n_32 ;
  wire \dg_cell[9].dg_cell_i_n_33 ;
  wire [3:2]dg_control_r;
  wire [1:0]\dg_control_r_reg[1] ;
  wire [15:15]dg_enable_int;
  wire \dg_enable_int_reg[15]_rep__0_n_0 ;
  wire \dg_enable_int_reg[15]_rep__1_n_0 ;
  wire \dg_enable_int_reg[15]_rep_n_0 ;
  wire [6:6]dg_inc_r;
  wire [5:0]\dg_inc_r_reg[5] ;
  wire \dg_modify_r_reg[15] ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_type_r_reg[1]_rep ;
  wire [1:0]\dg_type_r_reg[3] ;
  wire [4:0]inc_by_2sC;
  wire [16:0]inc_by_2sC_r;
  wire \inc_by_2sC_r_reg[16]_rep__0 ;
  wire [16:16]inc_by_sel;
  wire [16:16]inc_by_sel_15;
  wire [16:16]inc_by_sel_16;
  wire [16:16]inc_by_sel_17;
  wire [16:16]inc_by_sel_18;
  wire [16:16]inc_by_sel_19;
  wire [16:16]inc_by_sel_20;
  wire [16:16]inc_by_sel_21;
  wire [16:16]inc_by_sel_22;
  wire [16:16]inc_by_sel_23;
  wire [16:16]inc_by_sel_24;
  wire [16:16]inc_by_sel_25;
  wire [16:16]inc_by_sel_26;
  wire [16:16]inc_by_sel_27;
  wire [16:16]inc_by_sel_28;
  wire [3:0]m00_dg_control;
  wire [6:0]m00_dg_inc;
  wire [255:0]m00_tdata;
  wire m00_tready;
  wire m00_tvalid;
  wire m0_axis_clock;
  wire [15:0]p_1_in;
  wire [15:0]p_1_in_29;
  wire [15:0]p_1_in_30;
  wire [15:0]p_1_in_31;
  wire [15:0]p_1_in_32;
  wire [15:0]p_1_in_33;
  wire [15:0]p_1_in_34;
  wire [15:0]p_1_in_35;
  wire [15:0]p_1_in_36;
  wire [15:0]p_1_in_37;
  wire [15:0]p_1_in_38;
  wire [15:0]p_1_in_39;
  wire [15:0]p_1_in_40;
  wire [15:0]p_1_in_41;
  wire [15:0]p_1_in_42;
  wire [0:0]pause;
  wire [0:0]pause_0;
  wire [0:0]pause_12;
  wire [0:0]pause_3;
  wire [0:0]pause_43;
  wire [0:0]pause_46;
  wire [0:0]pause_49;
  wire [0:0]pause_52;
  wire [0:0]pause_55;
  wire [0:0]pause_58;
  wire [0:0]pause_6;
  wire [0:0]pause_61;
  wire [0:0]pause_64;
  wire [0:0]pause_67;
  wire [0:0]pause_9;
  wire \pause_reg[0] ;
  wire updown;
  wire updown_11;
  wire updown_14;
  wire updown_2;
  wire updown_45;
  wire updown_48;
  wire updown_5;
  wire updown_51;
  wire updown_54;
  wire updown_57;
  wire updown_60;
  wire updown_63;
  wire updown_66;
  wire updown_69;
  wire updown_8;

  project_1_dac_source_i_0_dg_cell \dg_cell[0].dg_cell_i 
       (.D(pause),
        .Q(counter),
        .S(inc_by_sel_28),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep__1_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_0 (\dg_cell[0].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[0].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[0].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[0].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[0].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[0].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[0].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[0].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[0].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[0].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[0].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[0].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[0].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[0].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[0].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[0].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[15:0]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[15:0]),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_265 ));
  project_1_dac_source_i_0_dg_cell_0 \dg_cell[10].dg_cell_i 
       (.D(pause_0),
        .Q(counter_1),
        .S(inc_by_sel_18),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg_rep[6]_0 (\dg_cell[10].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[10].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[10].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[10].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[10].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[10].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[10].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[10].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[10].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[10].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[10].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[10].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[10].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[10].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[10].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[10].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[175:160]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_38),
        .inc_by_2sC_r({inc_by_2sC_r[16],inc_by_2sC_r[6:0]}),
        .m00_tdata(m00_tdata[175:160]),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_2),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_285 ));
  project_1_dac_source_i_0_dg_cell_1 \dg_cell[11].dg_cell_i 
       (.D(pause_3),
        .Q(counter_4),
        .S(inc_by_sel_17),
        .\counter_reg[7]_0 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [5]),
        .\counter_reg_rep[6]_0 (\dg_cell[11].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[11].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[11].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[11].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[11].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[11].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[11].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[11].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[11].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[11].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[11].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[11].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[11].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[11].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[11].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[11].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[191:176]),
        .dg_control_r(dg_control_r),
        .dg_enable_int(dg_enable_int),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_39),
        .inc_by_2sC_r({inc_by_2sC_r[16],inc_by_2sC_r[6:0]}),
        .m00_tdata(m00_tdata[191:176]),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_5),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_287 ));
  project_1_dac_source_i_0_dg_cell_2 \dg_cell[12].dg_cell_i 
       (.D(pause_6),
        .Q(counter_7),
        .S(inc_by_sel_16),
        .\counter_reg[7]_0 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [5]),
        .\counter_reg_rep[6]_0 (\dg_cell[12].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[12].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[12].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[12].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[12].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[12].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[12].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[12].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[12].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[12].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[12].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[12].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[12].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[12].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[12].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[12].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[207:192]),
        .dg_control_r(dg_control_r),
        .dg_enable_int(dg_enable_int),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_40),
        .inc_by_2sC_r({inc_by_2sC_r[16],inc_by_2sC_r[6:0]}),
        .m00_tdata(m00_tdata[207:192]),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_8),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_289 ));
  project_1_dac_source_i_0_dg_cell_3 \dg_cell[13].dg_cell_i 
       (.D(pause_9),
        .Q(counter_10),
        .S(inc_by_sel_15),
        .\counter_reg[7]_0 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [5]),
        .\counter_reg_rep[6]_0 (\dg_cell[13].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[13].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[13].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[13].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[13].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[13].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[13].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[13].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[13].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[13].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[13].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[13].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[13].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[13].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[13].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[13].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[223:208]),
        .dg_control_r(dg_control_r),
        .dg_enable_int(dg_enable_int),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_41),
        .inc_by_2sC_r({inc_by_2sC_r[16],inc_by_2sC_r[6:0]}),
        .m00_tdata(m00_tdata[223:208]),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_11),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_291 ));
  project_1_dac_source_i_0_dg_cell_4 \dg_cell[14].dg_cell_i 
       (.D(pause_12),
        .Q(counter_13),
        .S(inc_by_sel),
        .\counter_reg[7]_0 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [5]),
        .\counter_reg_rep[6]_0 (\dg_cell[14].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[14].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[14].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[14].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[14].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[14].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[14].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[14].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[14].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[14].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[14].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[14].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[14].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[14].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[14].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[14].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[239:224]),
        .dg_control_r(dg_control_r),
        .dg_enable_int(dg_enable_int),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_42),
        .inc_by_2sC_r({inc_by_2sC_r[16],inc_by_2sC_r[6:0]}),
        .m00_tdata(m00_tdata[239:224]),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_14),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_293 ));
  project_1_dac_source_i_0_dg_cell_5 \dg_cell[15].dg_cell_i 
       (.D(p_1_in_37),
        .Q(counter_13),
        .S(inc_by_sel_28),
        .\counter_reg_rep[6]_0 (p_1_in_42),
        .\counter_reg_rep[6]_1 (p_1_in_41),
        .\counter_reg_rep[6]_10 (p_1_in_31),
        .\counter_reg_rep[6]_11 (p_1_in_30),
        .\counter_reg_rep[6]_12 (p_1_in_29),
        .\counter_reg_rep[6]_13 (p_1_in),
        .\counter_reg_rep[6]_2 (p_1_in_40),
        .\counter_reg_rep[6]_3 (p_1_in_39),
        .\counter_reg_rep[6]_4 (p_1_in_38),
        .\counter_reg_rep[6]_5 (p_1_in_36),
        .\counter_reg_rep[6]_6 (p_1_in_35),
        .\counter_reg_rep[6]_7 (p_1_in_34),
        .\counter_reg_rep[6]_8 (p_1_in_33),
        .\counter_reg_rep[6]_9 (p_1_in_32),
        .dac00_dg_init_0(dac00_dg_init_0[255:240]),
        .dac00_dg_type_0(dac00_dg_type_0),
        .dg_control_r(dg_control_r),
        .\dg_control_r_reg[0]_0 (\dg_control_r_reg[1] [0]),
        .\dg_control_r_reg[1]_0 (\dg_control_r_reg[1] [1]),
        .dg_enable_int(dg_enable_int),
        .dg_inc_r(dg_inc_r),
        .\dg_inc_r_reg[0]_0 (\dg_inc_r_reg[5] [0]),
        .\dg_inc_r_reg[1]_0 (\dg_inc_r_reg[5] [1]),
        .\dg_inc_r_reg[2]_0 (\dg_inc_r_reg[5] [2]),
        .\dg_inc_r_reg[3]_0 (\dg_inc_r_reg[5] [3]),
        .\dg_inc_r_reg[4]_0 (\dg_inc_r_reg[5] [4]),
        .\dg_inc_r_reg[5]_0 (\dg_inc_r_reg[5] [5]),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_out_r_reg[0]_0 (\dg_out_r_reg[0] ),
        .\dg_out_r_reg[0]_1 (\dg_cell[14].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_10 (\dg_cell[6].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_11 (\dg_cell[5].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_12 (\dg_cell[4].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_13 (\dg_cell[3].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_14 (\dg_cell[2].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_15 (\dg_cell[1].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_16 (\dg_cell[0].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_2 (\dg_cell[13].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_3 (\dg_cell[12].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_4 (\dg_cell[11].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_5 (\dg_cell[10].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_6 (\dg_cell[9].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_7 (\dg_out_r_reg[0]_0 ),
        .\dg_out_r_reg[0]_8 (\dg_cell[8].dg_cell_i_n_19 ),
        .\dg_out_r_reg[0]_9 (\dg_cell[7].dg_cell_i_n_19 ),
        .\dg_out_r_reg[10]_0 (\dg_cell[14].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_1 (\dg_cell[13].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_10 (\dg_cell[4].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_11 (\dg_cell[3].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_12 (\dg_cell[2].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_13 (\dg_cell[1].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_14 (\dg_cell[0].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_2 (\dg_cell[12].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_3 (\dg_cell[11].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_4 (\dg_cell[10].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_5 (\dg_cell[9].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_6 (\dg_cell[8].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_7 (\dg_cell[7].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_8 (\dg_cell[6].dg_cell_i_n_29 ),
        .\dg_out_r_reg[10]_9 (\dg_cell[5].dg_cell_i_n_29 ),
        .\dg_out_r_reg[11]_0 (\dg_cell[14].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_1 (\dg_cell[13].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_10 (\dg_cell[4].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_11 (\dg_cell[3].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_12 (\dg_cell[2].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_13 (\dg_cell[1].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_14 (\dg_cell[0].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_2 (\dg_cell[12].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_3 (\dg_cell[11].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_4 (\dg_cell[10].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_5 (\dg_cell[9].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_6 (\dg_cell[8].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_7 (\dg_cell[7].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_8 (\dg_cell[6].dg_cell_i_n_30 ),
        .\dg_out_r_reg[11]_9 (\dg_cell[5].dg_cell_i_n_30 ),
        .\dg_out_r_reg[12]_0 (\dg_cell[14].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_1 (\dg_cell[13].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_10 (\dg_cell[4].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_11 (\dg_cell[3].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_12 (\dg_cell[2].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_13 (\dg_cell[1].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_14 (\dg_cell[0].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_2 (\dg_cell[12].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_3 (\dg_cell[11].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_4 (\dg_cell[10].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_5 (\dg_cell[9].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_6 (\dg_cell[8].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_7 (\dg_cell[7].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_8 (\dg_cell[6].dg_cell_i_n_31 ),
        .\dg_out_r_reg[12]_9 (\dg_cell[5].dg_cell_i_n_31 ),
        .\dg_out_r_reg[13]_0 (\dg_cell[14].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_1 (\dg_cell[13].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_10 (\dg_cell[4].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_11 (\dg_cell[3].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_12 (\dg_cell[2].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_13 (\dg_cell[1].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_14 (\dg_cell[0].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_2 (\dg_cell[12].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_3 (\dg_cell[11].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_4 (\dg_cell[10].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_5 (\dg_cell[9].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_6 (\dg_cell[8].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_7 (\dg_cell[7].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_8 (\dg_cell[6].dg_cell_i_n_32 ),
        .\dg_out_r_reg[13]_9 (\dg_cell[5].dg_cell_i_n_32 ),
        .\dg_out_r_reg[14]_0 (\dg_cell[14].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_1 (\dg_cell[13].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_10 (\dg_cell[4].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_11 (\dg_cell[3].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_12 (\dg_cell[2].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_13 (\dg_cell[1].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_14 (\dg_cell[0].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_2 (\dg_cell[12].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_3 (\dg_cell[11].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_4 (\dg_cell[10].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_5 (\dg_cell[9].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_6 (\dg_cell[8].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_7 (\dg_cell[7].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_8 (\dg_cell[6].dg_cell_i_n_33 ),
        .\dg_out_r_reg[14]_9 (\dg_cell[5].dg_cell_i_n_33 ),
        .\dg_out_r_reg[15]_0 (counter_10),
        .\dg_out_r_reg[15]_1 (counter_7),
        .\dg_out_r_reg[15]_10 (counter_50),
        .\dg_out_r_reg[15]_11 (counter_47),
        .\dg_out_r_reg[15]_12 (counter_44),
        .\dg_out_r_reg[15]_13 (counter),
        .\dg_out_r_reg[15]_14 (\dg_cell[0].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_15 (\dg_cell[1].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_16 (\dg_cell[2].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_17 (\dg_cell[3].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_18 (\dg_cell[4].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_19 (\dg_cell[5].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_2 (counter_4),
        .\dg_out_r_reg[15]_20 (\dg_cell[6].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_21 (\dg_cell[7].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_22 (\dg_cell[8].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_23 (\dg_cell[9].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_24 (\dg_cell[10].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_25 (\dg_cell[11].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_26 (\dg_cell[12].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_27 (\dg_cell[13].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_28 (\dg_cell[14].dg_cell_i_n_18 ),
        .\dg_out_r_reg[15]_3 (counter_1),
        .\dg_out_r_reg[15]_4 (counter_68),
        .\dg_out_r_reg[15]_5 (counter_65),
        .\dg_out_r_reg[15]_6 (counter_62),
        .\dg_out_r_reg[15]_7 (counter_59),
        .\dg_out_r_reg[15]_8 (counter_56),
        .\dg_out_r_reg[15]_9 (counter_53),
        .\dg_out_r_reg[1]_0 (\dg_cell[14].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_1 (\dg_cell[13].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_10 (\dg_cell[4].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_11 (\dg_cell[3].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_12 (\dg_cell[2].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_13 (\dg_cell[1].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_14 (\dg_cell[0].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_2 (\dg_cell[12].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_3 (\dg_cell[11].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_4 (\dg_cell[10].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_5 (\dg_cell[9].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_6 (\dg_cell[8].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_7 (\dg_cell[7].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_8 (\dg_cell[6].dg_cell_i_n_20 ),
        .\dg_out_r_reg[1]_9 (\dg_cell[5].dg_cell_i_n_20 ),
        .\dg_out_r_reg[2]_0 (\dg_cell[14].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_1 (\dg_cell[13].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_10 (\dg_cell[4].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_11 (\dg_cell[3].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_12 (\dg_cell[2].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_13 (\dg_cell[1].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_14 (\dg_cell[0].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_2 (\dg_cell[12].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_3 (\dg_cell[11].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_4 (\dg_cell[10].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_5 (\dg_cell[9].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_6 (\dg_cell[8].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_7 (\dg_cell[7].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_8 (\dg_cell[6].dg_cell_i_n_21 ),
        .\dg_out_r_reg[2]_9 (\dg_cell[5].dg_cell_i_n_21 ),
        .\dg_out_r_reg[3]_0 (\dg_cell[14].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_1 (\dg_cell[13].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_10 (\dg_cell[4].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_11 (\dg_cell[3].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_12 (\dg_cell[2].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_13 (\dg_cell[1].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_14 (\dg_cell[0].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_2 (\dg_cell[12].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_3 (\dg_cell[11].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_4 (\dg_cell[10].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_5 (\dg_cell[9].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_6 (\dg_cell[8].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_7 (\dg_cell[7].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_8 (\dg_cell[6].dg_cell_i_n_22 ),
        .\dg_out_r_reg[3]_9 (\dg_cell[5].dg_cell_i_n_22 ),
        .\dg_out_r_reg[4]_0 (\dg_cell[14].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_1 (\dg_cell[13].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_10 (\dg_cell[4].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_11 (\dg_cell[3].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_12 (\dg_cell[2].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_13 (\dg_cell[1].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_14 (\dg_cell[0].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_2 (\dg_cell[12].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_3 (\dg_cell[11].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_4 (\dg_cell[10].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_5 (\dg_cell[9].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_6 (\dg_cell[8].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_7 (\dg_cell[7].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_8 (\dg_cell[6].dg_cell_i_n_23 ),
        .\dg_out_r_reg[4]_9 (\dg_cell[5].dg_cell_i_n_23 ),
        .\dg_out_r_reg[5]_0 (\dg_cell[14].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_1 (\dg_cell[13].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_10 (\dg_cell[4].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_11 (\dg_cell[3].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_12 (\dg_cell[2].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_13 (\dg_cell[1].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_14 (\dg_cell[0].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_2 (\dg_cell[12].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_3 (\dg_cell[11].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_4 (\dg_cell[10].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_5 (\dg_cell[9].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_6 (\dg_cell[8].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_7 (\dg_cell[7].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_8 (\dg_cell[6].dg_cell_i_n_24 ),
        .\dg_out_r_reg[5]_9 (\dg_cell[5].dg_cell_i_n_24 ),
        .\dg_out_r_reg[6]_0 (\dg_cell[14].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_1 (\dg_cell[13].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_10 (\dg_cell[4].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_11 (\dg_cell[3].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_12 (\dg_cell[2].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_13 (\dg_cell[1].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_14 (\dg_cell[0].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_2 (\dg_cell[12].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_3 (\dg_cell[11].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_4 (\dg_cell[10].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_5 (\dg_cell[9].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_6 (\dg_cell[8].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_7 (\dg_cell[7].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_8 (\dg_cell[6].dg_cell_i_n_25 ),
        .\dg_out_r_reg[6]_9 (\dg_cell[5].dg_cell_i_n_25 ),
        .\dg_out_r_reg[7]_0 (\dg_cell[14].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_1 (\dg_cell[13].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_10 (\dg_cell[4].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_11 (\dg_cell[3].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_12 (\dg_cell[2].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_13 (\dg_cell[1].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_14 (\dg_cell[0].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_2 (\dg_cell[12].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_3 (\dg_cell[11].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_4 (\dg_cell[10].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_5 (\dg_cell[9].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_6 (\dg_cell[8].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_7 (\dg_cell[7].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_8 (\dg_cell[6].dg_cell_i_n_26 ),
        .\dg_out_r_reg[7]_9 (\dg_cell[5].dg_cell_i_n_26 ),
        .\dg_out_r_reg[8]_0 (\dg_cell[14].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_1 (\dg_cell[13].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_10 (\dg_cell[4].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_11 (\dg_cell[3].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_12 (\dg_cell[2].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_13 (\dg_cell[1].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_14 (\dg_cell[0].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_2 (\dg_cell[12].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_3 (\dg_cell[11].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_4 (\dg_cell[10].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_5 (\dg_cell[9].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_6 (\dg_cell[8].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_7 (\dg_cell[7].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_8 (\dg_cell[6].dg_cell_i_n_27 ),
        .\dg_out_r_reg[8]_9 (\dg_cell[5].dg_cell_i_n_27 ),
        .\dg_out_r_reg[9]_0 (\dg_cell[14].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_1 (\dg_cell[13].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_10 (\dg_cell[4].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_11 (\dg_cell[3].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_12 (\dg_cell[2].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_13 (\dg_cell[1].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_14 (\dg_cell[0].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_2 (\dg_cell[12].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_3 (\dg_cell[11].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_4 (\dg_cell[10].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_5 (\dg_cell[9].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_6 (\dg_cell[8].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_7 (\dg_cell[7].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_8 (\dg_cell[6].dg_cell_i_n_28 ),
        .\dg_out_r_reg[9]_9 (\dg_cell[5].dg_cell_i_n_28 ),
        .\dg_type_r_reg[0]_0 (\dg_cell[15].dg_cell_i_n_265 ),
        .\dg_type_r_reg[0]_1 (\dg_cell[15].dg_cell_i_n_267 ),
        .\dg_type_r_reg[0]_10 (\dg_cell[15].dg_cell_i_n_285 ),
        .\dg_type_r_reg[0]_11 (\dg_cell[15].dg_cell_i_n_287 ),
        .\dg_type_r_reg[0]_12 (\dg_cell[15].dg_cell_i_n_289 ),
        .\dg_type_r_reg[0]_13 (\dg_cell[15].dg_cell_i_n_291 ),
        .\dg_type_r_reg[0]_14 (\dg_cell[15].dg_cell_i_n_293 ),
        .\dg_type_r_reg[0]_2 (\dg_cell[15].dg_cell_i_n_269 ),
        .\dg_type_r_reg[0]_3 (\dg_cell[15].dg_cell_i_n_271 ),
        .\dg_type_r_reg[0]_4 (\dg_cell[15].dg_cell_i_n_273 ),
        .\dg_type_r_reg[0]_5 (\dg_cell[15].dg_cell_i_n_275 ),
        .\dg_type_r_reg[0]_6 (\dg_cell[15].dg_cell_i_n_277 ),
        .\dg_type_r_reg[0]_7 (\dg_cell[15].dg_cell_i_n_279 ),
        .\dg_type_r_reg[0]_8 (\dg_cell[15].dg_cell_i_n_281 ),
        .\dg_type_r_reg[0]_9 (\dg_cell[15].dg_cell_i_n_283 ),
        .\dg_type_r_reg[1]_rep_0 (\dg_type_r_reg[1]_rep ),
        .\dg_type_r_reg[2]_0 (\dg_type_r_reg[3] [0]),
        .\dg_type_r_reg[3]_0 (\dg_type_r_reg[3] [1]),
        .inc_by_2sC(inc_by_2sC),
        .inc_by_2sC_r({inc_by_2sC_r[16],inc_by_2sC_r[6:0]}),
        .\inc_by_2sC_r_reg[16]_0 (inc_by_sel_19),
        .\inc_by_2sC_r_reg[16]_1 (inc_by_sel_18),
        .\inc_by_2sC_r_reg[16]_2 (inc_by_sel_17),
        .\inc_by_2sC_r_reg[16]_3 (inc_by_sel_16),
        .\inc_by_2sC_r_reg[16]_4 (inc_by_sel_15),
        .\inc_by_2sC_r_reg[16]_5 (inc_by_sel),
        .\inc_by_2sC_r_reg[16]_rep_0 (\dg_cell[15].dg_cell_i_n_21 ),
        .\inc_by_2sC_r_reg[16]_rep_1 (inc_by_sel_26),
        .\inc_by_2sC_r_reg[16]_rep_2 (inc_by_sel_25),
        .\inc_by_2sC_r_reg[16]_rep_3 (inc_by_sel_24),
        .\inc_by_2sC_r_reg[16]_rep_4 (inc_by_sel_23),
        .\inc_by_2sC_r_reg[16]_rep_5 (inc_by_sel_22),
        .\inc_by_2sC_r_reg[16]_rep_6 (inc_by_sel_21),
        .\inc_by_2sC_r_reg[16]_rep_7 (inc_by_sel_20),
        .\inc_by_2sC_r_reg[16]_rep__0_0 (\dg_cell[15].dg_cell_i_n_22 ),
        .\inc_by_2sC_r_reg[16]_rep__0_1 (inc_by_sel_27),
        .\inc_by_2sC_r_reg[16]_rep__0_2 (\inc_by_2sC_r_reg[16]_rep__0 ),
        .m00_dg_control(m00_dg_control),
        .m00_dg_inc(m00_dg_inc),
        .m00_tdata(m00_tdata[255:240]),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0]_0 (\pause_reg[0] ),
        .updown(updown),
        .updown_0(updown_45),
        .updown_1(updown_48),
        .updown_10(updown_5),
        .updown_11(updown_8),
        .updown_12(updown_11),
        .updown_13(updown_14),
        .updown_2(updown_51),
        .updown_3(updown_54),
        .updown_4(updown_57),
        .updown_5(updown_60),
        .updown_6(updown_63),
        .updown_7(updown_66),
        .updown_8(updown_69),
        .updown_9(updown_2),
        .updown_reg_0(pause),
        .updown_reg_1(pause_43),
        .updown_reg_10(pause_0),
        .updown_reg_11(pause_3),
        .updown_reg_12(pause_6),
        .updown_reg_13(pause_9),
        .updown_reg_14(pause_12),
        .updown_reg_2(pause_46),
        .updown_reg_3(pause_49),
        .updown_reg_4(pause_52),
        .updown_reg_5(pause_55),
        .updown_reg_6(pause_58),
        .updown_reg_7(pause_61),
        .updown_reg_8(pause_64),
        .updown_reg_9(pause_67));
  project_1_dac_source_i_0_dg_cell_6 \dg_cell[1].dg_cell_i 
       (.D(pause_43),
        .Q(counter_44),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep__0_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_0 (\dg_cell[1].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[1].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[1].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[1].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[1].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[1].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[1].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[1].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[1].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[1].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[1].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[1].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[1].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[1].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[1].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[1].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[31:16]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_29),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[31:16]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_27),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_45),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_267 ));
  project_1_dac_source_i_0_dg_cell_7 \dg_cell[2].dg_cell_i 
       (.D(pause_46),
        .Q(counter_47),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep__0_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_0 (\dg_cell[2].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[2].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[2].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[2].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[2].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[2].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[2].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[2].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[2].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[2].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[2].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[2].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[2].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[2].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[2].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[2].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[47:32]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_30),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[47:32]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_26),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_48),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_269 ));
  project_1_dac_source_i_0_dg_cell_8 \dg_cell[3].dg_cell_i 
       (.D(pause_49),
        .Q(counter_50),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep__0_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_0 (\dg_cell[3].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[3].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[3].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[3].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[3].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[3].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[3].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[3].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[3].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[3].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[3].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[3].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[3].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[3].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[3].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[3].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[63:48]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_31),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[63:48]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_25),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_51),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_271 ));
  project_1_dac_source_i_0_dg_cell_9 \dg_cell[4].dg_cell_i 
       (.D(pause_52),
        .Q(counter_53),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep__0_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_0 (\dg_cell[4].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[4].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[4].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[4].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[4].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[4].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[4].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[4].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[4].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[4].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[4].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[4].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[4].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[4].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[4].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[4].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[79:64]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_32),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[79:64]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_24),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_54),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_273 ));
  project_1_dac_source_i_0_dg_cell_10 \dg_cell[5].dg_cell_i 
       (.D(pause_55),
        .Q(counter_56),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep__0_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_0 (\dg_cell[5].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[5].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[5].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[5].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[5].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[5].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[5].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[5].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[5].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[5].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[5].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[5].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[5].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[5].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[5].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[5].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[95:80]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_33),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[95:80]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_23),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_57),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_275 ));
  project_1_dac_source_i_0_dg_cell_11 \dg_cell[6].dg_cell_i 
       (.D(pause_58),
        .Q(counter_59),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_0 (\dg_cell[6].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[6].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[6].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[6].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[6].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[6].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[6].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[6].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[6].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[6].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[6].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[6].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[6].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[6].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[6].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[6].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[111:96]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_34),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[111:96]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_22),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_60),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_277 ));
  project_1_dac_source_i_0_dg_cell_12 \dg_cell[7].dg_cell_i 
       (.D(pause_61),
        .Q(counter_62),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_0 (\dg_cell[7].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[7].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[7].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[7].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[7].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[7].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[7].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[7].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[7].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[7].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[7].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[7].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[7].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[7].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[7].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[7].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[127:112]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_35),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[127:112]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_21),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_63),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_279 ));
  project_1_dac_source_i_0_dg_cell_13 \dg_cell[8].dg_cell_i 
       (.D(pause_64),
        .Q(counter_65),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg[7]_7 (\dg_cell[15].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_0 (\dg_cell[8].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[8].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[8].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[8].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[8].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[8].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[8].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[8].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[8].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[8].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[8].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[8].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[8].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[8].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[8].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[8].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[143:128]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_36),
        .inc_by_2sC_r(inc_by_2sC_r[6:0]),
        .m00_tdata(m00_tdata[143:128]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_20),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_66),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_281 ));
  project_1_dac_source_i_0_dg_cell_14 \dg_cell[9].dg_cell_i 
       (.D(pause_67),
        .Q(counter_68),
        .\counter_reg[7]_0 (\dg_enable_int_reg[15]_rep_n_0 ),
        .\counter_reg[7]_1 (\dg_inc_r_reg[5] [0]),
        .\counter_reg[7]_2 (\dg_inc_r_reg[5] [1]),
        .\counter_reg[7]_3 (\dg_inc_r_reg[5] [2]),
        .\counter_reg[7]_4 (\dg_inc_r_reg[5] [3]),
        .\counter_reg[7]_5 (\dg_inc_r_reg[5] [4]),
        .\counter_reg[7]_6 (\dg_inc_r_reg[5] [5]),
        .\counter_reg_rep[6]_0 (\dg_cell[9].dg_cell_i_n_18 ),
        .\counter_reg_rep[6]_1 (\dg_cell[9].dg_cell_i_n_19 ),
        .\counter_reg_rep[6]_10 (\dg_cell[9].dg_cell_i_n_28 ),
        .\counter_reg_rep[6]_11 (\dg_cell[9].dg_cell_i_n_29 ),
        .\counter_reg_rep[6]_12 (\dg_cell[9].dg_cell_i_n_30 ),
        .\counter_reg_rep[6]_13 (\dg_cell[9].dg_cell_i_n_31 ),
        .\counter_reg_rep[6]_14 (\dg_cell[9].dg_cell_i_n_32 ),
        .\counter_reg_rep[6]_15 (\dg_cell[9].dg_cell_i_n_33 ),
        .\counter_reg_rep[6]_2 (\dg_cell[9].dg_cell_i_n_20 ),
        .\counter_reg_rep[6]_3 (\dg_cell[9].dg_cell_i_n_21 ),
        .\counter_reg_rep[6]_4 (\dg_cell[9].dg_cell_i_n_22 ),
        .\counter_reg_rep[6]_5 (\dg_cell[9].dg_cell_i_n_23 ),
        .\counter_reg_rep[6]_6 (\dg_cell[9].dg_cell_i_n_24 ),
        .\counter_reg_rep[6]_7 (\dg_cell[9].dg_cell_i_n_25 ),
        .\counter_reg_rep[6]_8 (\dg_cell[9].dg_cell_i_n_26 ),
        .\counter_reg_rep[6]_9 (\dg_cell[9].dg_cell_i_n_27 ),
        .dac00_dg_init_0(dac00_dg_init_0[159:144]),
        .dg_control_r(dg_control_r),
        .dg_inc_r(dg_inc_r),
        .\dg_modify_r_reg[15]_0 (\dg_modify_r_reg[15] ),
        .\dg_modify_r_reg[15]_1 (\dg_control_r_reg[1] [1]),
        .\dg_modify_r_reg[15]_2 (\dg_control_r_reg[1] [0]),
        .\dg_out_r_reg[15]_0 (p_1_in_37),
        .inc_by_2sC_r({inc_by_2sC_r[16],inc_by_2sC_r[6:0]}),
        .m00_tdata(m00_tdata[159:144]),
        .m0_axis_clock(m0_axis_clock),
        .overflow_r_reg_0(inc_by_sel_19),
        .\pause_reg[0]_0 (\dg_type_r_reg[3] [0]),
        .\pause_reg[0]_1 (\pause_reg[0] ),
        .updown(updown_69),
        .updown_reg_0(\dg_cell[15].dg_cell_i_n_283 ));
  (* ORIG_CELL_NAME = "dg_enable_int_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_enable_int_reg[15] 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_tready),
        .Q(dg_enable_int),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_enable_int_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_enable_int_reg[15]_rep 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_tready),
        .Q(\dg_enable_int_reg[15]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_enable_int_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_enable_int_reg[15]_rep__0 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_tready),
        .Q(\dg_enable_int_reg[15]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "dg_enable_int_reg[15]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \dg_enable_int_reg[15]_rep__1 
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(m00_tready),
        .Q(\dg_enable_int_reg[15]_rep__1_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dg_tvalid_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(1'b1),
        .Q(m00_tvalid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_4 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_15
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_16
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_17
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_18
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_19
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_20
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_21
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_22
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_23
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_24
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_25
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_26
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_27
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_28
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_3 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_sine_wave_lut" *) 
module project_1_dac_source_i_0_exdes_rfdac_sine_wave_lut_29
   (\counter_reg_rep[6] ,
    \counter_reg_rep[6]_0 ,
    \counter_reg_rep[6]_1 ,
    \counter_reg_rep[6]_2 ,
    \counter_reg_rep[6]_3 ,
    \counter_reg_rep[6]_4 ,
    \counter_reg_rep[6]_5 ,
    \counter_reg_rep[6]_6 ,
    \counter_reg_rep[6]_7 ,
    \counter_reg_rep[6]_8 ,
    \counter_reg_rep[6]_9 ,
    \counter_reg_rep[6]_10 ,
    \counter_reg_rep[6]_11 ,
    \counter_reg_rep[6]_12 ,
    \counter_reg_rep[6]_13 ,
    Q,
    \dg_out_r_reg[0] ,
    \dg_out_r_reg[0]_0 ,
    \dg_out_r_reg[1] ,
    \dg_out_r_reg[1]_0 ,
    \dg_out_r_reg[2] ,
    \dg_out_r_reg[2]_0 ,
    \dg_out_r_reg[3] ,
    \dg_out_r_reg[3]_0 ,
    \dg_out_r_reg[4] ,
    \dg_out_r_reg[4]_0 ,
    \dg_out_r_reg[5] ,
    \dg_out_r_reg[5]_0 ,
    \dg_out_r_reg[6] ,
    \dg_out_r_reg[6]_0 ,
    \dg_out_r_reg[7] ,
    \dg_out_r_reg[7]_0 ,
    \dg_out_r_reg[8] ,
    \dg_out_r_reg[8]_0 ,
    \dg_out_r_reg[9] ,
    \dg_out_r_reg[9]_0 ,
    \dg_out_r_reg[10] ,
    \dg_out_r_reg[10]_0 ,
    \dg_out_r_reg[11] ,
    \dg_out_r_reg[11]_0 ,
    \dg_out_r_reg[12] ,
    \dg_out_r_reg[12]_0 ,
    \dg_out_r_reg[13] ,
    \dg_out_r_reg[13]_0 ,
    \dg_out_r_reg[14] ,
    \dg_out_r_reg[14]_0 );
  output \counter_reg_rep[6] ;
  output \counter_reg_rep[6]_0 ;
  output \counter_reg_rep[6]_1 ;
  output \counter_reg_rep[6]_2 ;
  output \counter_reg_rep[6]_3 ;
  output \counter_reg_rep[6]_4 ;
  output \counter_reg_rep[6]_5 ;
  output \counter_reg_rep[6]_6 ;
  output \counter_reg_rep[6]_7 ;
  output \counter_reg_rep[6]_8 ;
  output \counter_reg_rep[6]_9 ;
  output \counter_reg_rep[6]_10 ;
  output \counter_reg_rep[6]_11 ;
  output \counter_reg_rep[6]_12 ;
  output \counter_reg_rep[6]_13 ;
  input [0:0]Q;
  input \dg_out_r_reg[0] ;
  input \dg_out_r_reg[0]_0 ;
  input \dg_out_r_reg[1] ;
  input \dg_out_r_reg[1]_0 ;
  input \dg_out_r_reg[2] ;
  input \dg_out_r_reg[2]_0 ;
  input \dg_out_r_reg[3] ;
  input \dg_out_r_reg[3]_0 ;
  input \dg_out_r_reg[4] ;
  input \dg_out_r_reg[4]_0 ;
  input \dg_out_r_reg[5] ;
  input \dg_out_r_reg[5]_0 ;
  input \dg_out_r_reg[6] ;
  input \dg_out_r_reg[6]_0 ;
  input \dg_out_r_reg[7] ;
  input \dg_out_r_reg[7]_0 ;
  input \dg_out_r_reg[8] ;
  input \dg_out_r_reg[8]_0 ;
  input \dg_out_r_reg[9] ;
  input \dg_out_r_reg[9]_0 ;
  input \dg_out_r_reg[10] ;
  input \dg_out_r_reg[10]_0 ;
  input \dg_out_r_reg[11] ;
  input \dg_out_r_reg[11]_0 ;
  input \dg_out_r_reg[12] ;
  input \dg_out_r_reg[12]_0 ;
  input \dg_out_r_reg[13] ;
  input \dg_out_r_reg[13]_0 ;
  input \dg_out_r_reg[14] ;
  input \dg_out_r_reg[14]_0 ;

  wire [0:0]Q;
  wire \counter_reg_rep[6] ;
  wire \counter_reg_rep[6]_0 ;
  wire \counter_reg_rep[6]_1 ;
  wire \counter_reg_rep[6]_10 ;
  wire \counter_reg_rep[6]_11 ;
  wire \counter_reg_rep[6]_12 ;
  wire \counter_reg_rep[6]_13 ;
  wire \counter_reg_rep[6]_2 ;
  wire \counter_reg_rep[6]_3 ;
  wire \counter_reg_rep[6]_4 ;
  wire \counter_reg_rep[6]_5 ;
  wire \counter_reg_rep[6]_6 ;
  wire \counter_reg_rep[6]_7 ;
  wire \counter_reg_rep[6]_8 ;
  wire \counter_reg_rep[6]_9 ;
  wire \dg_out_r_reg[0] ;
  wire \dg_out_r_reg[0]_0 ;
  wire \dg_out_r_reg[10] ;
  wire \dg_out_r_reg[10]_0 ;
  wire \dg_out_r_reg[11] ;
  wire \dg_out_r_reg[11]_0 ;
  wire \dg_out_r_reg[12] ;
  wire \dg_out_r_reg[12]_0 ;
  wire \dg_out_r_reg[13] ;
  wire \dg_out_r_reg[13]_0 ;
  wire \dg_out_r_reg[14] ;
  wire \dg_out_r_reg[14]_0 ;
  wire \dg_out_r_reg[1] ;
  wire \dg_out_r_reg[1]_0 ;
  wire \dg_out_r_reg[2] ;
  wire \dg_out_r_reg[2]_0 ;
  wire \dg_out_r_reg[3] ;
  wire \dg_out_r_reg[3]_0 ;
  wire \dg_out_r_reg[4] ;
  wire \dg_out_r_reg[4]_0 ;
  wire \dg_out_r_reg[5] ;
  wire \dg_out_r_reg[5]_0 ;
  wire \dg_out_r_reg[6] ;
  wire \dg_out_r_reg[6]_0 ;
  wire \dg_out_r_reg[7] ;
  wire \dg_out_r_reg[7]_0 ;
  wire \dg_out_r_reg[8] ;
  wire \dg_out_r_reg[8]_0 ;
  wire \dg_out_r_reg[9] ;
  wire \dg_out_r_reg[9]_0 ;

  MUXF7 \dg_out_r_reg[0]_i_2 
       (.I0(\dg_out_r_reg[0] ),
        .I1(\dg_out_r_reg[0]_0 ),
        .O(\counter_reg_rep[6] ),
        .S(Q));
  MUXF7 \dg_out_r_reg[10]_i_2 
       (.I0(\dg_out_r_reg[10] ),
        .I1(\dg_out_r_reg[10]_0 ),
        .O(\counter_reg_rep[6]_9 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[11]_i_2 
       (.I0(\dg_out_r_reg[11] ),
        .I1(\dg_out_r_reg[11]_0 ),
        .O(\counter_reg_rep[6]_10 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[12]_i_2 
       (.I0(\dg_out_r_reg[12] ),
        .I1(\dg_out_r_reg[12]_0 ),
        .O(\counter_reg_rep[6]_11 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[13]_i_2 
       (.I0(\dg_out_r_reg[13] ),
        .I1(\dg_out_r_reg[13]_0 ),
        .O(\counter_reg_rep[6]_12 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[14]_i_4 
       (.I0(\dg_out_r_reg[14] ),
        .I1(\dg_out_r_reg[14]_0 ),
        .O(\counter_reg_rep[6]_13 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[1]_i_2 
       (.I0(\dg_out_r_reg[1] ),
        .I1(\dg_out_r_reg[1]_0 ),
        .O(\counter_reg_rep[6]_0 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[2]_i_2 
       (.I0(\dg_out_r_reg[2] ),
        .I1(\dg_out_r_reg[2]_0 ),
        .O(\counter_reg_rep[6]_1 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[3]_i_2 
       (.I0(\dg_out_r_reg[3] ),
        .I1(\dg_out_r_reg[3]_0 ),
        .O(\counter_reg_rep[6]_2 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[4]_i_2 
       (.I0(\dg_out_r_reg[4] ),
        .I1(\dg_out_r_reg[4]_0 ),
        .O(\counter_reg_rep[6]_3 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[5]_i_2 
       (.I0(\dg_out_r_reg[5] ),
        .I1(\dg_out_r_reg[5]_0 ),
        .O(\counter_reg_rep[6]_4 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[6]_i_2 
       (.I0(\dg_out_r_reg[6] ),
        .I1(\dg_out_r_reg[6]_0 ),
        .O(\counter_reg_rep[6]_5 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[7]_i_2 
       (.I0(\dg_out_r_reg[7] ),
        .I1(\dg_out_r_reg[7]_0 ),
        .O(\counter_reg_rep[6]_6 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[8]_i_2 
       (.I0(\dg_out_r_reg[8] ),
        .I1(\dg_out_r_reg[8]_0 ),
        .O(\counter_reg_rep[6]_7 ),
        .S(Q));
  MUXF7 \dg_out_r_reg[9]_i_2 
       (.I0(\dg_out_r_reg[9] ),
        .I1(\dg_out_r_reg[9]_0 ),
        .O(\counter_reg_rep[6]_8 ),
        .S(Q));
endmodule

(* ORIG_REF_NAME = "exdes_rfdac_src" *) 
module project_1_dac_source_i_0_exdes_rfdac_src
   (axi_awready_reg,
    s_axi_arready,
    axi_rvalid_reg,
    axi_bvalid_reg,
    m00_tdata,
    m00_tvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    m0_axis_clock,
    m00_tready,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_awaddr,
    s_axi_wdata);
  output axi_awready_reg;
  output s_axi_arready;
  output axi_rvalid_reg;
  output axi_bvalid_reg;
  output [255:0]m00_tdata;
  output m00_tvalid;
  output s_axi_wready;
  output [0:0]s_axi_bresp;
  output [15:0]s_axi_rdata;
  output [0:0]s_axi_rresp;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input m0_axis_clock;
  input m00_tready;
  input s_axi_aclk;
  input s_axi_wvalid;
  input [15:0]s_axi_araddr;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_wdata;

  wire axi_awready_reg;
  wire axi_bvalid_reg;
  wire axi_rvalid_reg;
  wire axis_resetn_rt_0;
  wire \dac00_dg_enable_0[15]_i_3_n_0 ;
  wire \dac00_dg_enable_0[15]_i_4_n_0 ;
  wire \dac00_dg_i_value_0[15]_i_3_n_0 ;
  wire \dac00_dg_inc_0[6]_i_3_n_0 ;
  wire \dac00_dg_init_0_0[15]_i_3_n_0 ;
  wire \dac00_dg_init_10_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_11_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_12_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_13_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_14_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_15_0[15]_i_3_n_0 ;
  wire \dac00_dg_init_1_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_2_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_3_0[15]_i_3_n_0 ;
  wire \dac00_dg_init_4_0[15]_i_3_n_0 ;
  wire \dac00_dg_init_5_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_6_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_7_0[15]_i_3_n_0 ;
  wire \dac00_dg_init_8_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_9_0[15]_i_2_n_0 ;
  wire \dac00_dg_mult_control_0[2]_i_3_n_0 ;
  wire \dac00_dg_q_value_0[15]_i_2_n_0 ;
  wire \dac00_dg_type_0[3]_i_3_n_0 ;
  wire \dac01_dg_enable_0[15]_i_3_n_0 ;
  wire \dac01_dg_init_13_0[15]_i_3_n_0 ;
  wire \dac01_dg_init_4_0[15]_i_3_n_0 ;
  wire \dac01_dg_init_8_0[15]_i_3_n_0 ;
  wire \dac01_dg_mult_control_0[2]_i_3_n_0 ;
  wire \dac02_dg_enable_0[15]_i_3_n_0 ;
  wire \dac02_dg_init_0_0[15]_i_3_n_0 ;
  wire \dac02_dg_init_13_0[15]_i_3_n_0 ;
  wire \dac02_dg_init_14_0[15]_i_3_n_0 ;
  wire \dac02_dg_init_2_0[15]_i_3_n_0 ;
  wire \dac03_dg_control_0[6]_i_3_n_0 ;
  wire \dac03_dg_enable_0[15]_i_2_n_0 ;
  wire \dac03_dg_init_8_0[15]_i_3_n_0 ;
  wire \dac03_dg_mult_control_0[2]_i_3_n_0 ;
  wire [1:0]\dg_cell[15].dg_cell_i/dg_control_r ;
  wire [5:0]\dg_cell[15].dg_cell_i/dg_inc_r ;
  wire [3:2]\dg_cell[15].dg_cell_i/dg_type_r ;
  wire [5:1]\dg_cell[15].dg_cell_i/inc_by_2sC ;
  wire \dg_modify_r[15]_i_2_n_0 ;
  wire \dg_out_r[14]_i_2__0__0_n_0 ;
  wire \dg_out_r[14]_i_2__13_n_0 ;
  wire dg_slice_00_n_10;
  wire \inc_by_2sC_r[6]_i_2_n_0 ;
  wire [3:0]m00_dg_control;
  wire [6:0]m00_dg_inc;
  wire [255:0]m00_dg_init_i;
  wire [3:0]m00_dg_type;
  wire [255:0]m00_tdata;
  wire m00_tready;
  wire m00_tvalid;
  wire m0_axis_clock;
  wire n_0_5011;
  wire n_0_5012;
  wire n_0_5013;
  wire n_0_5014;
  wire n_0_5015;
  wire n_0_5016;
  wire n_0_5017;
  wire n_0_5019;
  wire n_0_5020;
  wire n_0_5021;
  wire n_0_5022;
  wire n_0_5023;
  wire n_0_5025;
  wire n_0_5026;
  wire n_0_5027;
  wire n_0_5028;
  wire \pause[0]_i_2_n_0 ;
  wire rfdac_exdes_ctrl_i_n_17;
  wire rfdac_exdes_ctrl_i_n_18;
  wire rfdac_exdes_ctrl_i_n_19;
  wire rfdac_exdes_ctrl_i_n_20;
  wire rfdac_exdes_ctrl_i_n_21;
  wire rfdac_exdes_ctrl_i_n_4;
  wire rfdac_exdes_ctrl_i_n_5;
  wire rfdac_exdes_ctrl_i_n_6;
  wire rfdac_exdes_ctrl_i_n_7;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire [15:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire [15:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [11:2]slv_addr;
  wire \slv_rdata[15]_i_1__2_n_0 ;
  wire \slv_rdata[15]_i_5__2_n_0 ;
  wire \slv_rdata[2]_i_4__2_n_0 ;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__9 cdc_arstn_0i
       (.dest_clk(m0_axis_clock),
        .dest_out(axis_resetn_rt_0),
        .src_clk(1'b0),
        .src_in(s_axi_aresetn));
  LUT2 #(
    .INIT(4'hE)) 
    \dac00_dg_enable_0[15]_i_3 
       (.I0(slv_addr[11]),
        .I1(slv_addr[10]),
        .O(\dac00_dg_enable_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac00_dg_enable_0[15]_i_4 
       (.I0(rfdac_exdes_ctrl_i_n_19),
        .I1(rfdac_exdes_ctrl_i_n_20),
        .I2(slv_addr[6]),
        .I3(slv_addr[7]),
        .O(\dac00_dg_enable_0[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dac00_dg_i_value_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_5),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_18),
        .I3(slv_addr[4]),
        .O(\dac00_dg_i_value_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \dac00_dg_inc_0[6]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_18),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_inc_0[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \dac00_dg_init_0_0[15]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(slv_addr[6]),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_0_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dac00_dg_init_10_0[15]_i_2 
       (.I0(slv_addr[6]),
        .I1(rfdac_exdes_ctrl_i_n_4),
        .I2(slv_addr[5]),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_10_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac00_dg_init_11_0[15]_i_2 
       (.I0(slv_addr[5]),
        .I1(slv_addr[6]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_11_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dac00_dg_init_12_0[15]_i_2 
       (.I0(slv_addr[6]),
        .I1(rfdac_exdes_ctrl_i_n_4),
        .I2(slv_addr[5]),
        .I3(slv_addr[4]),
        .O(\dac00_dg_init_12_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac00_dg_init_13_0[15]_i_2 
       (.I0(slv_addr[4]),
        .I1(slv_addr[6]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[5]),
        .O(\dac00_dg_init_13_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac00_dg_init_14_0[15]_i_2 
       (.I0(slv_addr[4]),
        .I1(slv_addr[6]),
        .I2(slv_addr[5]),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_14_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac00_dg_init_15_0[15]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_15_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac00_dg_init_1_0[15]_i_2 
       (.I0(rfdac_exdes_ctrl_i_n_17),
        .I1(slv_addr[8]),
        .I2(rfdac_exdes_ctrl_i_n_21),
        .I3(slv_addr[7]),
        .O(\dac00_dg_init_1_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dac00_dg_init_2_0[15]_i_2 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_5),
        .I3(slv_addr[6]),
        .O(\dac00_dg_init_2_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dac00_dg_init_3_0[15]_i_3 
       (.I0(slv_addr[6]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_3_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dac00_dg_init_4_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_4),
        .I1(slv_addr[5]),
        .I2(slv_addr[4]),
        .I3(slv_addr[6]),
        .O(\dac00_dg_init_4_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dac00_dg_init_5_0[15]_i_2 
       (.I0(slv_addr[6]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[4]),
        .O(\dac00_dg_init_5_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dac00_dg_init_6_0[15]_i_2 
       (.I0(slv_addr[6]),
        .I1(slv_addr[5]),
        .I2(slv_addr[4]),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_6_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac00_dg_init_7_0[15]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[6]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_init_7_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dac00_dg_init_8_0[15]_i_2 
       (.I0(slv_addr[4]),
        .I1(rfdac_exdes_ctrl_i_n_4),
        .I2(slv_addr[5]),
        .I3(slv_addr[6]),
        .O(\dac00_dg_init_8_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dac00_dg_init_9_0[15]_i_2 
       (.I0(slv_addr[6]),
        .I1(slv_addr[3]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[5]),
        .O(\dac00_dg_init_9_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \dac00_dg_mult_control_0[2]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac00_dg_mult_control_0[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dac00_dg_q_value_0[15]_i_2 
       (.I0(rfdac_exdes_ctrl_i_n_4),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_5),
        .I3(slv_addr[4]),
        .O(\dac00_dg_q_value_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \dac00_dg_type_0[3]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_5),
        .I3(slv_addr[2]),
        .O(\dac00_dg_type_0[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac01_dg_enable_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_19),
        .I1(rfdac_exdes_ctrl_i_n_4),
        .I2(slv_addr[6]),
        .I3(slv_addr[7]),
        .O(\dac01_dg_enable_0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \dac01_dg_init_13_0[15]_i_3 
       (.I0(slv_addr[5]),
        .I1(slv_addr[4]),
        .O(\dac01_dg_init_13_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac01_dg_init_4_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_19),
        .I1(rfdac_exdes_ctrl_i_n_5),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[7]),
        .O(\dac01_dg_init_4_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac01_dg_init_8_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_19),
        .I1(slv_addr[4]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[7]),
        .O(\dac01_dg_init_8_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac01_dg_mult_control_0[2]_i_3 
       (.I0(slv_addr[8]),
        .I1(slv_addr[4]),
        .O(\dac01_dg_mult_control_0[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac02_dg_enable_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_4),
        .I1(slv_addr[8]),
        .I2(slv_addr[6]),
        .I3(slv_addr[7]),
        .O(\dac02_dg_enable_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac02_dg_init_0_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_5),
        .I1(slv_addr[8]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[7]),
        .O(\dac02_dg_init_0_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac02_dg_init_13_0[15]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[6]),
        .O(\dac02_dg_init_13_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac02_dg_init_14_0[15]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[5]),
        .I2(slv_addr[6]),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac02_dg_init_14_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac02_dg_init_2_0[15]_i_3 
       (.I0(slv_addr[4]),
        .I1(slv_addr[8]),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(slv_addr[7]),
        .O(\dac02_dg_init_2_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \dac03_dg_control_0[6]_i_3 
       (.I0(slv_addr[7]),
        .I1(slv_addr[6]),
        .I2(rfdac_exdes_ctrl_i_n_6),
        .I3(rfdac_exdes_ctrl_i_n_7),
        .I4(rfdac_exdes_ctrl_i_n_20),
        .I5(rfdac_exdes_ctrl_i_n_19),
        .O(\dac03_dg_control_0[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac03_dg_enable_0[15]_i_2 
       (.I0(rfdac_exdes_ctrl_i_n_4),
        .I1(rfdac_exdes_ctrl_i_n_5),
        .I2(slv_addr[6]),
        .I3(slv_addr[7]),
        .O(\dac03_dg_enable_0[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dac03_dg_init_8_0[15]_i_3 
       (.I0(rfdac_exdes_ctrl_i_n_4),
        .I1(slv_addr[4]),
        .I2(rfdac_exdes_ctrl_i_n_5),
        .I3(slv_addr[7]),
        .O(\dac03_dg_init_8_0[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dac03_dg_mult_control_0[2]_i_3 
       (.I0(slv_addr[4]),
        .I1(rfdac_exdes_ctrl_i_n_19),
        .I2(rfdac_exdes_ctrl_i_n_4),
        .I3(rfdac_exdes_ctrl_i_n_5),
        .O(\dac03_dg_mult_control_0[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dg_modify_r[15]_i_2 
       (.I0(\dg_cell[15].dg_cell_i/dg_control_r [1]),
        .I1(\dg_cell[15].dg_cell_i/dg_control_r [0]),
        .O(\dg_modify_r[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dg_out_r[14]_i_2__0__0 
       (.I0(\dg_cell[15].dg_cell_i/dg_type_r [2]),
        .I1(\dg_cell[15].dg_cell_i/dg_type_r [3]),
        .O(\dg_out_r[14]_i_2__0__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dg_out_r[14]_i_2__13 
       (.I0(\dg_cell[15].dg_cell_i/dg_type_r [2]),
        .I1(\dg_cell[15].dg_cell_i/dg_type_r [3]),
        .O(\dg_out_r[14]_i_2__13_n_0 ));
  project_1_dac_source_i_0_dg_slice dg_slice_00
       (.dac00_dg_init_0(m00_dg_init_i),
        .dac00_dg_type_0(m00_dg_type),
        .\dg_control_r_reg[1] (\dg_cell[15].dg_cell_i/dg_control_r ),
        .\dg_inc_r_reg[5] (\dg_cell[15].dg_cell_i/dg_inc_r ),
        .\dg_modify_r_reg[15] (\dg_modify_r[15]_i_2_n_0 ),
        .\dg_out_r_reg[0] (\dg_out_r[14]_i_2__0__0_n_0 ),
        .\dg_out_r_reg[0]_0 (\dg_out_r[14]_i_2__13_n_0 ),
        .\dg_type_r_reg[1]_rep (dg_slice_00_n_10),
        .\dg_type_r_reg[3] (\dg_cell[15].dg_cell_i/dg_type_r ),
        .inc_by_2sC(\dg_cell[15].dg_cell_i/inc_by_2sC ),
        .\inc_by_2sC_r_reg[16]_rep__0 (\inc_by_2sC_r[6]_i_2_n_0 ),
        .m00_dg_control(m00_dg_control),
        .m00_dg_inc(m00_dg_inc),
        .m00_tdata(m00_tdata),
        .m00_tready(m00_tready),
        .m00_tvalid(m00_tvalid),
        .m0_axis_clock(m0_axis_clock),
        .\pause_reg[0] (\pause[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5011
       (.I0(axis_resetn_rt_0),
        .O(n_0_5011));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5012
       (.I0(axis_resetn_rt_0),
        .O(n_0_5012));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5013
       (.I0(axis_resetn_rt_0),
        .O(n_0_5013));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5014
       (.I0(axis_resetn_rt_0),
        .O(n_0_5014));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5015
       (.I0(axis_resetn_rt_0),
        .O(n_0_5015));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5016
       (.I0(axis_resetn_rt_0),
        .O(n_0_5016));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5017
       (.I0(axis_resetn_rt_0),
        .O(n_0_5017));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5019
       (.I0(axis_resetn_rt_0),
        .O(n_0_5019));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5020
       (.I0(axis_resetn_rt_0),
        .O(n_0_5020));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5021
       (.I0(axis_resetn_rt_0),
        .O(n_0_5021));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5022
       (.I0(axis_resetn_rt_0),
        .O(n_0_5022));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5023
       (.I0(axis_resetn_rt_0),
        .O(n_0_5023));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5025
       (.I0(axis_resetn_rt_0),
        .O(n_0_5025));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5026
       (.I0(axis_resetn_rt_0),
        .O(n_0_5026));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5027
       (.I0(axis_resetn_rt_0),
        .O(n_0_5027));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_5028
       (.I0(axis_resetn_rt_0),
        .O(n_0_5028));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inc_by_2sC_r[1]_i_1 
       (.I0(\dg_cell[15].dg_cell_i/dg_inc_r [0]),
        .I1(\dg_cell[15].dg_cell_i/dg_inc_r [1]),
        .O(\dg_cell[15].dg_cell_i/inc_by_2sC [1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \inc_by_2sC_r[2]_i_1 
       (.I0(\dg_cell[15].dg_cell_i/dg_inc_r [2]),
        .I1(\dg_cell[15].dg_cell_i/dg_inc_r [1]),
        .I2(\dg_cell[15].dg_cell_i/dg_inc_r [0]),
        .O(\dg_cell[15].dg_cell_i/inc_by_2sC [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \inc_by_2sC_r[3]_i_1 
       (.I0(\dg_cell[15].dg_cell_i/dg_inc_r [3]),
        .I1(\dg_cell[15].dg_cell_i/dg_inc_r [0]),
        .I2(\dg_cell[15].dg_cell_i/dg_inc_r [1]),
        .I3(\dg_cell[15].dg_cell_i/dg_inc_r [2]),
        .O(\dg_cell[15].dg_cell_i/inc_by_2sC [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \inc_by_2sC_r[4]_i_1 
       (.I0(\dg_cell[15].dg_cell_i/dg_inc_r [4]),
        .I1(\dg_cell[15].dg_cell_i/dg_inc_r [2]),
        .I2(\dg_cell[15].dg_cell_i/dg_inc_r [1]),
        .I3(\dg_cell[15].dg_cell_i/dg_inc_r [0]),
        .I4(\dg_cell[15].dg_cell_i/dg_inc_r [3]),
        .O(\dg_cell[15].dg_cell_i/inc_by_2sC [4]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \inc_by_2sC_r[5]_i_1 
       (.I0(\dg_cell[15].dg_cell_i/dg_inc_r [5]),
        .I1(\dg_cell[15].dg_cell_i/dg_inc_r [3]),
        .I2(\dg_cell[15].dg_cell_i/dg_inc_r [0]),
        .I3(\dg_cell[15].dg_cell_i/dg_inc_r [1]),
        .I4(\dg_cell[15].dg_cell_i/dg_inc_r [2]),
        .I5(\dg_cell[15].dg_cell_i/dg_inc_r [4]),
        .O(\dg_cell[15].dg_cell_i/inc_by_2sC [5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \inc_by_2sC_r[6]_i_2 
       (.I0(\dg_cell[15].dg_cell_i/dg_inc_r [5]),
        .I1(\dg_cell[15].dg_cell_i/dg_inc_r [3]),
        .I2(\dg_cell[15].dg_cell_i/dg_inc_r [0]),
        .I3(\dg_cell[15].dg_cell_i/dg_inc_r [1]),
        .I4(\dg_cell[15].dg_cell_i/dg_inc_r [2]),
        .I5(\dg_cell[15].dg_cell_i/dg_inc_r [4]),
        .O(\inc_by_2sC_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \pause[0]_i_2 
       (.I0(\dg_cell[15].dg_cell_i/dg_type_r [3]),
        .I1(dg_slice_00_n_10),
        .O(\pause[0]_i_2_n_0 ));
  project_1_dac_source_i_0_rfdac_exdes_ctrl rfdac_exdes_ctrl_i
       (.Q({slv_addr[11:10],slv_addr[8:2]}),
        .axi_awready_reg(axi_awready_reg),
        .axi_bvalid_reg(axi_bvalid_reg),
        .axi_rvalid_reg(axi_rvalid_reg),
        .dac00_dg_init_0(m00_dg_init_i),
        .\dac00_dg_init_1_0_reg[15] (\dac00_dg_init_1_0[15]_i_2_n_0 ),
        .\dac00_dg_type_0_reg[3] (m00_dg_type),
        .\dac03_dg_control_0_reg[0] (\dac03_dg_control_0[6]_i_3_n_0 ),
        .\dac10_dg_enable_0_reg[15] (\dac00_dg_enable_0[15]_i_4_n_0 ),
        .\dac30_dg_i_value_0_reg[0] (\dac00_dg_i_value_0[15]_i_3_n_0 ),
        .\dac30_dg_inc_0_reg[0] (\dac00_dg_enable_0[15]_i_3_n_0 ),
        .\dac30_dg_inc_0_reg[0]_0 (\dac00_dg_inc_0[6]_i_3_n_0 ),
        .\dac30_dg_init_0_0_reg[15] (\dac00_dg_init_0_0[15]_i_3_n_0 ),
        .\dac30_dg_init_10_0_reg[15] (\dac00_dg_init_10_0[15]_i_2_n_0 ),
        .\dac30_dg_init_11_0_reg[15] (\dac00_dg_init_11_0[15]_i_2_n_0 ),
        .\dac30_dg_init_12_0_reg[15] (\dac00_dg_init_12_0[15]_i_2_n_0 ),
        .\dac30_dg_init_13_0_reg[15] (\dac00_dg_init_13_0[15]_i_2_n_0 ),
        .\dac30_dg_init_14_0_reg[15] (\dac00_dg_init_14_0[15]_i_2_n_0 ),
        .\dac30_dg_init_15_0_reg[15] (\dac00_dg_init_15_0[15]_i_3_n_0 ),
        .\dac30_dg_init_2_0_reg[15] (\dac00_dg_init_2_0[15]_i_2_n_0 ),
        .\dac30_dg_init_3_0_reg[15] (\dac00_dg_init_3_0[15]_i_3_n_0 ),
        .\dac30_dg_init_4_0_reg[15] (\dac00_dg_init_4_0[15]_i_3_n_0 ),
        .\dac30_dg_init_5_0_reg[15] (\dac00_dg_init_5_0[15]_i_2_n_0 ),
        .\dac30_dg_init_6_0_reg[15] (\dac00_dg_init_6_0[15]_i_2_n_0 ),
        .\dac30_dg_init_7_0_reg[15] (\dac00_dg_init_7_0[15]_i_3_n_0 ),
        .\dac30_dg_init_8_0_reg[15] (\dac00_dg_init_8_0[15]_i_2_n_0 ),
        .\dac30_dg_init_9_0_reg[15] (\dac00_dg_init_9_0[15]_i_2_n_0 ),
        .\dac30_dg_mult_control_0_reg[0] (\dac00_dg_mult_control_0[2]_i_3_n_0 ),
        .\dac30_dg_q_value_0_reg[0] (\dac00_dg_q_value_0[15]_i_2_n_0 ),
        .\dac30_dg_type_0_reg[0] (\dac00_dg_type_0[3]_i_3_n_0 ),
        .\dac31_dg_init_13_0_reg[0] (\dac01_dg_init_13_0[15]_i_3_n_0 ),
        .\dac31_dg_init_4_0_reg[0] (\dac01_dg_init_4_0[15]_i_3_n_0 ),
        .\dac31_dg_init_8_0_reg[0] (\dac01_dg_init_8_0[15]_i_3_n_0 ),
        .\dac31_dg_type_0_reg[3] (\dac01_dg_enable_0[15]_i_3_n_0 ),
        .\dac32_dg_init_10_0_reg[0] (\dac02_dg_init_2_0[15]_i_3_n_0 ),
        .\dac32_dg_init_12_0_reg[0] (\dac02_dg_init_0_0[15]_i_3_n_0 ),
        .\dac32_dg_init_13_0_reg[0] (\dac02_dg_init_13_0[15]_i_3_n_0 ),
        .\dac32_dg_init_14_0_reg[0] (\dac02_dg_init_14_0[15]_i_3_n_0 ),
        .\dac32_dg_q_value_0_reg[15] (\dac02_dg_enable_0[15]_i_3_n_0 ),
        .\dac33_dg_enable_0_reg[15] (\dac03_dg_enable_0[15]_i_2_n_0 ),
        .\dac33_dg_i_value_0_reg[15] (\dac01_dg_mult_control_0[2]_i_3_n_0 ),
        .\dac33_dg_init_7_0_reg[0] (\dac03_dg_mult_control_0[2]_i_3_n_0 ),
        .\dac33_dg_init_8_0_reg[0] (\dac03_dg_init_8_0[15]_i_3_n_0 ),
        .dest_out(axis_resetn_rt_0),
        .m00_dg_control(m00_dg_control),
        .m00_dg_inc(m00_dg_inc),
        .m0_axis_clock(m0_axis_clock),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2]_rep (rfdac_exdes_ctrl_i_n_4),
        .\slv_addr_reg[2]_rep__4 (rfdac_exdes_ctrl_i_n_18),
        .\slv_addr_reg[3]_rep (rfdac_exdes_ctrl_i_n_5),
        .\slv_addr_reg[3]_rep_0 (rfdac_exdes_ctrl_i_n_7),
        .\slv_addr_reg[3]_rep__2 (rfdac_exdes_ctrl_i_n_21),
        .\slv_addr_reg[5] (rfdac_exdes_ctrl_i_n_6),
        .\slv_addr_reg[8]_rep__6 (rfdac_exdes_ctrl_i_n_20),
        .\slv_addr_reg[9]_rep (rfdac_exdes_ctrl_i_n_19),
        .\slv_addr_reg[9]_rep__1 (rfdac_exdes_ctrl_i_n_17),
        .\slv_rdata_reg[0] (\slv_rdata[15]_i_1__2_n_0 ),
        .\slv_rdata_reg[2] (\slv_rdata[15]_i_5__2_n_0 ),
        .\slv_rdata_reg[2]_0 (\slv_rdata[2]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \slv_rdata[15]_i_1__2 
       (.I0(\dac00_dg_enable_0[15]_i_3_n_0 ),
        .I1(s_axi_aresetn),
        .O(\slv_rdata[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \slv_rdata[15]_i_5__2 
       (.I0(slv_addr[6]),
        .I1(slv_addr[5]),
        .I2(slv_addr[4]),
        .O(\slv_rdata[15]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_rdata[2]_i_4__2 
       (.I0(slv_addr[5]),
        .I1(slv_addr[6]),
        .O(\slv_rdata[2]_i_4__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl
   (axi_awready_reg,
    s_axi_arready,
    axi_rvalid_reg,
    axi_bvalid_reg,
    \slv_addr_reg[2]_rep ,
    \slv_addr_reg[3]_rep ,
    \slv_addr_reg[5] ,
    \slv_addr_reg[3]_rep_0 ,
    Q,
    \slv_addr_reg[9]_rep__1 ,
    \slv_addr_reg[2]_rep__4 ,
    \slv_addr_reg[9]_rep ,
    \slv_addr_reg[8]_rep__6 ,
    \slv_addr_reg[3]_rep__2 ,
    s_axi_wready,
    s_axi_bresp,
    s_axi_rdata,
    s_axi_rresp,
    m00_dg_inc,
    \dac00_dg_type_0_reg[3] ,
    m00_dg_control,
    dac00_dg_init_0,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    \dac31_dg_init_13_0_reg[0] ,
    \dac30_dg_inc_0_reg[0] ,
    dest_out,
    \dac03_dg_control_0_reg[0] ,
    \dac30_dg_mult_control_0_reg[0] ,
    \dac10_dg_enable_0_reg[15] ,
    \dac30_dg_q_value_0_reg[0] ,
    \dac30_dg_i_value_0_reg[0] ,
    \dac30_dg_type_0_reg[0] ,
    \dac30_dg_inc_0_reg[0]_0 ,
    \slv_rdata_reg[2] ,
    \slv_rdata_reg[2]_0 ,
    \dac33_dg_init_8_0_reg[0] ,
    \dac33_dg_i_value_0_reg[15] ,
    \dac30_dg_init_15_0_reg[15] ,
    \dac32_dg_init_13_0_reg[0] ,
    \dac30_dg_init_7_0_reg[15] ,
    \dac32_dg_q_value_0_reg[15] ,
    \dac31_dg_init_4_0_reg[0] ,
    \dac31_dg_init_8_0_reg[0] ,
    \dac31_dg_type_0_reg[3] ,
    \dac32_dg_init_12_0_reg[0] ,
    \dac32_dg_init_10_0_reg[0] ,
    \dac32_dg_init_14_0_reg[0] ,
    \dac33_dg_init_7_0_reg[0] ,
    s_axi_aclk,
    s_axi_wvalid,
    s_axi_araddr,
    s_axi_awaddr,
    m0_axis_clock,
    s_axi_wdata,
    \slv_rdata_reg[0] ,
    \dac33_dg_enable_0_reg[15] ,
    \dac30_dg_init_14_0_reg[15] ,
    \dac30_dg_init_13_0_reg[15] ,
    \dac30_dg_init_12_0_reg[15] ,
    \dac30_dg_init_11_0_reg[15] ,
    \dac30_dg_init_10_0_reg[15] ,
    \dac30_dg_init_9_0_reg[15] ,
    \dac30_dg_init_8_0_reg[15] ,
    \dac30_dg_init_6_0_reg[15] ,
    \dac30_dg_init_5_0_reg[15] ,
    \dac30_dg_init_4_0_reg[15] ,
    \dac30_dg_init_3_0_reg[15] ,
    \dac30_dg_init_2_0_reg[15] ,
    \dac00_dg_init_1_0_reg[15] ,
    \dac30_dg_init_0_0_reg[15] );
  output axi_awready_reg;
  output s_axi_arready;
  output axi_rvalid_reg;
  output axi_bvalid_reg;
  output \slv_addr_reg[2]_rep ;
  output \slv_addr_reg[3]_rep ;
  output \slv_addr_reg[5] ;
  output \slv_addr_reg[3]_rep_0 ;
  output [8:0]Q;
  output \slv_addr_reg[9]_rep__1 ;
  output \slv_addr_reg[2]_rep__4 ;
  output \slv_addr_reg[9]_rep ;
  output \slv_addr_reg[8]_rep__6 ;
  output \slv_addr_reg[3]_rep__2 ;
  output s_axi_wready;
  output [0:0]s_axi_bresp;
  output [15:0]s_axi_rdata;
  output [0:0]s_axi_rresp;
  output [6:0]m00_dg_inc;
  output [3:0]\dac00_dg_type_0_reg[3] ;
  output [3:0]m00_dg_control;
  output [255:0]dac00_dg_init_0;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input \dac31_dg_init_13_0_reg[0] ;
  input \dac30_dg_inc_0_reg[0] ;
  input dest_out;
  input \dac03_dg_control_0_reg[0] ;
  input \dac30_dg_mult_control_0_reg[0] ;
  input \dac10_dg_enable_0_reg[15] ;
  input \dac30_dg_q_value_0_reg[0] ;
  input \dac30_dg_i_value_0_reg[0] ;
  input \dac30_dg_type_0_reg[0] ;
  input \dac30_dg_inc_0_reg[0]_0 ;
  input \slv_rdata_reg[2] ;
  input \slv_rdata_reg[2]_0 ;
  input \dac33_dg_init_8_0_reg[0] ;
  input \dac33_dg_i_value_0_reg[15] ;
  input \dac30_dg_init_15_0_reg[15] ;
  input \dac32_dg_init_13_0_reg[0] ;
  input \dac30_dg_init_7_0_reg[15] ;
  input \dac32_dg_q_value_0_reg[15] ;
  input \dac31_dg_init_4_0_reg[0] ;
  input \dac31_dg_init_8_0_reg[0] ;
  input \dac31_dg_type_0_reg[3] ;
  input \dac32_dg_init_12_0_reg[0] ;
  input \dac32_dg_init_10_0_reg[0] ;
  input \dac32_dg_init_14_0_reg[0] ;
  input \dac33_dg_init_7_0_reg[0] ;
  input s_axi_aclk;
  input s_axi_wvalid;
  input [15:0]s_axi_araddr;
  input [15:0]s_axi_awaddr;
  input m0_axis_clock;
  input [15:0]s_axi_wdata;
  input \slv_rdata_reg[0] ;
  input \dac33_dg_enable_0_reg[15] ;
  input \dac30_dg_init_14_0_reg[15] ;
  input \dac30_dg_init_13_0_reg[15] ;
  input \dac30_dg_init_12_0_reg[15] ;
  input \dac30_dg_init_11_0_reg[15] ;
  input \dac30_dg_init_10_0_reg[15] ;
  input \dac30_dg_init_9_0_reg[15] ;
  input \dac30_dg_init_8_0_reg[15] ;
  input \dac30_dg_init_6_0_reg[15] ;
  input \dac30_dg_init_5_0_reg[15] ;
  input \dac30_dg_init_4_0_reg[15] ;
  input \dac30_dg_init_3_0_reg[15] ;
  input \dac30_dg_init_2_0_reg[15] ;
  input \dac00_dg_init_1_0_reg[15] ;
  input \dac30_dg_init_0_0_reg[15] ;

  wire [8:0]Q;
  wire axi_awready_reg;
  wire axi_bvalid_reg;
  wire axi_register_if_i_n_100;
  wire axi_register_if_i_n_101;
  wire axi_register_if_i_n_102;
  wire axi_register_if_i_n_103;
  wire axi_register_if_i_n_104;
  wire axi_register_if_i_n_105;
  wire axi_register_if_i_n_106;
  wire axi_register_if_i_n_107;
  wire axi_register_if_i_n_108;
  wire axi_register_if_i_n_109;
  wire axi_register_if_i_n_110;
  wire axi_register_if_i_n_111;
  wire axi_register_if_i_n_112;
  wire axi_register_if_i_n_113;
  wire axi_register_if_i_n_114;
  wire axi_register_if_i_n_115;
  wire axi_register_if_i_n_116;
  wire axi_register_if_i_n_117;
  wire axi_register_if_i_n_118;
  wire axi_register_if_i_n_120;
  wire axi_register_if_i_n_122;
  wire axi_register_if_i_n_123;
  wire axi_register_if_i_n_124;
  wire axi_register_if_i_n_125;
  wire axi_register_if_i_n_126;
  wire axi_register_if_i_n_127;
  wire axi_register_if_i_n_128;
  wire axi_register_if_i_n_129;
  wire axi_register_if_i_n_13;
  wire axi_register_if_i_n_130;
  wire axi_register_if_i_n_131;
  wire axi_register_if_i_n_132;
  wire axi_register_if_i_n_133;
  wire axi_register_if_i_n_134;
  wire axi_register_if_i_n_135;
  wire axi_register_if_i_n_137;
  wire axi_register_if_i_n_139;
  wire axi_register_if_i_n_140;
  wire axi_register_if_i_n_141;
  wire axi_register_if_i_n_142;
  wire axi_register_if_i_n_143;
  wire axi_register_if_i_n_144;
  wire axi_register_if_i_n_145;
  wire axi_register_if_i_n_146;
  wire axi_register_if_i_n_147;
  wire axi_register_if_i_n_148;
  wire axi_register_if_i_n_149;
  wire axi_register_if_i_n_150;
  wire axi_register_if_i_n_151;
  wire axi_register_if_i_n_152;
  wire axi_register_if_i_n_153;
  wire axi_register_if_i_n_154;
  wire axi_register_if_i_n_155;
  wire axi_register_if_i_n_156;
  wire axi_register_if_i_n_157;
  wire axi_register_if_i_n_158;
  wire axi_register_if_i_n_159;
  wire axi_register_if_i_n_16;
  wire axi_register_if_i_n_160;
  wire axi_register_if_i_n_161;
  wire axi_register_if_i_n_162;
  wire axi_register_if_i_n_163;
  wire axi_register_if_i_n_164;
  wire axi_register_if_i_n_165;
  wire axi_register_if_i_n_166;
  wire axi_register_if_i_n_167;
  wire axi_register_if_i_n_168;
  wire axi_register_if_i_n_169;
  wire axi_register_if_i_n_17;
  wire axi_register_if_i_n_170;
  wire axi_register_if_i_n_171;
  wire axi_register_if_i_n_172;
  wire axi_register_if_i_n_173;
  wire axi_register_if_i_n_174;
  wire axi_register_if_i_n_175;
  wire axi_register_if_i_n_176;
  wire axi_register_if_i_n_178;
  wire axi_register_if_i_n_179;
  wire axi_register_if_i_n_18;
  wire axi_register_if_i_n_180;
  wire axi_register_if_i_n_181;
  wire axi_register_if_i_n_182;
  wire axi_register_if_i_n_183;
  wire axi_register_if_i_n_184;
  wire axi_register_if_i_n_185;
  wire axi_register_if_i_n_186;
  wire axi_register_if_i_n_187;
  wire axi_register_if_i_n_189;
  wire axi_register_if_i_n_19;
  wire axi_register_if_i_n_190;
  wire axi_register_if_i_n_191;
  wire axi_register_if_i_n_192;
  wire axi_register_if_i_n_193;
  wire axi_register_if_i_n_194;
  wire axi_register_if_i_n_195;
  wire axi_register_if_i_n_196;
  wire axi_register_if_i_n_197;
  wire axi_register_if_i_n_198;
  wire axi_register_if_i_n_199;
  wire axi_register_if_i_n_20;
  wire axi_register_if_i_n_200;
  wire axi_register_if_i_n_201;
  wire axi_register_if_i_n_202;
  wire axi_register_if_i_n_203;
  wire axi_register_if_i_n_204;
  wire axi_register_if_i_n_205;
  wire axi_register_if_i_n_206;
  wire axi_register_if_i_n_207;
  wire axi_register_if_i_n_208;
  wire axi_register_if_i_n_209;
  wire axi_register_if_i_n_21;
  wire axi_register_if_i_n_210;
  wire axi_register_if_i_n_211;
  wire axi_register_if_i_n_212;
  wire axi_register_if_i_n_213;
  wire axi_register_if_i_n_214;
  wire axi_register_if_i_n_215;
  wire axi_register_if_i_n_216;
  wire axi_register_if_i_n_217;
  wire axi_register_if_i_n_218;
  wire axi_register_if_i_n_219;
  wire axi_register_if_i_n_22;
  wire axi_register_if_i_n_220;
  wire axi_register_if_i_n_221;
  wire axi_register_if_i_n_222;
  wire axi_register_if_i_n_223;
  wire axi_register_if_i_n_224;
  wire axi_register_if_i_n_225;
  wire axi_register_if_i_n_226;
  wire axi_register_if_i_n_227;
  wire axi_register_if_i_n_228;
  wire axi_register_if_i_n_229;
  wire axi_register_if_i_n_230;
  wire axi_register_if_i_n_231;
  wire axi_register_if_i_n_232;
  wire axi_register_if_i_n_233;
  wire axi_register_if_i_n_234;
  wire axi_register_if_i_n_235;
  wire axi_register_if_i_n_236;
  wire axi_register_if_i_n_237;
  wire axi_register_if_i_n_238;
  wire axi_register_if_i_n_239;
  wire axi_register_if_i_n_240;
  wire axi_register_if_i_n_241;
  wire axi_register_if_i_n_242;
  wire axi_register_if_i_n_243;
  wire axi_register_if_i_n_244;
  wire axi_register_if_i_n_245;
  wire axi_register_if_i_n_246;
  wire axi_register_if_i_n_247;
  wire axi_register_if_i_n_248;
  wire axi_register_if_i_n_249;
  wire axi_register_if_i_n_25;
  wire axi_register_if_i_n_250;
  wire axi_register_if_i_n_251;
  wire axi_register_if_i_n_252;
  wire axi_register_if_i_n_253;
  wire axi_register_if_i_n_254;
  wire axi_register_if_i_n_255;
  wire axi_register_if_i_n_256;
  wire axi_register_if_i_n_257;
  wire axi_register_if_i_n_258;
  wire axi_register_if_i_n_259;
  wire axi_register_if_i_n_26;
  wire axi_register_if_i_n_260;
  wire axi_register_if_i_n_261;
  wire axi_register_if_i_n_262;
  wire axi_register_if_i_n_263;
  wire axi_register_if_i_n_264;
  wire axi_register_if_i_n_265;
  wire axi_register_if_i_n_266;
  wire axi_register_if_i_n_267;
  wire axi_register_if_i_n_268;
  wire axi_register_if_i_n_269;
  wire axi_register_if_i_n_27;
  wire axi_register_if_i_n_270;
  wire axi_register_if_i_n_271;
  wire axi_register_if_i_n_272;
  wire axi_register_if_i_n_273;
  wire axi_register_if_i_n_274;
  wire axi_register_if_i_n_275;
  wire axi_register_if_i_n_276;
  wire axi_register_if_i_n_277;
  wire axi_register_if_i_n_278;
  wire axi_register_if_i_n_279;
  wire axi_register_if_i_n_28;
  wire axi_register_if_i_n_280;
  wire axi_register_if_i_n_281;
  wire axi_register_if_i_n_282;
  wire axi_register_if_i_n_283;
  wire axi_register_if_i_n_284;
  wire axi_register_if_i_n_285;
  wire axi_register_if_i_n_286;
  wire axi_register_if_i_n_287;
  wire axi_register_if_i_n_288;
  wire axi_register_if_i_n_289;
  wire axi_register_if_i_n_308;
  wire axi_register_if_i_n_309;
  wire axi_register_if_i_n_310;
  wire axi_register_if_i_n_311;
  wire axi_register_if_i_n_312;
  wire axi_register_if_i_n_313;
  wire axi_register_if_i_n_314;
  wire axi_register_if_i_n_315;
  wire axi_register_if_i_n_316;
  wire axi_register_if_i_n_317;
  wire axi_register_if_i_n_318;
  wire axi_register_if_i_n_319;
  wire axi_register_if_i_n_320;
  wire axi_register_if_i_n_38;
  wire axi_register_if_i_n_39;
  wire axi_register_if_i_n_40;
  wire axi_register_if_i_n_41;
  wire axi_register_if_i_n_42;
  wire axi_register_if_i_n_43;
  wire axi_register_if_i_n_44;
  wire axi_register_if_i_n_45;
  wire axi_register_if_i_n_46;
  wire axi_register_if_i_n_47;
  wire axi_register_if_i_n_48;
  wire axi_register_if_i_n_49;
  wire axi_register_if_i_n_50;
  wire axi_register_if_i_n_51;
  wire axi_register_if_i_n_52;
  wire axi_register_if_i_n_53;
  wire axi_register_if_i_n_54;
  wire axi_register_if_i_n_55;
  wire axi_register_if_i_n_56;
  wire axi_register_if_i_n_57;
  wire axi_register_if_i_n_58;
  wire axi_register_if_i_n_59;
  wire axi_register_if_i_n_60;
  wire axi_register_if_i_n_61;
  wire axi_register_if_i_n_62;
  wire axi_register_if_i_n_63;
  wire axi_register_if_i_n_64;
  wire axi_register_if_i_n_65;
  wire axi_register_if_i_n_66;
  wire axi_register_if_i_n_67;
  wire axi_register_if_i_n_68;
  wire axi_register_if_i_n_69;
  wire axi_register_if_i_n_70;
  wire axi_register_if_i_n_71;
  wire axi_register_if_i_n_72;
  wire axi_register_if_i_n_73;
  wire axi_register_if_i_n_74;
  wire axi_register_if_i_n_75;
  wire axi_register_if_i_n_76;
  wire axi_register_if_i_n_77;
  wire axi_register_if_i_n_78;
  wire axi_register_if_i_n_79;
  wire axi_register_if_i_n_80;
  wire axi_register_if_i_n_81;
  wire axi_register_if_i_n_82;
  wire axi_register_if_i_n_83;
  wire axi_register_if_i_n_84;
  wire axi_register_if_i_n_85;
  wire axi_register_if_i_n_86;
  wire axi_register_if_i_n_87;
  wire axi_register_if_i_n_88;
  wire axi_register_if_i_n_89;
  wire axi_register_if_i_n_90;
  wire axi_register_if_i_n_91;
  wire axi_register_if_i_n_92;
  wire axi_register_if_i_n_93;
  wire axi_register_if_i_n_94;
  wire axi_register_if_i_n_95;
  wire axi_register_if_i_n_96;
  wire axi_register_if_i_n_97;
  wire axi_register_if_i_n_98;
  wire axi_register_if_i_n_99;
  wire axi_rvalid_reg;
  wire bank_write_done;
  wire dac00_dg_enable_01;
  wire [255:0]dac00_dg_init_0;
  wire \dac00_dg_init_1_0_reg[15] ;
  wire [3:0]\dac00_dg_type_0_reg[3] ;
  wire \dac03_dg_control_0_reg[0] ;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_275;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_276;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_277;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_278;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_279;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_280;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_281;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_282;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_283;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_284;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_285;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_286;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_287;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_288;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_289;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_290;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_291;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_292;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_293;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_294;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_295;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_296;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_297;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_298;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_299;
  wire dac0_rfdac_exdes_ctrl_axi_i_n_300;
  wire dac0axi_map_wready;
  wire [15:0]dac0slv_rdata;
  wire dac0slv_rden;
  wire dac10_dg_enable_01;
  wire \dac10_dg_enable_0_reg[15] ;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_10;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_11;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_12;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_13;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_14;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_15;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_16;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_17;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_18;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_19;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_20;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_21;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_22;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_23;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_24;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_25;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_26;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_27;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_28;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_29;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_4;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_5;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_6;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_7;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_8;
  wire dac1_rfdac_exdes_ctrl_axi_i_n_9;
  wire dac1axi_map_wready;
  wire [15:0]dac1slv_rdata;
  wire dac1slv_rden;
  wire dac20_dg_enable_01;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_10;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_11;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_12;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_13;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_14;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_15;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_16;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_17;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_18;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_19;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_2;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_21;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_22;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_23;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_24;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_25;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_26;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_27;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_28;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_29;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_3;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_30;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_31;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_32;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_33;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_34;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_35;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_36;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_37;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_38;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_39;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_4;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_40;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_41;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_42;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_43;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_44;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_45;
  wire dac2_rfdac_exdes_ctrl_axi_i_n_46;
  wire dac2axi_map_wready;
  wire [15:0]dac2slv_rdata;
  wire dac2slv_rden;
  wire dac30_dg_enable_01;
  wire \dac30_dg_i_value_0_reg[0] ;
  wire \dac30_dg_inc_0_reg[0] ;
  wire \dac30_dg_inc_0_reg[0]_0 ;
  wire \dac30_dg_init_0_0_reg[15] ;
  wire \dac30_dg_init_10_0_reg[15] ;
  wire \dac30_dg_init_11_0_reg[15] ;
  wire \dac30_dg_init_12_0_reg[15] ;
  wire \dac30_dg_init_13_0_reg[15] ;
  wire \dac30_dg_init_14_0_reg[15] ;
  wire \dac30_dg_init_15_0_reg[15] ;
  wire \dac30_dg_init_2_0_reg[15] ;
  wire \dac30_dg_init_3_0_reg[15] ;
  wire \dac30_dg_init_4_0_reg[15] ;
  wire \dac30_dg_init_5_0_reg[15] ;
  wire \dac30_dg_init_6_0_reg[15] ;
  wire \dac30_dg_init_7_0_reg[15] ;
  wire \dac30_dg_init_8_0_reg[15] ;
  wire \dac30_dg_init_9_0_reg[15] ;
  wire \dac30_dg_mult_control_0_reg[0] ;
  wire \dac30_dg_q_value_0_reg[0] ;
  wire \dac30_dg_type_0_reg[0] ;
  wire \dac31_dg_init_13_0_reg[0] ;
  wire \dac31_dg_init_4_0_reg[0] ;
  wire \dac31_dg_init_8_0_reg[0] ;
  wire \dac31_dg_type_0_reg[3] ;
  wire \dac32_dg_init_10_0_reg[0] ;
  wire \dac32_dg_init_12_0_reg[0] ;
  wire \dac32_dg_init_13_0_reg[0] ;
  wire \dac32_dg_init_14_0_reg[0] ;
  wire \dac32_dg_q_value_0_reg[15] ;
  wire \dac33_dg_enable_0_reg[15] ;
  wire \dac33_dg_i_value_0_reg[15] ;
  wire \dac33_dg_init_7_0_reg[0] ;
  wire \dac33_dg_init_8_0_reg[0] ;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_10;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_11;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_12;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_13;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_14;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_15;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_16;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_17;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_18;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_19;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_20;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_21;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_22;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_23;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_24;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_25;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_26;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_27;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_28;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_29;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_30;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_31;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_6;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_7;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_8;
  wire dac3_rfdac_exdes_ctrl_axi_i_n_9;
  wire dac3axi_map_wready;
  wire [15:0]dac3slv_rdata;
  wire dac3slv_rden;
  wire dac_dg_slv_wren;
  wire dac_exdes_cfg_i_n_0;
  wire dac_exdes_cfg_i_n_1;
  wire dac_exdes_cfg_i_n_10;
  wire dac_exdes_cfg_i_n_11;
  wire dac_exdes_cfg_i_n_12;
  wire dac_exdes_cfg_i_n_13;
  wire dac_exdes_cfg_i_n_14;
  wire dac_exdes_cfg_i_n_2;
  wire dac_exdes_cfg_i_n_3;
  wire dac_exdes_cfg_i_n_4;
  wire dac_exdes_cfg_i_n_5;
  wire dac_exdes_cfg_i_n_6;
  wire dac_exdes_cfg_i_n_7;
  wire dac_exdes_cfg_i_n_8;
  wire dac_exdes_cfg_i_n_9;
  wire dest_out;
  wire [3:0]m00_dg_control;
  wire [6:0]m00_dg_inc;
  wire m0_axis_clock;
  wire p_0_in;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire [15:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire [15:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire \slv_addr_reg[2]_rep ;
  wire \slv_addr_reg[2]_rep__4 ;
  wire \slv_addr_reg[3]_rep ;
  wire \slv_addr_reg[3]_rep_0 ;
  wire \slv_addr_reg[3]_rep__2 ;
  wire \slv_addr_reg[5] ;
  wire \slv_addr_reg[8]_rep__6 ;
  wire \slv_addr_reg[9]_rep ;
  wire \slv_addr_reg[9]_rep__1 ;
  wire \slv_rdata_reg[0] ;
  wire \slv_rdata_reg[2] ;
  wire \slv_rdata_reg[2]_0 ;
  wire slv_rden_r;
  wire slv_rden_r_0;
  wire slv_rden_r_3;
  wire slv_rden_r_5;
  wire slv_wren_clk2;
  wire slv_wren_clk2_1;
  wire slv_wren_clk2_4;
  wire slv_wren_clk2_6;
  wire slv_wren_done_pulse;
  wire slv_wren_done_pulse_2;
  wire slv_wren_done_pulse_7;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_axi axi_register_if_i
       (.E(axi_register_if_i_n_18),
        .Q(Q),
        .axi_arready_reg_0(s_axi_arready),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_bvalid_reg_0(axi_bvalid_reg),
        .\axi_rdata[0]_i_2_0 (dac_exdes_cfg_i_n_2),
        .\axi_rdata_reg[10]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_18),
        .\axi_rdata_reg[11]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_19),
        .\axi_rdata_reg[1]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_4),
        .\axi_rdata_reg[2]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_10),
        .\axi_rdata_reg[3]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_11),
        .\axi_rdata_reg[4]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_12),
        .\axi_rdata_reg[5]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_13),
        .\axi_rdata_reg[6]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_14),
        .\axi_rdata_reg[7]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_15),
        .\axi_rdata_reg[8]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_16),
        .\axi_rdata_reg[9]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_17),
        .\axi_rresp[1]_i_2_0 (dac2_rfdac_exdes_ctrl_axi_i_n_3),
        .axi_rvalid_reg_0(axi_rvalid_reg),
        .axi_wr_access_reg_0(s_axi_wready),
        .bank_write_done(bank_write_done),
        .clk2_valid_pulse_reg(axi_register_if_i_n_17),
        .clk2_valid_pulse_reg_0(axi_register_if_i_n_19),
        .clk2_valid_pulse_reg_1(axi_register_if_i_n_20),
        .clk2_valid_pulse_reg_10(axi_register_if_i_n_73),
        .clk2_valid_pulse_reg_11(axi_register_if_i_n_74),
        .clk2_valid_pulse_reg_12(axi_register_if_i_n_75),
        .clk2_valid_pulse_reg_13(axi_register_if_i_n_76),
        .clk2_valid_pulse_reg_14(axi_register_if_i_n_79),
        .clk2_valid_pulse_reg_15(axi_register_if_i_n_80),
        .clk2_valid_pulse_reg_16(axi_register_if_i_n_95),
        .clk2_valid_pulse_reg_17(axi_register_if_i_n_96),
        .clk2_valid_pulse_reg_18(axi_register_if_i_n_97),
        .clk2_valid_pulse_reg_19(axi_register_if_i_n_98),
        .clk2_valid_pulse_reg_2(axi_register_if_i_n_25),
        .clk2_valid_pulse_reg_20(axi_register_if_i_n_101),
        .clk2_valid_pulse_reg_21(axi_register_if_i_n_102),
        .clk2_valid_pulse_reg_3(axi_register_if_i_n_27),
        .clk2_valid_pulse_reg_4(axi_register_if_i_n_51),
        .clk2_valid_pulse_reg_5(axi_register_if_i_n_52),
        .clk2_valid_pulse_reg_6(axi_register_if_i_n_53),
        .clk2_valid_pulse_reg_7(axi_register_if_i_n_54),
        .clk2_valid_pulse_reg_8(axi_register_if_i_n_57),
        .clk2_valid_pulse_reg_9(axi_register_if_i_n_58),
        .dac00_dg_enable_01(dac00_dg_enable_01),
        .\dac00_dg_init_1_0_reg[15] (\dac00_dg_init_1_0_reg[15] ),
        .\dac03_dg_control_0_reg[0] (\dac03_dg_control_0_reg[0] ),
        .dac0axi_map_wready(dac0axi_map_wready),
        .dac0axi_map_wready_reg_0(axi_register_if_i_n_189),
        .dac0slv_rdata(dac0slv_rdata),
        .dac0slv_rden(dac0slv_rden),
        .dac10_dg_enable_01(dac10_dg_enable_01),
        .\dac10_dg_enable_0_reg[15] (\dac10_dg_enable_0_reg[15] ),
        .dac1axi_map_wready(dac1axi_map_wready),
        .dac1axi_map_wready_reg_0(axi_register_if_i_n_215),
        .dac1slv_rdata({dac1slv_rdata[15:12],dac1slv_rdata[0]}),
        .dac1slv_rden(dac1slv_rden),
        .dac20_dg_enable_01(dac20_dg_enable_01),
        .dac2axi_map_wready(dac2axi_map_wready),
        .dac2axi_map_wready_reg_0(axi_register_if_i_n_240),
        .dac2slv_rdata({dac2slv_rdata[15:12],dac2slv_rdata[0]}),
        .dac2slv_rden(dac2slv_rden),
        .dac30_dg_enable_01(dac30_dg_enable_01),
        .\dac30_dg_i_value_0_reg[0] (\dac30_dg_i_value_0_reg[0] ),
        .\dac30_dg_inc_0_reg[0] (\dac30_dg_inc_0_reg[0] ),
        .\dac30_dg_inc_0_reg[0]_0 (\dac30_dg_inc_0_reg[0]_0 ),
        .\dac30_dg_init_0_0_reg[15] (\dac30_dg_init_0_0_reg[15] ),
        .\dac30_dg_init_10_0_reg[15] (\dac30_dg_init_10_0_reg[15] ),
        .\dac30_dg_init_11_0_reg[15] (\dac30_dg_init_11_0_reg[15] ),
        .\dac30_dg_init_12_0_reg[15] (\dac30_dg_init_12_0_reg[15] ),
        .\dac30_dg_init_13_0_reg[15] (\dac30_dg_init_13_0_reg[15] ),
        .\dac30_dg_init_14_0_reg[15] (\dac30_dg_init_14_0_reg[15] ),
        .\dac30_dg_init_15_0_reg[15] (\dac30_dg_init_15_0_reg[15] ),
        .\dac30_dg_init_2_0_reg[15] (\dac30_dg_init_2_0_reg[15] ),
        .\dac30_dg_init_3_0_reg[15] (\dac30_dg_init_3_0_reg[15] ),
        .\dac30_dg_init_4_0_reg[15] (\dac30_dg_init_4_0_reg[15] ),
        .\dac30_dg_init_5_0_reg[15] (\dac30_dg_init_5_0_reg[15] ),
        .\dac30_dg_init_6_0_reg[15] (\dac30_dg_init_6_0_reg[15] ),
        .\dac30_dg_init_7_0_reg[15] (\dac30_dg_init_7_0_reg[15] ),
        .\dac30_dg_init_8_0_reg[15] (\dac30_dg_init_8_0_reg[15] ),
        .\dac30_dg_init_9_0_reg[15] (\dac30_dg_init_9_0_reg[15] ),
        .\dac30_dg_mult_control_0_reg[0] (\dac30_dg_mult_control_0_reg[0] ),
        .\dac30_dg_q_value_0_reg[0] (\dac30_dg_q_value_0_reg[0] ),
        .\dac30_dg_type_0_reg[0] (\dac30_dg_type_0_reg[0] ),
        .\dac31_dg_init_13_0_reg[0] (\dac31_dg_init_13_0_reg[0] ),
        .\dac31_dg_init_4_0_reg[0] (\dac31_dg_init_4_0_reg[0] ),
        .\dac31_dg_init_8_0_reg[0] (\dac31_dg_init_8_0_reg[0] ),
        .\dac31_dg_type_0_reg[3] (\dac31_dg_type_0_reg[3] ),
        .\dac32_dg_init_10_0_reg[0] (\dac32_dg_init_10_0_reg[0] ),
        .\dac32_dg_init_12_0_reg[0] (\dac32_dg_init_12_0_reg[0] ),
        .\dac32_dg_init_13_0_reg[0] (\dac32_dg_init_13_0_reg[0] ),
        .\dac32_dg_init_14_0_reg[0] (\dac32_dg_init_14_0_reg[0] ),
        .\dac32_dg_q_value_0_reg[15] (\dac32_dg_q_value_0_reg[15] ),
        .\dac33_dg_enable_0_reg[15] (\dac33_dg_enable_0_reg[15] ),
        .\dac33_dg_i_value_0_reg[15] (\dac33_dg_i_value_0_reg[15] ),
        .\dac33_dg_init_7_0_reg[0] (\dac33_dg_init_7_0_reg[0] ),
        .\dac33_dg_init_8_0_reg[0] (\dac33_dg_init_8_0_reg[0] ),
        .dac3axi_map_wready(dac3axi_map_wready),
        .dac3slv_rdata(dac3slv_rdata),
        .dac3slv_rden(dac3slv_rden),
        .dac_dg_slv_wren(dac_dg_slv_wren),
        .dest_out(dest_out),
        .enable_reg(dac_exdes_cfg_i_n_0),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(axi_register_if_i_n_50),
        .s_axi_aresetn_1(axi_register_if_i_n_55),
        .s_axi_aresetn_2(axi_register_if_i_n_56),
        .s_axi_aresetn_3(axi_register_if_i_n_72),
        .s_axi_aresetn_4(axi_register_if_i_n_77),
        .s_axi_aresetn_5(axi_register_if_i_n_78),
        .s_axi_aresetn_6(axi_register_if_i_n_94),
        .s_axi_aresetn_7(axi_register_if_i_n_99),
        .s_axi_aresetn_8(axi_register_if_i_n_100),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (axi_register_if_i_n_289),
        .s_axi_wdata_0_sp_1(axi_register_if_i_n_288),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_0(axi_register_if_i_n_264),
        .\slv_addr_reg[2]_0 (axi_register_if_i_n_173),
        .\slv_addr_reg[2]_1 (axi_register_if_i_n_286),
        .\slv_addr_reg[2]_rep_0 (axi_register_if_i_n_13),
        .\slv_addr_reg[2]_rep_1 (\slv_addr_reg[2]_rep ),
        .\slv_addr_reg[2]_rep_2 (axi_register_if_i_n_117),
        .\slv_addr_reg[2]_rep_3 (axi_register_if_i_n_125),
        .\slv_addr_reg[2]_rep__0_0 (axi_register_if_i_n_194),
        .\slv_addr_reg[2]_rep__1_0 (axi_register_if_i_n_308),
        .\slv_addr_reg[2]_rep__2_0 (axi_register_if_i_n_219),
        .\slv_addr_reg[2]_rep__3_0 (axi_register_if_i_n_243),
        .\slv_addr_reg[2]_rep__4_0 (axi_register_if_i_n_120),
        .\slv_addr_reg[2]_rep__4_1 (\slv_addr_reg[2]_rep__4 ),
        .\slv_addr_reg[2]_rep__4_2 (axi_register_if_i_n_123),
        .\slv_addr_reg[2]_rep__4_3 (axi_register_if_i_n_124),
        .\slv_addr_reg[2]_rep__4_4 (axi_register_if_i_n_151),
        .\slv_addr_reg[2]_rep__4_5 (axi_register_if_i_n_172),
        .\slv_addr_reg[3]_0 (axi_register_if_i_n_181),
        .\slv_addr_reg[3]_rep_0 (\slv_addr_reg[3]_rep ),
        .\slv_addr_reg[3]_rep_1 (\slv_addr_reg[3]_rep_0 ),
        .\slv_addr_reg[3]_rep_10 (axi_register_if_i_n_242),
        .\slv_addr_reg[3]_rep_11 (axi_register_if_i_n_266),
        .\slv_addr_reg[3]_rep_2 (axi_register_if_i_n_126),
        .\slv_addr_reg[3]_rep_3 (axi_register_if_i_n_128),
        .\slv_addr_reg[3]_rep_4 (axi_register_if_i_n_137),
        .\slv_addr_reg[3]_rep_5 (axi_register_if_i_n_162),
        .\slv_addr_reg[3]_rep_6 (axi_register_if_i_n_174),
        .\slv_addr_reg[3]_rep_7 (axi_register_if_i_n_179),
        .\slv_addr_reg[3]_rep_8 (axi_register_if_i_n_193),
        .\slv_addr_reg[3]_rep_9 (axi_register_if_i_n_218),
        .\slv_addr_reg[3]_rep__0_0 (axi_register_if_i_n_319),
        .\slv_addr_reg[3]_rep__1_0 (axi_register_if_i_n_320),
        .\slv_addr_reg[3]_rep__2_0 (axi_register_if_i_n_176),
        .\slv_addr_reg[3]_rep__2_1 (\slv_addr_reg[3]_rep__2 ),
        .\slv_addr_reg[4]_0 (axi_register_if_i_n_116),
        .\slv_addr_reg[4]_1 (axi_register_if_i_n_129),
        .\slv_addr_reg[4]_10 (axi_register_if_i_n_163),
        .\slv_addr_reg[4]_11 (axi_register_if_i_n_165),
        .\slv_addr_reg[4]_12 (axi_register_if_i_n_168),
        .\slv_addr_reg[4]_13 (axi_register_if_i_n_171),
        .\slv_addr_reg[4]_14 (axi_register_if_i_n_183),
        .\slv_addr_reg[4]_2 (axi_register_if_i_n_132),
        .\slv_addr_reg[4]_3 (axi_register_if_i_n_134),
        .\slv_addr_reg[4]_4 (axi_register_if_i_n_135),
        .\slv_addr_reg[4]_5 (axi_register_if_i_n_139),
        .\slv_addr_reg[4]_6 (axi_register_if_i_n_140),
        .\slv_addr_reg[4]_7 (axi_register_if_i_n_142),
        .\slv_addr_reg[4]_8 (axi_register_if_i_n_152),
        .\slv_addr_reg[4]_9 (axi_register_if_i_n_153),
        .\slv_addr_reg[5]_0 (\slv_addr_reg[5] ),
        .\slv_addr_reg[5]_1 (axi_register_if_i_n_118),
        .\slv_addr_reg[5]_10 (axi_register_if_i_n_222),
        .\slv_addr_reg[5]_11 (axi_register_if_i_n_246),
        .\slv_addr_reg[5]_12 (axi_register_if_i_n_269),
        .\slv_addr_reg[5]_2 (axi_register_if_i_n_130),
        .\slv_addr_reg[5]_3 (axi_register_if_i_n_131),
        .\slv_addr_reg[5]_4 (axi_register_if_i_n_143),
        .\slv_addr_reg[5]_5 (axi_register_if_i_n_159),
        .\slv_addr_reg[5]_6 (axi_register_if_i_n_170),
        .\slv_addr_reg[5]_7 (axi_register_if_i_n_175),
        .\slv_addr_reg[5]_8 (axi_register_if_i_n_180),
        .\slv_addr_reg[5]_9 (axi_register_if_i_n_197),
        .\slv_addr_reg[6]_0 (axi_register_if_i_n_28),
        .\slv_addr_reg[6]_1 (axi_register_if_i_n_38),
        .\slv_addr_reg[6]_10 (axi_register_if_i_n_47),
        .\slv_addr_reg[6]_11 (axi_register_if_i_n_48),
        .\slv_addr_reg[6]_12 (axi_register_if_i_n_49),
        .\slv_addr_reg[6]_13 (axi_register_if_i_n_59),
        .\slv_addr_reg[6]_14 (axi_register_if_i_n_60),
        .\slv_addr_reg[6]_15 (axi_register_if_i_n_61),
        .\slv_addr_reg[6]_16 (axi_register_if_i_n_62),
        .\slv_addr_reg[6]_17 (axi_register_if_i_n_63),
        .\slv_addr_reg[6]_18 (axi_register_if_i_n_64),
        .\slv_addr_reg[6]_19 (axi_register_if_i_n_65),
        .\slv_addr_reg[6]_2 (axi_register_if_i_n_39),
        .\slv_addr_reg[6]_20 (axi_register_if_i_n_66),
        .\slv_addr_reg[6]_21 (axi_register_if_i_n_67),
        .\slv_addr_reg[6]_22 (axi_register_if_i_n_68),
        .\slv_addr_reg[6]_23 (axi_register_if_i_n_69),
        .\slv_addr_reg[6]_24 (axi_register_if_i_n_70),
        .\slv_addr_reg[6]_25 (axi_register_if_i_n_71),
        .\slv_addr_reg[6]_26 (axi_register_if_i_n_81),
        .\slv_addr_reg[6]_27 (axi_register_if_i_n_82),
        .\slv_addr_reg[6]_28 (axi_register_if_i_n_83),
        .\slv_addr_reg[6]_29 (axi_register_if_i_n_84),
        .\slv_addr_reg[6]_3 (axi_register_if_i_n_40),
        .\slv_addr_reg[6]_30 (axi_register_if_i_n_85),
        .\slv_addr_reg[6]_31 (axi_register_if_i_n_86),
        .\slv_addr_reg[6]_32 (axi_register_if_i_n_87),
        .\slv_addr_reg[6]_33 (axi_register_if_i_n_88),
        .\slv_addr_reg[6]_34 (axi_register_if_i_n_89),
        .\slv_addr_reg[6]_35 (axi_register_if_i_n_90),
        .\slv_addr_reg[6]_36 (axi_register_if_i_n_91),
        .\slv_addr_reg[6]_37 (axi_register_if_i_n_92),
        .\slv_addr_reg[6]_38 (axi_register_if_i_n_93),
        .\slv_addr_reg[6]_39 (axi_register_if_i_n_103),
        .\slv_addr_reg[6]_4 (axi_register_if_i_n_41),
        .\slv_addr_reg[6]_40 (axi_register_if_i_n_104),
        .\slv_addr_reg[6]_41 (axi_register_if_i_n_105),
        .\slv_addr_reg[6]_42 (axi_register_if_i_n_106),
        .\slv_addr_reg[6]_43 (axi_register_if_i_n_107),
        .\slv_addr_reg[6]_44 (axi_register_if_i_n_108),
        .\slv_addr_reg[6]_45 (axi_register_if_i_n_109),
        .\slv_addr_reg[6]_46 (axi_register_if_i_n_110),
        .\slv_addr_reg[6]_47 (axi_register_if_i_n_111),
        .\slv_addr_reg[6]_48 (axi_register_if_i_n_112),
        .\slv_addr_reg[6]_49 (axi_register_if_i_n_113),
        .\slv_addr_reg[6]_5 (axi_register_if_i_n_42),
        .\slv_addr_reg[6]_50 (axi_register_if_i_n_114),
        .\slv_addr_reg[6]_51 (axi_register_if_i_n_115),
        .\slv_addr_reg[6]_52 (axi_register_if_i_n_133),
        .\slv_addr_reg[6]_53 (axi_register_if_i_n_213),
        .\slv_addr_reg[6]_54 (axi_register_if_i_n_238),
        .\slv_addr_reg[6]_55 (axi_register_if_i_n_262),
        .\slv_addr_reg[6]_56 (axi_register_if_i_n_284),
        .\slv_addr_reg[6]_6 (axi_register_if_i_n_43),
        .\slv_addr_reg[6]_7 (axi_register_if_i_n_44),
        .\slv_addr_reg[6]_8 (axi_register_if_i_n_45),
        .\slv_addr_reg[6]_9 (axi_register_if_i_n_46),
        .\slv_addr_reg[7]_0 (axi_register_if_i_n_127),
        .\slv_addr_reg[7]_1 (axi_register_if_i_n_196),
        .\slv_addr_reg[7]_2 (axi_register_if_i_n_198),
        .\slv_addr_reg[7]_3 (axi_register_if_i_n_221),
        .\slv_addr_reg[7]_4 (axi_register_if_i_n_223),
        .\slv_addr_reg[7]_5 (axi_register_if_i_n_245),
        .\slv_addr_reg[7]_6 (axi_register_if_i_n_247),
        .\slv_addr_reg[7]_7 (axi_register_if_i_n_268),
        .\slv_addr_reg[7]_8 (axi_register_if_i_n_270),
        .\slv_addr_reg[8]_0 (axi_register_if_i_n_144),
        .\slv_addr_reg[8]_1 (axi_register_if_i_n_146),
        .\slv_addr_reg[8]_10 (axi_register_if_i_n_279),
        .\slv_addr_reg[8]_11 (axi_register_if_i_n_280),
        .\slv_addr_reg[8]_12 (axi_register_if_i_n_281),
        .\slv_addr_reg[8]_13 (axi_register_if_i_n_282),
        .\slv_addr_reg[8]_14 (axi_register_if_i_n_283),
        .\slv_addr_reg[8]_15 (axi_register_if_i_n_285),
        .\slv_addr_reg[8]_2 (axi_register_if_i_n_271),
        .\slv_addr_reg[8]_3 (axi_register_if_i_n_272),
        .\slv_addr_reg[8]_4 (axi_register_if_i_n_273),
        .\slv_addr_reg[8]_5 (axi_register_if_i_n_274),
        .\slv_addr_reg[8]_6 (axi_register_if_i_n_275),
        .\slv_addr_reg[8]_7 (axi_register_if_i_n_276),
        .\slv_addr_reg[8]_8 (axi_register_if_i_n_277),
        .\slv_addr_reg[8]_9 (axi_register_if_i_n_278),
        .\slv_addr_reg[8]_rep_0 (axi_register_if_i_n_315),
        .\slv_addr_reg[8]_rep__0_0 (axi_register_if_i_n_248),
        .\slv_addr_reg[8]_rep__0_1 (axi_register_if_i_n_249),
        .\slv_addr_reg[8]_rep__0_10 (axi_register_if_i_n_258),
        .\slv_addr_reg[8]_rep__0_11 (axi_register_if_i_n_259),
        .\slv_addr_reg[8]_rep__0_12 (axi_register_if_i_n_260),
        .\slv_addr_reg[8]_rep__0_13 (axi_register_if_i_n_261),
        .\slv_addr_reg[8]_rep__0_14 (axi_register_if_i_n_263),
        .\slv_addr_reg[8]_rep__0_2 (axi_register_if_i_n_250),
        .\slv_addr_reg[8]_rep__0_3 (axi_register_if_i_n_251),
        .\slv_addr_reg[8]_rep__0_4 (axi_register_if_i_n_252),
        .\slv_addr_reg[8]_rep__0_5 (axi_register_if_i_n_253),
        .\slv_addr_reg[8]_rep__0_6 (axi_register_if_i_n_254),
        .\slv_addr_reg[8]_rep__0_7 (axi_register_if_i_n_255),
        .\slv_addr_reg[8]_rep__0_8 (axi_register_if_i_n_256),
        .\slv_addr_reg[8]_rep__0_9 (axi_register_if_i_n_257),
        .\slv_addr_reg[8]_rep__1_0 (axi_register_if_i_n_316),
        .\slv_addr_reg[8]_rep__2_0 (axi_register_if_i_n_224),
        .\slv_addr_reg[8]_rep__2_1 (axi_register_if_i_n_225),
        .\slv_addr_reg[8]_rep__2_10 (axi_register_if_i_n_234),
        .\slv_addr_reg[8]_rep__2_11 (axi_register_if_i_n_235),
        .\slv_addr_reg[8]_rep__2_12 (axi_register_if_i_n_236),
        .\slv_addr_reg[8]_rep__2_13 (axi_register_if_i_n_237),
        .\slv_addr_reg[8]_rep__2_14 (axi_register_if_i_n_239),
        .\slv_addr_reg[8]_rep__2_2 (axi_register_if_i_n_226),
        .\slv_addr_reg[8]_rep__2_3 (axi_register_if_i_n_227),
        .\slv_addr_reg[8]_rep__2_4 (axi_register_if_i_n_228),
        .\slv_addr_reg[8]_rep__2_5 (axi_register_if_i_n_229),
        .\slv_addr_reg[8]_rep__2_6 (axi_register_if_i_n_230),
        .\slv_addr_reg[8]_rep__2_7 (axi_register_if_i_n_231),
        .\slv_addr_reg[8]_rep__2_8 (axi_register_if_i_n_232),
        .\slv_addr_reg[8]_rep__2_9 (axi_register_if_i_n_233),
        .\slv_addr_reg[8]_rep__3_0 (axi_register_if_i_n_317),
        .\slv_addr_reg[8]_rep__4_0 (axi_register_if_i_n_199),
        .\slv_addr_reg[8]_rep__4_1 (axi_register_if_i_n_200),
        .\slv_addr_reg[8]_rep__4_10 (axi_register_if_i_n_209),
        .\slv_addr_reg[8]_rep__4_11 (axi_register_if_i_n_210),
        .\slv_addr_reg[8]_rep__4_12 (axi_register_if_i_n_211),
        .\slv_addr_reg[8]_rep__4_13 (axi_register_if_i_n_212),
        .\slv_addr_reg[8]_rep__4_14 (axi_register_if_i_n_214),
        .\slv_addr_reg[8]_rep__4_2 (axi_register_if_i_n_201),
        .\slv_addr_reg[8]_rep__4_3 (axi_register_if_i_n_202),
        .\slv_addr_reg[8]_rep__4_4 (axi_register_if_i_n_203),
        .\slv_addr_reg[8]_rep__4_5 (axi_register_if_i_n_204),
        .\slv_addr_reg[8]_rep__4_6 (axi_register_if_i_n_205),
        .\slv_addr_reg[8]_rep__4_7 (axi_register_if_i_n_206),
        .\slv_addr_reg[8]_rep__4_8 (axi_register_if_i_n_207),
        .\slv_addr_reg[8]_rep__4_9 (axi_register_if_i_n_208),
        .\slv_addr_reg[8]_rep__5_0 (axi_register_if_i_n_318),
        .\slv_addr_reg[8]_rep__6_0 (\slv_addr_reg[8]_rep__6 ),
        .\slv_addr_reg[8]_rep__6_1 (axi_register_if_i_n_149),
        .\slv_addr_reg[8]_rep__6_2 (axi_register_if_i_n_265),
        .\slv_addr_reg[8]_rep__7_0 (axi_register_if_i_n_216),
        .\slv_addr_reg[8]_rep__7_1 (axi_register_if_i_n_217),
        .\slv_addr_reg[8]_rep__7_2 (axi_register_if_i_n_241),
        .\slv_addr_reg[8]_rep__8_0 (axi_register_if_i_n_190),
        .\slv_addr_reg[8]_rep__8_1 (axi_register_if_i_n_191),
        .\slv_addr_reg[8]_rep__9_0 (axi_register_if_i_n_287),
        .\slv_addr_reg[9]_rep_0 (\slv_addr_reg[9]_rep ),
        .\slv_addr_reg[9]_rep_1 (axi_register_if_i_n_150),
        .\slv_addr_reg[9]_rep_2 (axi_register_if_i_n_154),
        .\slv_addr_reg[9]_rep_3 (axi_register_if_i_n_155),
        .\slv_addr_reg[9]_rep_4 (axi_register_if_i_n_164),
        .\slv_addr_reg[9]_rep__0_0 (axi_register_if_i_n_192),
        .\slv_addr_reg[9]_rep__10_0 (axi_register_if_i_n_314),
        .\slv_addr_reg[9]_rep__1_0 (\slv_addr_reg[9]_rep__1 ),
        .\slv_addr_reg[9]_rep__1_1 (axi_register_if_i_n_122),
        .\slv_addr_reg[9]_rep__1_10 (axi_register_if_i_n_161),
        .\slv_addr_reg[9]_rep__1_11 (axi_register_if_i_n_166),
        .\slv_addr_reg[9]_rep__1_12 (axi_register_if_i_n_167),
        .\slv_addr_reg[9]_rep__1_13 (axi_register_if_i_n_169),
        .\slv_addr_reg[9]_rep__1_14 (axi_register_if_i_n_178),
        .\slv_addr_reg[9]_rep__1_15 (axi_register_if_i_n_182),
        .\slv_addr_reg[9]_rep__1_16 (axi_register_if_i_n_267),
        .\slv_addr_reg[9]_rep__1_2 (axi_register_if_i_n_141),
        .\slv_addr_reg[9]_rep__1_3 (axi_register_if_i_n_145),
        .\slv_addr_reg[9]_rep__1_4 (axi_register_if_i_n_147),
        .\slv_addr_reg[9]_rep__1_5 (axi_register_if_i_n_148),
        .\slv_addr_reg[9]_rep__1_6 (axi_register_if_i_n_156),
        .\slv_addr_reg[9]_rep__1_7 (axi_register_if_i_n_157),
        .\slv_addr_reg[9]_rep__1_8 (axi_register_if_i_n_158),
        .\slv_addr_reg[9]_rep__1_9 (axi_register_if_i_n_160),
        .\slv_addr_reg[9]_rep__2_0 (axi_register_if_i_n_309),
        .\slv_addr_reg[9]_rep__3_0 (axi_register_if_i_n_310),
        .\slv_addr_reg[9]_rep__4_0 (axi_register_if_i_n_185),
        .\slv_addr_reg[9]_rep__4_1 (axi_register_if_i_n_244),
        .\slv_addr_reg[9]_rep__5_0 (axi_register_if_i_n_311),
        .\slv_addr_reg[9]_rep__6_0 (axi_register_if_i_n_184),
        .\slv_addr_reg[9]_rep__6_1 (axi_register_if_i_n_220),
        .\slv_addr_reg[9]_rep__7_0 (axi_register_if_i_n_312),
        .\slv_addr_reg[9]_rep__8_0 (axi_register_if_i_n_186),
        .\slv_addr_reg[9]_rep__8_1 (axi_register_if_i_n_195),
        .\slv_addr_reg[9]_rep__9_0 (axi_register_if_i_n_313),
        .\slv_rd_addr_reg[0]_0 (axi_register_if_i_n_187),
        .\slv_rdata_reg[10] (dac0_rfdac_exdes_ctrl_axi_i_n_289),
        .\slv_rdata_reg[10]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_290),
        .\slv_rdata_reg[10]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_18),
        .\slv_rdata_reg[10]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_19),
        .\slv_rdata_reg[10]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_35),
        .\slv_rdata_reg[10]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_36),
        .\slv_rdata_reg[10]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_20),
        .\slv_rdata_reg[10]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_21),
        .\slv_rdata_reg[11] (dac0_rfdac_exdes_ctrl_axi_i_n_291),
        .\slv_rdata_reg[11]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_292),
        .\slv_rdata_reg[11]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_20),
        .\slv_rdata_reg[11]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_21),
        .\slv_rdata_reg[11]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_37),
        .\slv_rdata_reg[11]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_38),
        .\slv_rdata_reg[11]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_22),
        .\slv_rdata_reg[11]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_23),
        .\slv_rdata_reg[12] (dac0_rfdac_exdes_ctrl_axi_i_n_293),
        .\slv_rdata_reg[12]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_294),
        .\slv_rdata_reg[12]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_22),
        .\slv_rdata_reg[12]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_23),
        .\slv_rdata_reg[12]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_39),
        .\slv_rdata_reg[12]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_40),
        .\slv_rdata_reg[12]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_24),
        .\slv_rdata_reg[12]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_25),
        .\slv_rdata_reg[13] (dac0_rfdac_exdes_ctrl_axi_i_n_295),
        .\slv_rdata_reg[13]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_296),
        .\slv_rdata_reg[13]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_24),
        .\slv_rdata_reg[13]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_25),
        .\slv_rdata_reg[13]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_41),
        .\slv_rdata_reg[13]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_42),
        .\slv_rdata_reg[13]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_26),
        .\slv_rdata_reg[13]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_27),
        .\slv_rdata_reg[14] (dac0_rfdac_exdes_ctrl_axi_i_n_297),
        .\slv_rdata_reg[14]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_298),
        .\slv_rdata_reg[14]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_26),
        .\slv_rdata_reg[14]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_27),
        .\slv_rdata_reg[14]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_43),
        .\slv_rdata_reg[14]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_44),
        .\slv_rdata_reg[14]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_28),
        .\slv_rdata_reg[14]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_29),
        .\slv_rdata_reg[15] (\slv_rdata_reg[2] ),
        .\slv_rdata_reg[15]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_299),
        .\slv_rdata_reg[15]_1 (dac0_rfdac_exdes_ctrl_axi_i_n_300),
        .\slv_rdata_reg[15]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_28),
        .\slv_rdata_reg[15]_3 (dac1_rfdac_exdes_ctrl_axi_i_n_29),
        .\slv_rdata_reg[15]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_45),
        .\slv_rdata_reg[15]_5 (dac2_rfdac_exdes_ctrl_axi_i_n_46),
        .\slv_rdata_reg[15]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_30),
        .\slv_rdata_reg[15]_7 (dac3_rfdac_exdes_ctrl_axi_i_n_31),
        .\slv_rdata_reg[3] (dac0_rfdac_exdes_ctrl_axi_i_n_275),
        .\slv_rdata_reg[3]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_276),
        .\slv_rdata_reg[3]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_4),
        .\slv_rdata_reg[3]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_5),
        .\slv_rdata_reg[3]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_21),
        .\slv_rdata_reg[3]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_22),
        .\slv_rdata_reg[3]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_6),
        .\slv_rdata_reg[3]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_7),
        .\slv_rdata_reg[4] (dac0_rfdac_exdes_ctrl_axi_i_n_277),
        .\slv_rdata_reg[4]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_278),
        .\slv_rdata_reg[4]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_6),
        .\slv_rdata_reg[4]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_7),
        .\slv_rdata_reg[4]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_23),
        .\slv_rdata_reg[4]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_24),
        .\slv_rdata_reg[4]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_8),
        .\slv_rdata_reg[4]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_9),
        .\slv_rdata_reg[5] (dac0_rfdac_exdes_ctrl_axi_i_n_279),
        .\slv_rdata_reg[5]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_280),
        .\slv_rdata_reg[5]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_8),
        .\slv_rdata_reg[5]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_9),
        .\slv_rdata_reg[5]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_25),
        .\slv_rdata_reg[5]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_26),
        .\slv_rdata_reg[5]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_10),
        .\slv_rdata_reg[5]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_11),
        .\slv_rdata_reg[6] (dac0_rfdac_exdes_ctrl_axi_i_n_281),
        .\slv_rdata_reg[6]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_282),
        .\slv_rdata_reg[6]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_10),
        .\slv_rdata_reg[6]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_11),
        .\slv_rdata_reg[6]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_27),
        .\slv_rdata_reg[6]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_28),
        .\slv_rdata_reg[6]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_12),
        .\slv_rdata_reg[6]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_13),
        .\slv_rdata_reg[7] (dac0_rfdac_exdes_ctrl_axi_i_n_283),
        .\slv_rdata_reg[7]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_284),
        .\slv_rdata_reg[7]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_12),
        .\slv_rdata_reg[7]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_13),
        .\slv_rdata_reg[7]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_29),
        .\slv_rdata_reg[7]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_30),
        .\slv_rdata_reg[7]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_14),
        .\slv_rdata_reg[7]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_15),
        .\slv_rdata_reg[8] (dac0_rfdac_exdes_ctrl_axi_i_n_285),
        .\slv_rdata_reg[8]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_286),
        .\slv_rdata_reg[8]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_14),
        .\slv_rdata_reg[8]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_15),
        .\slv_rdata_reg[8]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_31),
        .\slv_rdata_reg[8]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_32),
        .\slv_rdata_reg[8]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_16),
        .\slv_rdata_reg[8]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_17),
        .\slv_rdata_reg[9] (dac0_rfdac_exdes_ctrl_axi_i_n_287),
        .\slv_rdata_reg[9]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_288),
        .\slv_rdata_reg[9]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_16),
        .\slv_rdata_reg[9]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_17),
        .\slv_rdata_reg[9]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_33),
        .\slv_rdata_reg[9]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_34),
        .\slv_rdata_reg[9]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_18),
        .\slv_rdata_reg[9]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_19),
        .slv_rden_r(slv_rden_r),
        .slv_rden_r_1(slv_rden_r_0),
        .slv_rden_r_3(slv_rden_r_3),
        .slv_rden_r_5(slv_rden_r_5),
        .slv_wren_clk2(slv_wren_clk2),
        .slv_wren_clk2_0(slv_wren_clk2_1),
        .slv_wren_clk2_2(slv_wren_clk2_4),
        .slv_wren_clk2_4(slv_wren_clk2_6),
        .slv_wren_done_pulse(slv_wren_done_pulse_7),
        .slv_wren_done_pulse_6(slv_wren_done_pulse),
        .\syncstages_ff_reg[4] (axi_register_if_i_n_16),
        .\syncstages_ff_reg[4]_0 (axi_register_if_i_n_21),
        .\syncstages_ff_reg[4]_1 (axi_register_if_i_n_22),
        .\syncstages_ff_reg[4]_2 (axi_register_if_i_n_26),
        .\timeout_timer_count_reg[0]_0 (dac_exdes_cfg_i_n_1),
        .\timeout_timer_count_reg[11]_0 ({dac_exdes_cfg_i_n_3,dac_exdes_cfg_i_n_4,dac_exdes_cfg_i_n_5,dac_exdes_cfg_i_n_6,dac_exdes_cfg_i_n_7,dac_exdes_cfg_i_n_8,dac_exdes_cfg_i_n_9,dac_exdes_cfg_i_n_10,dac_exdes_cfg_i_n_11,dac_exdes_cfg_i_n_12,dac_exdes_cfg_i_n_13,dac_exdes_cfg_i_n_14}));
  project_1_dac_source_i_0_dac0_rfdac_exdes_ctrl_axi dac0_rfdac_exdes_ctrl_axi_i
       (.E(axi_register_if_i_n_189),
        .Q({Q[5],Q[3:2]}),
        .\dac00_dg_control_0_reg[0]_0 (axi_register_if_i_n_21),
        .\dac00_dg_control_0_reg[0]_1 (axi_register_if_i_n_22),
        .dac00_dg_enable_01(dac00_dg_enable_01),
        .\dac00_dg_enable_0_reg[15]_0 (axi_register_if_i_n_193),
        .\dac00_dg_i_value_0_reg[0]_0 (axi_register_if_i_n_20),
        .\dac00_dg_inc_0_reg[0]_0 (axi_register_if_i_n_26),
        .\dac00_dg_inc_0_reg[0]_1 (axi_register_if_i_n_27),
        .dac00_dg_init_0(dac00_dg_init_0),
        .\dac00_dg_init_0_0_reg[15]_0 (axi_register_if_i_n_214),
        .\dac00_dg_init_10_0_reg[15]_0 (axi_register_if_i_n_204),
        .\dac00_dg_init_11_0_reg[15]_0 (axi_register_if_i_n_203),
        .\dac00_dg_init_12_0_reg[15]_0 (axi_register_if_i_n_202),
        .\dac00_dg_init_13_0_reg[15]_0 (axi_register_if_i_n_201),
        .\dac00_dg_init_14_0_reg[15]_0 (axi_register_if_i_n_199),
        .\dac00_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_198),
        .\dac00_dg_init_1_0_reg[15]_0 (axi_register_if_i_n_213),
        .\dac00_dg_init_2_0_reg[15]_0 (axi_register_if_i_n_212),
        .\dac00_dg_init_3_0_reg[15]_0 (axi_register_if_i_n_211),
        .\dac00_dg_init_4_0_reg[15]_0 (axi_register_if_i_n_210),
        .\dac00_dg_init_5_0_reg[15]_0 (axi_register_if_i_n_209),
        .\dac00_dg_init_6_0_reg[15]_0 (axi_register_if_i_n_208),
        .\dac00_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_207),
        .\dac00_dg_init_8_0_reg[15]_0 (axi_register_if_i_n_206),
        .\dac00_dg_init_9_0_reg[15]_0 (axi_register_if_i_n_205),
        .\dac00_dg_mult_control_0_reg[0]_0 (axi_register_if_i_n_18),
        .\dac00_dg_q_value_0_reg[0]_0 (axi_register_if_i_n_19),
        .\dac00_dg_type_0_reg[0]_0 (axi_register_if_i_n_25),
        .\dac00_dg_type_0_reg[3]_0 (\dac00_dg_type_0_reg[3] ),
        .\dac01_dg_control_0_reg[7]_0 (axi_register_if_i_n_150),
        .\dac01_dg_enable_0_reg[0]_0 (axi_register_if_i_n_152),
        .\dac01_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_154),
        .\dac01_dg_inc_0_reg[6]_0 (axi_register_if_i_n_151),
        .\dac01_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_148),
        .\dac01_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_143),
        .\dac01_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_160),
        .\dac01_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_142),
        .\dac01_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_161),
        .\dac01_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_141),
        .\dac01_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_196),
        .\dac01_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_156),
        .\dac01_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_147),
        .\dac01_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_157),
        .\dac01_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_146),
        .\dac01_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_158),
        .\dac01_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_145),
        .\dac01_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_197),
        .\dac01_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_144),
        .\dac01_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_159),
        .\dac01_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_155),
        .\dac01_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_149),
        .\dac01_dg_type_0_reg[3]_0 (axi_register_if_i_n_153),
        .\dac02_dg_control_0_reg[7]_0 (axi_register_if_i_n_163),
        .\dac02_dg_enable_0_reg[0]_0 (axi_register_if_i_n_140),
        .\dac02_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_137),
        .\dac02_dg_inc_0_reg[6]_0 (axi_register_if_i_n_162),
        .\dac02_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_165),
        .\dac02_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_170),
        .\dac02_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_129),
        .\dac02_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_171),
        .\dac02_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_128),
        .\dac02_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_172),
        .\dac02_dg_init_15_0_reg[0]_0 (axi_register_if_i_n_127),
        .\dac02_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_134),
        .\dac02_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_166),
        .\dac02_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_133),
        .\dac02_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_167),
        .\dac02_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_132),
        .\dac02_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_168),
        .\dac02_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_131),
        .\dac02_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_169),
        .\dac02_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_130),
        .\dac02_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_135),
        .\dac02_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_164),
        .\dac02_dg_type_0_reg[3]_0 (axi_register_if_i_n_139),
        .\dac03_dg_control_0_reg[0]_0 (axi_register_if_i_n_16),
        .\dac03_dg_control_0_reg[0]_1 (axi_register_if_i_n_17),
        .\dac03_dg_enable_0_reg[15]_0 (axi_register_if_i_n_190),
        .\dac03_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_174),
        .\dac03_dg_inc_0_reg[6]_0 (axi_register_if_i_n_126),
        .\dac03_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_124),
        .\dac03_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_117),
        .\dac03_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_182),
        .\dac03_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_13),
        .\dac03_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_183),
        .\dac03_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_116),
        .\dac03_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_195),
        .\dac03_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_176),
        .\dac03_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_123),
        .\dac03_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_178),
        .\dac03_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_122),
        .\dac03_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_179),
        .\dac03_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_120),
        .\dac03_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_180),
        .\dac03_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_118),
        .\dac03_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_181),
        .\dac03_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_175),
        .\dac03_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_125),
        .\dac03_dg_type_0_reg[3]_0 (axi_register_if_i_n_173),
        .dac0axi_map_wready(dac0axi_map_wready),
        .dac0slv_rdata(dac0slv_rdata),
        .dac0slv_rden(dac0slv_rden),
        .dest_out(dest_out),
        .m00_dg_control(m00_dg_control),
        .m00_dg_inc(m00_dg_inc),
        .m0_axis_clock(m0_axis_clock),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2]_rep__1 (dac0_rfdac_exdes_ctrl_axi_i_n_285),
        .\slv_addr_reg[2]_rep__1_0 (dac0_rfdac_exdes_ctrl_axi_i_n_287),
        .\slv_addr_reg[2]_rep__1_1 (dac0_rfdac_exdes_ctrl_axi_i_n_289),
        .\slv_addr_reg[2]_rep__1_2 (dac0_rfdac_exdes_ctrl_axi_i_n_291),
        .\slv_addr_reg[2]_rep__1_3 (dac0_rfdac_exdes_ctrl_axi_i_n_293),
        .\slv_addr_reg[2]_rep__1_4 (dac0_rfdac_exdes_ctrl_axi_i_n_295),
        .\slv_addr_reg[2]_rep__2 (dac0_rfdac_exdes_ctrl_axi_i_n_297),
        .\slv_addr_reg[2]_rep__2_0 (dac0_rfdac_exdes_ctrl_axi_i_n_299),
        .\slv_addr_reg[3]_rep__0 (dac0_rfdac_exdes_ctrl_axi_i_n_277),
        .\slv_addr_reg[3]_rep__0_0 (dac0_rfdac_exdes_ctrl_axi_i_n_279),
        .\slv_addr_reg[3]_rep__0_1 (dac0_rfdac_exdes_ctrl_axi_i_n_281),
        .\slv_addr_reg[3]_rep__2 (dac0_rfdac_exdes_ctrl_axi_i_n_275),
        .\slv_addr_reg[3]_rep__2_0 (dac0_rfdac_exdes_ctrl_axi_i_n_283),
        .\slv_addr_reg[5] (dac0_rfdac_exdes_ctrl_axi_i_n_276),
        .\slv_addr_reg[5]_0 (dac0_rfdac_exdes_ctrl_axi_i_n_278),
        .\slv_addr_reg[5]_1 (dac0_rfdac_exdes_ctrl_axi_i_n_280),
        .\slv_addr_reg[5]_10 (dac0_rfdac_exdes_ctrl_axi_i_n_298),
        .\slv_addr_reg[5]_11 (dac0_rfdac_exdes_ctrl_axi_i_n_300),
        .\slv_addr_reg[5]_2 (dac0_rfdac_exdes_ctrl_axi_i_n_282),
        .\slv_addr_reg[5]_3 (dac0_rfdac_exdes_ctrl_axi_i_n_284),
        .\slv_addr_reg[5]_4 (dac0_rfdac_exdes_ctrl_axi_i_n_286),
        .\slv_addr_reg[5]_5 (dac0_rfdac_exdes_ctrl_axi_i_n_288),
        .\slv_addr_reg[5]_6 (dac0_rfdac_exdes_ctrl_axi_i_n_290),
        .\slv_addr_reg[5]_7 (dac0_rfdac_exdes_ctrl_axi_i_n_292),
        .\slv_addr_reg[5]_8 (dac0_rfdac_exdes_ctrl_axi_i_n_294),
        .\slv_addr_reg[5]_9 (dac0_rfdac_exdes_ctrl_axi_i_n_296),
        .\slv_rdata[0]_i_3_0 (axi_register_if_i_n_192),
        .\slv_rdata[0]_i_3_1 (\slv_addr_reg[9]_rep__1 ),
        .\slv_rdata[14]_i_2_0 (axi_register_if_i_n_191),
        .\slv_rdata[15]_i_3_0 (axi_register_if_i_n_287),
        .\slv_rdata_reg[0]_0 (\slv_addr_reg[3]_rep__2 ),
        .\slv_rdata_reg[0]_1 (axi_register_if_i_n_194),
        .\slv_rdata_reg[10]_0 (axi_register_if_i_n_44),
        .\slv_rdata_reg[10]_i_15_0 (axi_register_if_i_n_318),
        .\slv_rdata_reg[10]_i_15_1 (\slv_addr_reg[8]_rep__6 ),
        .\slv_rdata_reg[11]_0 (axi_register_if_i_n_45),
        .\slv_rdata_reg[12]_0 (axi_register_if_i_n_46),
        .\slv_rdata_reg[13]_0 (axi_register_if_i_n_47),
        .\slv_rdata_reg[14]_0 (axi_register_if_i_n_219),
        .\slv_rdata_reg[14]_1 (axi_register_if_i_n_48),
        .\slv_rdata_reg[15]_0 (\slv_rdata_reg[0] ),
        .\slv_rdata_reg[15]_1 (axi_register_if_i_n_49),
        .\slv_rdata_reg[15]_i_14_0 (axi_register_if_i_n_314),
        .\slv_rdata_reg[1]_i_24_0 (axi_register_if_i_n_186),
        .\slv_rdata_reg[2]_0 (\slv_rdata_reg[2] ),
        .\slv_rdata_reg[2]_1 (\slv_rdata_reg[2]_0 ),
        .\slv_rdata_reg[2]_i_23_0 (axi_register_if_i_n_200),
        .\slv_rdata_reg[3]_0 (axi_register_if_i_n_308),
        .\slv_rdata_reg[3]_1 (axi_register_if_i_n_28),
        .\slv_rdata_reg[4]_0 (axi_register_if_i_n_38),
        .\slv_rdata_reg[5]_0 (axi_register_if_i_n_39),
        .\slv_rdata_reg[6]_0 (axi_register_if_i_n_319),
        .\slv_rdata_reg[6]_1 (axi_register_if_i_n_40),
        .\slv_rdata_reg[7]_0 (axi_register_if_i_n_41),
        .\slv_rdata_reg[8]_0 (axi_register_if_i_n_42),
        .\slv_rdata_reg[8]_i_13_0 (axi_register_if_i_n_313),
        .\slv_rdata_reg[9]_0 (axi_register_if_i_n_43),
        .slv_rden_r(slv_rden_r),
        .slv_wren_clk2(slv_wren_clk2),
        .slv_wren_done_pulse(slv_wren_done_pulse));
  project_1_dac_source_i_0_dac1_rfdac_exdes_ctrl_axi dac1_rfdac_exdes_ctrl_axi_i
       (.E(axi_register_if_i_n_215),
        .Q({Q[5],Q[3:2]}),
        .\dac10_dg_control_0_reg[0]_0 (axi_register_if_i_n_55),
        .\dac10_dg_control_0_reg[0]_1 (axi_register_if_i_n_56),
        .dac10_dg_enable_01(dac10_dg_enable_01),
        .\dac10_dg_enable_0_reg[15]_0 (axi_register_if_i_n_218),
        .\dac10_dg_i_value_0_reg[0]_0 (axi_register_if_i_n_54),
        .\dac10_dg_inc_0_reg[0]_0 (axi_register_if_i_n_58),
        .\dac10_dg_init_0_0_reg[15]_0 (axi_register_if_i_n_239),
        .\dac10_dg_init_10_0_reg[15]_0 (axi_register_if_i_n_229),
        .\dac10_dg_init_11_0_reg[15]_0 (axi_register_if_i_n_228),
        .\dac10_dg_init_12_0_reg[15]_0 (axi_register_if_i_n_227),
        .\dac10_dg_init_13_0_reg[15]_0 (axi_register_if_i_n_226),
        .\dac10_dg_init_14_0_reg[15]_0 (axi_register_if_i_n_224),
        .\dac10_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_223),
        .\dac10_dg_init_1_0_reg[15]_0 (axi_register_if_i_n_238),
        .\dac10_dg_init_2_0_reg[15]_0 (axi_register_if_i_n_237),
        .\dac10_dg_init_3_0_reg[15]_0 (axi_register_if_i_n_236),
        .\dac10_dg_init_4_0_reg[15]_0 (axi_register_if_i_n_235),
        .\dac10_dg_init_5_0_reg[15]_0 (axi_register_if_i_n_234),
        .\dac10_dg_init_6_0_reg[15]_0 (axi_register_if_i_n_233),
        .\dac10_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_232),
        .\dac10_dg_init_8_0_reg[15]_0 (axi_register_if_i_n_231),
        .\dac10_dg_init_9_0_reg[15]_0 (axi_register_if_i_n_230),
        .\dac10_dg_mult_control_0_reg[0]_0 (axi_register_if_i_n_52),
        .\dac10_dg_q_value_0_reg[0]_0 (axi_register_if_i_n_53),
        .\dac10_dg_type_0_reg[0]_0 (axi_register_if_i_n_57),
        .\dac11_dg_control_0_reg[7]_0 (axi_register_if_i_n_150),
        .\dac11_dg_enable_0_reg[0]_0 (axi_register_if_i_n_152),
        .\dac11_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_154),
        .\dac11_dg_inc_0_reg[6]_0 (axi_register_if_i_n_151),
        .\dac11_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_148),
        .\dac11_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_143),
        .\dac11_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_160),
        .\dac11_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_142),
        .\dac11_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_161),
        .\dac11_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_141),
        .\dac11_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_221),
        .\dac11_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_156),
        .\dac11_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_147),
        .\dac11_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_157),
        .\dac11_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_146),
        .\dac11_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_158),
        .\dac11_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_145),
        .\dac11_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_222),
        .\dac11_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_144),
        .\dac11_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_159),
        .\dac11_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_155),
        .\dac11_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_149),
        .\dac11_dg_type_0_reg[3]_0 (axi_register_if_i_n_153),
        .\dac12_dg_control_0_reg[7]_0 (axi_register_if_i_n_163),
        .\dac12_dg_enable_0_reg[0]_0 (axi_register_if_i_n_140),
        .\dac12_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_137),
        .\dac12_dg_inc_0_reg[6]_0 (axi_register_if_i_n_162),
        .\dac12_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_165),
        .\dac12_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_170),
        .\dac12_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_129),
        .\dac12_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_171),
        .\dac12_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_128),
        .\dac12_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_172),
        .\dac12_dg_init_15_0_reg[0]_0 (axi_register_if_i_n_127),
        .\dac12_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_134),
        .\dac12_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_166),
        .\dac12_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_133),
        .\dac12_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_167),
        .\dac12_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_132),
        .\dac12_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_168),
        .\dac12_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_131),
        .\dac12_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_169),
        .\dac12_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_130),
        .\dac12_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_135),
        .\dac12_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_164),
        .\dac12_dg_type_0_reg[3]_0 (axi_register_if_i_n_139),
        .\dac13_dg_control_0_reg[0]_0 (axi_register_if_i_n_50),
        .\dac13_dg_control_0_reg[0]_1 (axi_register_if_i_n_51),
        .\dac13_dg_enable_0_reg[15]_0 (axi_register_if_i_n_216),
        .\dac13_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_174),
        .\dac13_dg_inc_0_reg[6]_0 (axi_register_if_i_n_126),
        .\dac13_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_124),
        .\dac13_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_117),
        .\dac13_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_182),
        .\dac13_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_13),
        .\dac13_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_183),
        .\dac13_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_116),
        .\dac13_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_220),
        .\dac13_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_176),
        .\dac13_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_123),
        .\dac13_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_178),
        .\dac13_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_122),
        .\dac13_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_179),
        .\dac13_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_120),
        .\dac13_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_180),
        .\dac13_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_118),
        .\dac13_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_181),
        .\dac13_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_175),
        .\dac13_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_125),
        .\dac13_dg_type_0_reg[3]_0 (axi_register_if_i_n_173),
        .dac1axi_map_wready(dac1axi_map_wready),
        .dac1slv_rdata(dac1slv_rdata),
        .dac1slv_rden(dac1slv_rden),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2]_rep__2 (dac1_rfdac_exdes_ctrl_axi_i_n_14),
        .\slv_addr_reg[2]_rep__3 (dac1_rfdac_exdes_ctrl_axi_i_n_16),
        .\slv_addr_reg[2]_rep__3_0 (dac1_rfdac_exdes_ctrl_axi_i_n_18),
        .\slv_addr_reg[2]_rep__3_1 (dac1_rfdac_exdes_ctrl_axi_i_n_20),
        .\slv_addr_reg[2]_rep__3_2 (dac1_rfdac_exdes_ctrl_axi_i_n_22),
        .\slv_addr_reg[2]_rep__3_3 (dac1_rfdac_exdes_ctrl_axi_i_n_24),
        .\slv_addr_reg[2]_rep__3_4 (dac1_rfdac_exdes_ctrl_axi_i_n_26),
        .\slv_addr_reg[2]_rep__3_5 (dac1_rfdac_exdes_ctrl_axi_i_n_28),
        .\slv_addr_reg[3]_rep__0 (dac1_rfdac_exdes_ctrl_axi_i_n_6),
        .\slv_addr_reg[3]_rep__0_0 (dac1_rfdac_exdes_ctrl_axi_i_n_8),
        .\slv_addr_reg[3]_rep__0_1 (dac1_rfdac_exdes_ctrl_axi_i_n_10),
        .\slv_addr_reg[3]_rep__2 (dac1_rfdac_exdes_ctrl_axi_i_n_4),
        .\slv_addr_reg[3]_rep__2_0 (dac1_rfdac_exdes_ctrl_axi_i_n_12),
        .\slv_addr_reg[5] (dac1_rfdac_exdes_ctrl_axi_i_n_5),
        .\slv_addr_reg[5]_0 (dac1_rfdac_exdes_ctrl_axi_i_n_7),
        .\slv_addr_reg[5]_1 (dac1_rfdac_exdes_ctrl_axi_i_n_9),
        .\slv_addr_reg[5]_10 (dac1_rfdac_exdes_ctrl_axi_i_n_27),
        .\slv_addr_reg[5]_11 (dac1_rfdac_exdes_ctrl_axi_i_n_29),
        .\slv_addr_reg[5]_2 (dac1_rfdac_exdes_ctrl_axi_i_n_11),
        .\slv_addr_reg[5]_3 (dac1_rfdac_exdes_ctrl_axi_i_n_13),
        .\slv_addr_reg[5]_4 (dac1_rfdac_exdes_ctrl_axi_i_n_15),
        .\slv_addr_reg[5]_5 (dac1_rfdac_exdes_ctrl_axi_i_n_17),
        .\slv_addr_reg[5]_6 (dac1_rfdac_exdes_ctrl_axi_i_n_19),
        .\slv_addr_reg[5]_7 (dac1_rfdac_exdes_ctrl_axi_i_n_21),
        .\slv_addr_reg[5]_8 (dac1_rfdac_exdes_ctrl_axi_i_n_23),
        .\slv_addr_reg[5]_9 (dac1_rfdac_exdes_ctrl_axi_i_n_25),
        .\slv_rdata[15]_i_2_0 (axi_register_if_i_n_192),
        .\slv_rdata[15]_i_2_1 (axi_register_if_i_n_191),
        .\slv_rdata_reg[0]_0 (\slv_addr_reg[3]_rep__2 ),
        .\slv_rdata_reg[0]_1 (axi_register_if_i_n_219),
        .\slv_rdata_reg[10]_0 (axi_register_if_i_n_66),
        .\slv_rdata_reg[10]_i_11__0_0 (axi_register_if_i_n_312),
        .\slv_rdata_reg[11]_0 (axi_register_if_i_n_67),
        .\slv_rdata_reg[11]_i_15__0_0 (axi_register_if_i_n_317),
        .\slv_rdata_reg[12]_0 (axi_register_if_i_n_68),
        .\slv_rdata_reg[13]_0 (axi_register_if_i_n_69),
        .\slv_rdata_reg[14]_0 (axi_register_if_i_n_70),
        .\slv_rdata_reg[15]_0 (axi_register_if_i_n_320),
        .\slv_rdata_reg[15]_1 (\slv_rdata_reg[0] ),
        .\slv_rdata_reg[15]_2 (axi_register_if_i_n_71),
        .\slv_rdata_reg[15]_i_12__0_0 (axi_register_if_i_n_186),
        .\slv_rdata_reg[15]_i_12__0_1 (axi_register_if_i_n_200),
        .\slv_rdata_reg[1]_i_6__0_0 (axi_register_if_i_n_217),
        .\slv_rdata_reg[2]_0 (\slv_rdata_reg[2] ),
        .\slv_rdata_reg[2]_1 (\slv_rdata_reg[2]_0 ),
        .\slv_rdata_reg[3]_0 (axi_register_if_i_n_59),
        .\slv_rdata_reg[3]_i_17__0_0 (axi_register_if_i_n_184),
        .\slv_rdata_reg[3]_i_17__0_1 (axi_register_if_i_n_225),
        .\slv_rdata_reg[4]_0 (axi_register_if_i_n_60),
        .\slv_rdata_reg[5]_0 (axi_register_if_i_n_61),
        .\slv_rdata_reg[6]_0 (axi_register_if_i_n_319),
        .\slv_rdata_reg[6]_1 (axi_register_if_i_n_62),
        .\slv_rdata_reg[7]_0 (axi_register_if_i_n_63),
        .\slv_rdata_reg[8]_0 (axi_register_if_i_n_64),
        .\slv_rdata_reg[9]_0 (axi_register_if_i_n_243),
        .\slv_rdata_reg[9]_1 (axi_register_if_i_n_65),
        .slv_rden_r(slv_rden_r_0),
        .slv_wren_clk2(slv_wren_clk2_1),
        .slv_wren_done_pulse(slv_wren_done_pulse_2));
  project_1_dac_source_i_0_dac2_rfdac_exdes_ctrl_axi dac2_rfdac_exdes_ctrl_axi_i
       (.E(axi_register_if_i_n_240),
        .Q({Q[5],Q[3:2]}),
        .\axi_rdata[11]_i_2 (axi_register_if_i_n_187),
        .clk1_ready_pulse_reg(dac2_rfdac_exdes_ctrl_axi_i_n_3),
        .dac1slv_rdata(dac1slv_rdata[11:1]),
        .\dac20_dg_control_0_reg[0]_0 (axi_register_if_i_n_77),
        .\dac20_dg_control_0_reg[0]_1 (axi_register_if_i_n_78),
        .dac20_dg_enable_01(dac20_dg_enable_01),
        .\dac20_dg_enable_0_reg[15]_0 (axi_register_if_i_n_242),
        .\dac20_dg_i_value_0_reg[0]_0 (axi_register_if_i_n_76),
        .\dac20_dg_inc_0_reg[0]_0 (axi_register_if_i_n_80),
        .\dac20_dg_init_0_0_reg[15]_0 (axi_register_if_i_n_263),
        .\dac20_dg_init_10_0_reg[15]_0 (axi_register_if_i_n_253),
        .\dac20_dg_init_11_0_reg[15]_0 (axi_register_if_i_n_252),
        .\dac20_dg_init_12_0_reg[15]_0 (axi_register_if_i_n_251),
        .\dac20_dg_init_13_0_reg[15]_0 (axi_register_if_i_n_250),
        .\dac20_dg_init_14_0_reg[15]_0 (axi_register_if_i_n_248),
        .\dac20_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_247),
        .\dac20_dg_init_1_0_reg[15]_0 (axi_register_if_i_n_262),
        .\dac20_dg_init_2_0_reg[15]_0 (axi_register_if_i_n_261),
        .\dac20_dg_init_3_0_reg[15]_0 (axi_register_if_i_n_260),
        .\dac20_dg_init_4_0_reg[15]_0 (axi_register_if_i_n_259),
        .\dac20_dg_init_5_0_reg[15]_0 (axi_register_if_i_n_258),
        .\dac20_dg_init_6_0_reg[15]_0 (axi_register_if_i_n_257),
        .\dac20_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_256),
        .\dac20_dg_init_8_0_reg[15]_0 (axi_register_if_i_n_255),
        .\dac20_dg_init_9_0_reg[15]_0 (axi_register_if_i_n_254),
        .\dac20_dg_mult_control_0_reg[0]_0 (axi_register_if_i_n_74),
        .\dac20_dg_q_value_0_reg[0]_0 (axi_register_if_i_n_75),
        .\dac20_dg_type_0_reg[0]_0 (axi_register_if_i_n_79),
        .\dac21_dg_control_0_reg[7]_0 (axi_register_if_i_n_150),
        .\dac21_dg_enable_0_reg[0]_0 (axi_register_if_i_n_152),
        .\dac21_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_154),
        .\dac21_dg_inc_0_reg[6]_0 (axi_register_if_i_n_151),
        .\dac21_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_148),
        .\dac21_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_143),
        .\dac21_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_160),
        .\dac21_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_142),
        .\dac21_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_161),
        .\dac21_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_141),
        .\dac21_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_245),
        .\dac21_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_156),
        .\dac21_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_147),
        .\dac21_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_157),
        .\dac21_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_146),
        .\dac21_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_158),
        .\dac21_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_145),
        .\dac21_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_246),
        .\dac21_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_144),
        .\dac21_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_159),
        .\dac21_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_155),
        .\dac21_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_149),
        .\dac21_dg_type_0_reg[3]_0 (axi_register_if_i_n_153),
        .\dac22_dg_control_0_reg[7]_0 (axi_register_if_i_n_163),
        .\dac22_dg_enable_0_reg[0]_0 (axi_register_if_i_n_140),
        .\dac22_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_137),
        .\dac22_dg_inc_0_reg[6]_0 (axi_register_if_i_n_162),
        .\dac22_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_165),
        .\dac22_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_170),
        .\dac22_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_129),
        .\dac22_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_171),
        .\dac22_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_128),
        .\dac22_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_172),
        .\dac22_dg_init_15_0_reg[0]_0 (axi_register_if_i_n_127),
        .\dac22_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_134),
        .\dac22_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_166),
        .\dac22_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_133),
        .\dac22_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_167),
        .\dac22_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_132),
        .\dac22_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_168),
        .\dac22_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_131),
        .\dac22_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_169),
        .\dac22_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_130),
        .\dac22_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_135),
        .\dac22_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_164),
        .\dac22_dg_type_0_reg[3]_0 (axi_register_if_i_n_139),
        .\dac23_dg_control_0_reg[0]_0 (axi_register_if_i_n_72),
        .\dac23_dg_control_0_reg[0]_1 (axi_register_if_i_n_73),
        .\dac23_dg_enable_0_reg[15]_0 (axi_register_if_i_n_241),
        .\dac23_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_174),
        .\dac23_dg_inc_0_reg[6]_0 (axi_register_if_i_n_126),
        .\dac23_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_124),
        .\dac23_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_117),
        .\dac23_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_182),
        .\dac23_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_13),
        .\dac23_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_183),
        .\dac23_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_116),
        .\dac23_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_244),
        .\dac23_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_176),
        .\dac23_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_123),
        .\dac23_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_178),
        .\dac23_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_122),
        .\dac23_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_179),
        .\dac23_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_120),
        .\dac23_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_180),
        .\dac23_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_118),
        .\dac23_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_181),
        .\dac23_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_175),
        .\dac23_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_125),
        .\dac23_dg_type_0_reg[3]_0 (axi_register_if_i_n_173),
        .dac2axi_map_wready(dac2axi_map_wready),
        .dac2slv_rden(dac2slv_rden),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2]_rep__4 (dac2_rfdac_exdes_ctrl_axi_i_n_31),
        .\slv_addr_reg[2]_rep__4_0 (dac2_rfdac_exdes_ctrl_axi_i_n_33),
        .\slv_addr_reg[2]_rep__4_1 (dac2_rfdac_exdes_ctrl_axi_i_n_35),
        .\slv_addr_reg[2]_rep__4_2 (dac2_rfdac_exdes_ctrl_axi_i_n_37),
        .\slv_addr_reg[2]_rep__4_3 (dac2_rfdac_exdes_ctrl_axi_i_n_39),
        .\slv_addr_reg[2]_rep__4_4 (dac2_rfdac_exdes_ctrl_axi_i_n_41),
        .\slv_addr_reg[2]_rep__4_5 (dac2_rfdac_exdes_ctrl_axi_i_n_43),
        .\slv_addr_reg[2]_rep__4_6 (dac2_rfdac_exdes_ctrl_axi_i_n_45),
        .\slv_addr_reg[3]_rep__0 (dac2_rfdac_exdes_ctrl_axi_i_n_23),
        .\slv_addr_reg[3]_rep__0_0 (dac2_rfdac_exdes_ctrl_axi_i_n_25),
        .\slv_addr_reg[3]_rep__0_1 (dac2_rfdac_exdes_ctrl_axi_i_n_27),
        .\slv_addr_reg[3]_rep__1 (dac2_rfdac_exdes_ctrl_axi_i_n_21),
        .\slv_addr_reg[3]_rep__1_0 (dac2_rfdac_exdes_ctrl_axi_i_n_29),
        .\slv_addr_reg[5] (dac2_rfdac_exdes_ctrl_axi_i_n_22),
        .\slv_addr_reg[5]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_24),
        .\slv_addr_reg[5]_1 (dac2_rfdac_exdes_ctrl_axi_i_n_26),
        .\slv_addr_reg[5]_10 (dac2_rfdac_exdes_ctrl_axi_i_n_44),
        .\slv_addr_reg[5]_11 (dac2_rfdac_exdes_ctrl_axi_i_n_46),
        .\slv_addr_reg[5]_2 (dac2_rfdac_exdes_ctrl_axi_i_n_28),
        .\slv_addr_reg[5]_3 (dac2_rfdac_exdes_ctrl_axi_i_n_30),
        .\slv_addr_reg[5]_4 (dac2_rfdac_exdes_ctrl_axi_i_n_32),
        .\slv_addr_reg[5]_5 (dac2_rfdac_exdes_ctrl_axi_i_n_34),
        .\slv_addr_reg[5]_6 (dac2_rfdac_exdes_ctrl_axi_i_n_36),
        .\slv_addr_reg[5]_7 (dac2_rfdac_exdes_ctrl_axi_i_n_38),
        .\slv_addr_reg[5]_8 (dac2_rfdac_exdes_ctrl_axi_i_n_40),
        .\slv_addr_reg[5]_9 (dac2_rfdac_exdes_ctrl_axi_i_n_42),
        .\slv_rdata[15]_i_2__0_0 (axi_register_if_i_n_217),
        .\slv_rdata[15]_i_2__0_1 (axi_register_if_i_n_192),
        .\slv_rdata_reg[0]_0 (axi_register_if_i_n_243),
        .\slv_rdata_reg[0]_i_5__1_0 (\slv_addr_reg[9]_rep ),
        .\slv_rdata_reg[10]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_18),
        .\slv_rdata_reg[10]_1 (axi_register_if_i_n_88),
        .\slv_rdata_reg[11]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_19),
        .\slv_rdata_reg[11]_1 (axi_register_if_i_n_89),
        .\slv_rdata_reg[12]_0 (axi_register_if_i_n_90),
        .\slv_rdata_reg[12]_i_15__1_0 (axi_register_if_i_n_316),
        .\slv_rdata_reg[13]_0 (axi_register_if_i_n_320),
        .\slv_rdata_reg[13]_1 (axi_register_if_i_n_91),
        .\slv_rdata_reg[13]_i_17__1_0 (axi_register_if_i_n_311),
        .\slv_rdata_reg[14]_0 (axi_register_if_i_n_92),
        .\slv_rdata_reg[15]_0 ({dac2slv_rdata[15:12],dac2slv_rdata[0]}),
        .\slv_rdata_reg[15]_1 (\slv_addr_reg[2]_rep__4 ),
        .\slv_rdata_reg[15]_2 (\slv_rdata_reg[0] ),
        .\slv_rdata_reg[15]_3 (axi_register_if_i_n_93),
        .\slv_rdata_reg[15]_i_12__1_0 (axi_register_if_i_n_225),
        .\slv_rdata_reg[15]_i_12__1_1 (axi_register_if_i_n_184),
        .\slv_rdata_reg[1]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_4),
        .\slv_rdata_reg[2]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_10),
        .\slv_rdata_reg[2]_1 (\slv_rdata_reg[2] ),
        .\slv_rdata_reg[2]_2 (\slv_rdata_reg[2]_0 ),
        .\slv_rdata_reg[3]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_11),
        .\slv_rdata_reg[3]_1 (axi_register_if_i_n_81),
        .\slv_rdata_reg[4]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_12),
        .\slv_rdata_reg[4]_1 (axi_register_if_i_n_82),
        .\slv_rdata_reg[4]_i_18__1_0 (axi_register_if_i_n_249),
        .\slv_rdata_reg[5]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_13),
        .\slv_rdata_reg[5]_1 (axi_register_if_i_n_83),
        .\slv_rdata_reg[5]_i_16__1_0 (axi_register_if_i_n_185),
        .\slv_rdata_reg[6]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_14),
        .\slv_rdata_reg[6]_1 (axi_register_if_i_n_319),
        .\slv_rdata_reg[6]_2 (axi_register_if_i_n_84),
        .\slv_rdata_reg[7]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_15),
        .\slv_rdata_reg[7]_1 (axi_register_if_i_n_85),
        .\slv_rdata_reg[8]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_16),
        .\slv_rdata_reg[8]_1 (axi_register_if_i_n_86),
        .\slv_rdata_reg[9]_0 (dac2_rfdac_exdes_ctrl_axi_i_n_17),
        .\slv_rdata_reg[9]_1 (axi_register_if_i_n_87),
        .slv_rden_r(slv_rden_r_3),
        .slv_rden_r_0(slv_rden_r),
        .slv_rden_r_2(slv_rden_r_0),
        .slv_rden_r_reg_0(dac2_rfdac_exdes_ctrl_axi_i_n_2),
        .slv_wren_clk2(slv_wren_clk2_4),
        .slv_wren_done_pulse(slv_wren_done_pulse),
        .slv_wren_done_pulse_1(slv_wren_done_pulse_2));
  project_1_dac_source_i_0_dac3_rfdac_exdes_ctrl_axi dac3_rfdac_exdes_ctrl_axi_i
       (.E(axi_register_if_i_n_264),
        .Q({Q[6:5],Q[3:2]}),
        .\axi_bresp[1]_i_2 (dac2_rfdac_exdes_ctrl_axi_i_n_2),
        .bank_write_done(bank_write_done),
        .\dac30_dg_control_0_reg[0]_0 (axi_register_if_i_n_99),
        .\dac30_dg_control_0_reg[0]_1 (axi_register_if_i_n_100),
        .dac30_dg_enable_01(dac30_dg_enable_01),
        .\dac30_dg_enable_0_reg[15]_0 (axi_register_if_i_n_266),
        .\dac30_dg_i_value_0_reg[0]_0 (axi_register_if_i_n_98),
        .\dac30_dg_inc_0_reg[0]_0 (axi_register_if_i_n_102),
        .\dac30_dg_init_0_0_reg[15]_0 (axi_register_if_i_n_285),
        .\dac30_dg_init_10_0_reg[15]_0 (axi_register_if_i_n_275),
        .\dac30_dg_init_11_0_reg[15]_0 (axi_register_if_i_n_274),
        .\dac30_dg_init_12_0_reg[15]_0 (axi_register_if_i_n_273),
        .\dac30_dg_init_13_0_reg[15]_0 (axi_register_if_i_n_272),
        .\dac30_dg_init_14_0_reg[15]_0 (axi_register_if_i_n_271),
        .\dac30_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_270),
        .\dac30_dg_init_1_0_reg[15]_0 (axi_register_if_i_n_284),
        .\dac30_dg_init_2_0_reg[15]_0 (axi_register_if_i_n_283),
        .\dac30_dg_init_3_0_reg[15]_0 (axi_register_if_i_n_282),
        .\dac30_dg_init_4_0_reg[15]_0 (axi_register_if_i_n_281),
        .\dac30_dg_init_5_0_reg[15]_0 (axi_register_if_i_n_280),
        .\dac30_dg_init_6_0_reg[15]_0 (axi_register_if_i_n_279),
        .\dac30_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_278),
        .\dac30_dg_init_8_0_reg[15]_0 (axi_register_if_i_n_277),
        .\dac30_dg_init_9_0_reg[15]_0 (axi_register_if_i_n_276),
        .\dac30_dg_mult_control_0_reg[0]_0 (axi_register_if_i_n_96),
        .\dac30_dg_q_value_0_reg[0]_0 (axi_register_if_i_n_97),
        .\dac30_dg_type_0_reg[0]_0 (axi_register_if_i_n_101),
        .\dac31_dg_control_0_reg[7]_0 (axi_register_if_i_n_150),
        .\dac31_dg_enable_0_reg[0]_0 (axi_register_if_i_n_152),
        .\dac31_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_154),
        .\dac31_dg_inc_0_reg[6]_0 (axi_register_if_i_n_151),
        .\dac31_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_148),
        .\dac31_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_143),
        .\dac31_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_160),
        .\dac31_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_142),
        .\dac31_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_161),
        .\dac31_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_141),
        .\dac31_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_268),
        .\dac31_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_156),
        .\dac31_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_147),
        .\dac31_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_157),
        .\dac31_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_146),
        .\dac31_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_158),
        .\dac31_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_145),
        .\dac31_dg_init_7_0_reg[15]_0 (axi_register_if_i_n_269),
        .\dac31_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_144),
        .\dac31_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_159),
        .\dac31_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_155),
        .\dac31_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_149),
        .\dac31_dg_type_0_reg[3]_0 (axi_register_if_i_n_153),
        .\dac32_dg_control_0_reg[7]_0 (axi_register_if_i_n_163),
        .\dac32_dg_enable_0_reg[0]_0 (axi_register_if_i_n_140),
        .\dac32_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_137),
        .\dac32_dg_inc_0_reg[6]_0 (axi_register_if_i_n_162),
        .\dac32_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_165),
        .\dac32_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_170),
        .\dac32_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_129),
        .\dac32_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_171),
        .\dac32_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_128),
        .\dac32_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_172),
        .\dac32_dg_init_15_0_reg[0]_0 (axi_register_if_i_n_127),
        .\dac32_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_134),
        .\dac32_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_166),
        .\dac32_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_133),
        .\dac32_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_167),
        .\dac32_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_132),
        .\dac32_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_168),
        .\dac32_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_131),
        .\dac32_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_169),
        .\dac32_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_130),
        .\dac32_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_135),
        .\dac32_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_164),
        .\dac32_dg_type_0_reg[3]_0 (axi_register_if_i_n_139),
        .\dac33_dg_control_0_reg[0]_0 (axi_register_if_i_n_94),
        .\dac33_dg_control_0_reg[0]_1 (axi_register_if_i_n_95),
        .\dac33_dg_enable_0_reg[15]_0 (axi_register_if_i_n_265),
        .\dac33_dg_i_value_0_reg[15]_0 (axi_register_if_i_n_174),
        .\dac33_dg_inc_0_reg[6]_0 (axi_register_if_i_n_126),
        .\dac33_dg_init_0_0_reg[0]_0 (axi_register_if_i_n_124),
        .\dac33_dg_init_10_0_reg[0]_0 (axi_register_if_i_n_117),
        .\dac33_dg_init_11_0_reg[0]_0 (axi_register_if_i_n_182),
        .\dac33_dg_init_12_0_reg[0]_0 (axi_register_if_i_n_13),
        .\dac33_dg_init_13_0_reg[0]_0 (axi_register_if_i_n_183),
        .\dac33_dg_init_14_0_reg[0]_0 (axi_register_if_i_n_116),
        .\dac33_dg_init_15_0_reg[15]_0 (axi_register_if_i_n_267),
        .\dac33_dg_init_1_0_reg[0]_0 (axi_register_if_i_n_176),
        .\dac33_dg_init_2_0_reg[0]_0 (axi_register_if_i_n_123),
        .\dac33_dg_init_3_0_reg[0]_0 (axi_register_if_i_n_178),
        .\dac33_dg_init_4_0_reg[0]_0 (axi_register_if_i_n_122),
        .\dac33_dg_init_5_0_reg[0]_0 (axi_register_if_i_n_179),
        .\dac33_dg_init_6_0_reg[0]_0 (axi_register_if_i_n_120),
        .\dac33_dg_init_7_0_reg[0]_0 (axi_register_if_i_n_180),
        .\dac33_dg_init_8_0_reg[0]_0 (axi_register_if_i_n_118),
        .\dac33_dg_init_9_0_reg[0]_0 (axi_register_if_i_n_181),
        .\dac33_dg_mult_control_0_reg[2]_0 (axi_register_if_i_n_175),
        .\dac33_dg_q_value_0_reg[15]_0 (axi_register_if_i_n_125),
        .\dac33_dg_type_0_reg[3]_0 (axi_register_if_i_n_173),
        .dac3axi_map_wready(dac3axi_map_wready),
        .dac3slv_rdata(dac3slv_rdata),
        .dac3slv_rden(dac3slv_rden),
        .dac_dg_slv_wren(dac_dg_slv_wren),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wvalid(s_axi_wvalid),
        .\slv_addr_reg[2]_rep__0 (dac3_rfdac_exdes_ctrl_axi_i_n_16),
        .\slv_addr_reg[2]_rep__0_0 (dac3_rfdac_exdes_ctrl_axi_i_n_18),
        .\slv_addr_reg[2]_rep__0_1 (dac3_rfdac_exdes_ctrl_axi_i_n_20),
        .\slv_addr_reg[2]_rep__0_2 (dac3_rfdac_exdes_ctrl_axi_i_n_22),
        .\slv_addr_reg[2]_rep__0_3 (dac3_rfdac_exdes_ctrl_axi_i_n_24),
        .\slv_addr_reg[2]_rep__0_4 (dac3_rfdac_exdes_ctrl_axi_i_n_26),
        .\slv_addr_reg[2]_rep__0_5 (dac3_rfdac_exdes_ctrl_axi_i_n_28),
        .\slv_addr_reg[2]_rep__0_6 (dac3_rfdac_exdes_ctrl_axi_i_n_30),
        .\slv_addr_reg[3]_rep (dac3_rfdac_exdes_ctrl_axi_i_n_12),
        .\slv_addr_reg[3]_rep_0 (dac3_rfdac_exdes_ctrl_axi_i_n_14),
        .\slv_addr_reg[3]_rep__0 (dac3_rfdac_exdes_ctrl_axi_i_n_6),
        .\slv_addr_reg[3]_rep__0_0 (dac3_rfdac_exdes_ctrl_axi_i_n_8),
        .\slv_addr_reg[3]_rep__0_1 (dac3_rfdac_exdes_ctrl_axi_i_n_10),
        .\slv_addr_reg[5] (dac3_rfdac_exdes_ctrl_axi_i_n_7),
        .\slv_addr_reg[5]_0 (dac3_rfdac_exdes_ctrl_axi_i_n_9),
        .\slv_addr_reg[5]_1 (dac3_rfdac_exdes_ctrl_axi_i_n_11),
        .\slv_addr_reg[5]_10 (dac3_rfdac_exdes_ctrl_axi_i_n_29),
        .\slv_addr_reg[5]_11 (dac3_rfdac_exdes_ctrl_axi_i_n_31),
        .\slv_addr_reg[5]_2 (dac3_rfdac_exdes_ctrl_axi_i_n_13),
        .\slv_addr_reg[5]_3 (dac3_rfdac_exdes_ctrl_axi_i_n_15),
        .\slv_addr_reg[5]_4 (dac3_rfdac_exdes_ctrl_axi_i_n_17),
        .\slv_addr_reg[5]_5 (dac3_rfdac_exdes_ctrl_axi_i_n_19),
        .\slv_addr_reg[5]_6 (dac3_rfdac_exdes_ctrl_axi_i_n_21),
        .\slv_addr_reg[5]_7 (dac3_rfdac_exdes_ctrl_axi_i_n_23),
        .\slv_addr_reg[5]_8 (dac3_rfdac_exdes_ctrl_axi_i_n_25),
        .\slv_addr_reg[5]_9 (dac3_rfdac_exdes_ctrl_axi_i_n_27),
        .\slv_rdata[15]_i_2__1_0 (axi_register_if_i_n_217),
        .\slv_rdata_reg[0]_0 (\slv_rdata_reg[0] ),
        .\slv_rdata_reg[0]_i_24__2_0 (\slv_addr_reg[9]_rep__1 ),
        .\slv_rdata_reg[0]_i_5__2_0 (\slv_addr_reg[9]_rep ),
        .\slv_rdata_reg[0]_i_5__2_1 (\slv_addr_reg[8]_rep__6 ),
        .\slv_rdata_reg[10]_0 (axi_register_if_i_n_110),
        .\slv_rdata_reg[11]_0 (axi_register_if_i_n_111),
        .\slv_rdata_reg[12]_0 (axi_register_if_i_n_112),
        .\slv_rdata_reg[13]_0 (axi_register_if_i_n_113),
        .\slv_rdata_reg[13]_i_15__2_0 (axi_register_if_i_n_315),
        .\slv_rdata_reg[14]_0 (axi_register_if_i_n_114),
        .\slv_rdata_reg[15]_0 (axi_register_if_i_n_115),
        .\slv_rdata_reg[15]_i_12__2_0 (axi_register_if_i_n_249),
        .\slv_rdata_reg[15]_i_12__2_1 (axi_register_if_i_n_185),
        .\slv_rdata_reg[15]_i_15__2_0 (axi_register_if_i_n_310),
        .\slv_rdata_reg[2]_0 (\slv_rdata_reg[2] ),
        .\slv_rdata_reg[2]_1 (\slv_rdata_reg[2]_0 ),
        .\slv_rdata_reg[3]_0 (axi_register_if_i_n_103),
        .\slv_rdata_reg[4]_0 (axi_register_if_i_n_104),
        .\slv_rdata_reg[5]_0 (axi_register_if_i_n_319),
        .\slv_rdata_reg[5]_1 (axi_register_if_i_n_105),
        .\slv_rdata_reg[6]_0 (\slv_addr_reg[3]_rep ),
        .\slv_rdata_reg[6]_1 (axi_register_if_i_n_106),
        .\slv_rdata_reg[7]_0 (\slv_addr_reg[2]_rep ),
        .\slv_rdata_reg[7]_1 (axi_register_if_i_n_107),
        .\slv_rdata_reg[7]_i_13__2_0 (axi_register_if_i_n_309),
        .\slv_rdata_reg[8]_0 (axi_register_if_i_n_194),
        .\slv_rdata_reg[8]_1 (axi_register_if_i_n_108),
        .\slv_rdata_reg[9]_0 (axi_register_if_i_n_109),
        .slv_rden_r(slv_rden_r_5),
        .slv_rden_r_0(slv_rden_r_0),
        .slv_wren_clk2(slv_wren_clk2_6),
        .slv_wren_done_pulse(slv_wren_done_pulse_7),
        .slv_wren_done_pulse_1(slv_wren_done_pulse_2));
  project_1_dac_source_i_0_dac_exdes_cfg dac_exdes_cfg_i
       (.E(axi_register_if_i_n_286),
        .Q(Q[2:1]),
        .enable_reg_0(dac_exdes_cfg_i_n_0),
        .enable_reg_1(dac_exdes_cfg_i_n_2),
        .enable_reg_2(axi_register_if_i_n_288),
        .p_0_in(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata(s_axi_wdata[11:0]),
        .timeout_enable_reg_0(dac_exdes_cfg_i_n_1),
        .timeout_enable_reg_1(axi_register_if_i_n_289),
        .\timeout_value_reg[11]_0 ({dac_exdes_cfg_i_n_3,dac_exdes_cfg_i_n_4,dac_exdes_cfg_i_n_5,dac_exdes_cfg_i_n_6,dac_exdes_cfg_i_n_7,dac_exdes_cfg_i_n_8,dac_exdes_cfg_i_n_9,dac_exdes_cfg_i_n_10,dac_exdes_cfg_i_n_11,dac_exdes_cfg_i_n_12,dac_exdes_cfg_i_n_13,dac_exdes_cfg_i_n_14}));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_axi" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_axi
   (dac2axi_map_wready,
    dac0axi_map_wready,
    dac1axi_map_wready,
    dac3axi_map_wready,
    axi_wr_access_reg_0,
    axi_arready_reg_0,
    dac0slv_rden,
    dac1slv_rden,
    dac2slv_rden,
    dac3slv_rden,
    axi_rvalid_reg_0,
    axi_bvalid_reg_0,
    axi_awready_reg_0,
    \slv_addr_reg[2]_rep_0 ,
    \slv_addr_reg[2]_rep_1 ,
    \slv_addr_reg[3]_rep_0 ,
    \syncstages_ff_reg[4] ,
    clk2_valid_pulse_reg,
    E,
    clk2_valid_pulse_reg_0,
    clk2_valid_pulse_reg_1,
    \syncstages_ff_reg[4]_0 ,
    \syncstages_ff_reg[4]_1 ,
    \slv_addr_reg[5]_0 ,
    \slv_addr_reg[3]_rep_1 ,
    clk2_valid_pulse_reg_2,
    \syncstages_ff_reg[4]_2 ,
    clk2_valid_pulse_reg_3,
    \slv_addr_reg[6]_0 ,
    Q,
    \slv_addr_reg[6]_1 ,
    \slv_addr_reg[6]_2 ,
    \slv_addr_reg[6]_3 ,
    \slv_addr_reg[6]_4 ,
    \slv_addr_reg[6]_5 ,
    \slv_addr_reg[6]_6 ,
    \slv_addr_reg[6]_7 ,
    \slv_addr_reg[6]_8 ,
    \slv_addr_reg[6]_9 ,
    \slv_addr_reg[6]_10 ,
    \slv_addr_reg[6]_11 ,
    \slv_addr_reg[6]_12 ,
    s_axi_aresetn_0,
    clk2_valid_pulse_reg_4,
    clk2_valid_pulse_reg_5,
    clk2_valid_pulse_reg_6,
    clk2_valid_pulse_reg_7,
    s_axi_aresetn_1,
    s_axi_aresetn_2,
    clk2_valid_pulse_reg_8,
    clk2_valid_pulse_reg_9,
    \slv_addr_reg[6]_13 ,
    \slv_addr_reg[6]_14 ,
    \slv_addr_reg[6]_15 ,
    \slv_addr_reg[6]_16 ,
    \slv_addr_reg[6]_17 ,
    \slv_addr_reg[6]_18 ,
    \slv_addr_reg[6]_19 ,
    \slv_addr_reg[6]_20 ,
    \slv_addr_reg[6]_21 ,
    \slv_addr_reg[6]_22 ,
    \slv_addr_reg[6]_23 ,
    \slv_addr_reg[6]_24 ,
    \slv_addr_reg[6]_25 ,
    s_axi_aresetn_3,
    clk2_valid_pulse_reg_10,
    clk2_valid_pulse_reg_11,
    clk2_valid_pulse_reg_12,
    clk2_valid_pulse_reg_13,
    s_axi_aresetn_4,
    s_axi_aresetn_5,
    clk2_valid_pulse_reg_14,
    clk2_valid_pulse_reg_15,
    \slv_addr_reg[6]_26 ,
    \slv_addr_reg[6]_27 ,
    \slv_addr_reg[6]_28 ,
    \slv_addr_reg[6]_29 ,
    \slv_addr_reg[6]_30 ,
    \slv_addr_reg[6]_31 ,
    \slv_addr_reg[6]_32 ,
    \slv_addr_reg[6]_33 ,
    \slv_addr_reg[6]_34 ,
    \slv_addr_reg[6]_35 ,
    \slv_addr_reg[6]_36 ,
    \slv_addr_reg[6]_37 ,
    \slv_addr_reg[6]_38 ,
    s_axi_aresetn_6,
    clk2_valid_pulse_reg_16,
    clk2_valid_pulse_reg_17,
    clk2_valid_pulse_reg_18,
    clk2_valid_pulse_reg_19,
    s_axi_aresetn_7,
    s_axi_aresetn_8,
    clk2_valid_pulse_reg_20,
    clk2_valid_pulse_reg_21,
    \slv_addr_reg[6]_39 ,
    \slv_addr_reg[6]_40 ,
    \slv_addr_reg[6]_41 ,
    \slv_addr_reg[6]_42 ,
    \slv_addr_reg[6]_43 ,
    \slv_addr_reg[6]_44 ,
    \slv_addr_reg[6]_45 ,
    \slv_addr_reg[6]_46 ,
    \slv_addr_reg[6]_47 ,
    \slv_addr_reg[6]_48 ,
    \slv_addr_reg[6]_49 ,
    \slv_addr_reg[6]_50 ,
    \slv_addr_reg[6]_51 ,
    \slv_addr_reg[4]_0 ,
    \slv_addr_reg[2]_rep_2 ,
    \slv_addr_reg[5]_1 ,
    \slv_addr_reg[9]_rep__1_0 ,
    \slv_addr_reg[2]_rep__4_0 ,
    \slv_addr_reg[2]_rep__4_1 ,
    \slv_addr_reg[9]_rep__1_1 ,
    \slv_addr_reg[2]_rep__4_2 ,
    \slv_addr_reg[2]_rep__4_3 ,
    \slv_addr_reg[2]_rep_3 ,
    \slv_addr_reg[3]_rep_2 ,
    \slv_addr_reg[7]_0 ,
    \slv_addr_reg[3]_rep_3 ,
    \slv_addr_reg[4]_1 ,
    \slv_addr_reg[5]_2 ,
    \slv_addr_reg[5]_3 ,
    \slv_addr_reg[4]_2 ,
    \slv_addr_reg[6]_52 ,
    \slv_addr_reg[4]_3 ,
    \slv_addr_reg[4]_4 ,
    \slv_addr_reg[9]_rep_0 ,
    \slv_addr_reg[3]_rep_4 ,
    \slv_addr_reg[8]_rep__6_0 ,
    \slv_addr_reg[4]_5 ,
    \slv_addr_reg[4]_6 ,
    \slv_addr_reg[9]_rep__1_2 ,
    \slv_addr_reg[4]_7 ,
    \slv_addr_reg[5]_4 ,
    \slv_addr_reg[8]_0 ,
    \slv_addr_reg[9]_rep__1_3 ,
    \slv_addr_reg[8]_1 ,
    \slv_addr_reg[9]_rep__1_4 ,
    \slv_addr_reg[9]_rep__1_5 ,
    \slv_addr_reg[8]_rep__6_1 ,
    \slv_addr_reg[9]_rep_1 ,
    \slv_addr_reg[2]_rep__4_4 ,
    \slv_addr_reg[4]_8 ,
    \slv_addr_reg[4]_9 ,
    \slv_addr_reg[9]_rep_2 ,
    \slv_addr_reg[9]_rep_3 ,
    \slv_addr_reg[9]_rep__1_6 ,
    \slv_addr_reg[9]_rep__1_7 ,
    \slv_addr_reg[9]_rep__1_8 ,
    \slv_addr_reg[5]_5 ,
    \slv_addr_reg[9]_rep__1_9 ,
    \slv_addr_reg[9]_rep__1_10 ,
    \slv_addr_reg[3]_rep_5 ,
    \slv_addr_reg[4]_10 ,
    \slv_addr_reg[9]_rep_4 ,
    \slv_addr_reg[4]_11 ,
    \slv_addr_reg[9]_rep__1_11 ,
    \slv_addr_reg[9]_rep__1_12 ,
    \slv_addr_reg[4]_12 ,
    \slv_addr_reg[9]_rep__1_13 ,
    \slv_addr_reg[5]_6 ,
    \slv_addr_reg[4]_13 ,
    \slv_addr_reg[2]_rep__4_5 ,
    \slv_addr_reg[2]_0 ,
    \slv_addr_reg[3]_rep_6 ,
    \slv_addr_reg[5]_7 ,
    \slv_addr_reg[3]_rep__2_0 ,
    \slv_addr_reg[3]_rep__2_1 ,
    \slv_addr_reg[9]_rep__1_14 ,
    \slv_addr_reg[3]_rep_7 ,
    \slv_addr_reg[5]_8 ,
    \slv_addr_reg[3]_0 ,
    \slv_addr_reg[9]_rep__1_15 ,
    \slv_addr_reg[4]_14 ,
    \slv_addr_reg[9]_rep__6_0 ,
    \slv_addr_reg[9]_rep__4_0 ,
    \slv_addr_reg[9]_rep__8_0 ,
    \slv_rd_addr_reg[0]_0 ,
    dac_dg_slv_wren,
    dac0axi_map_wready_reg_0,
    \slv_addr_reg[8]_rep__8_0 ,
    \slv_addr_reg[8]_rep__8_1 ,
    \slv_addr_reg[9]_rep__0_0 ,
    \slv_addr_reg[3]_rep_8 ,
    \slv_addr_reg[2]_rep__0_0 ,
    \slv_addr_reg[9]_rep__8_1 ,
    \slv_addr_reg[7]_1 ,
    \slv_addr_reg[5]_9 ,
    \slv_addr_reg[7]_2 ,
    \slv_addr_reg[8]_rep__4_0 ,
    \slv_addr_reg[8]_rep__4_1 ,
    \slv_addr_reg[8]_rep__4_2 ,
    \slv_addr_reg[8]_rep__4_3 ,
    \slv_addr_reg[8]_rep__4_4 ,
    \slv_addr_reg[8]_rep__4_5 ,
    \slv_addr_reg[8]_rep__4_6 ,
    \slv_addr_reg[8]_rep__4_7 ,
    \slv_addr_reg[8]_rep__4_8 ,
    \slv_addr_reg[8]_rep__4_9 ,
    \slv_addr_reg[8]_rep__4_10 ,
    \slv_addr_reg[8]_rep__4_11 ,
    \slv_addr_reg[8]_rep__4_12 ,
    \slv_addr_reg[8]_rep__4_13 ,
    \slv_addr_reg[6]_53 ,
    \slv_addr_reg[8]_rep__4_14 ,
    dac1axi_map_wready_reg_0,
    \slv_addr_reg[8]_rep__7_0 ,
    \slv_addr_reg[8]_rep__7_1 ,
    \slv_addr_reg[3]_rep_9 ,
    \slv_addr_reg[2]_rep__2_0 ,
    \slv_addr_reg[9]_rep__6_1 ,
    \slv_addr_reg[7]_3 ,
    \slv_addr_reg[5]_10 ,
    \slv_addr_reg[7]_4 ,
    \slv_addr_reg[8]_rep__2_0 ,
    \slv_addr_reg[8]_rep__2_1 ,
    \slv_addr_reg[8]_rep__2_2 ,
    \slv_addr_reg[8]_rep__2_3 ,
    \slv_addr_reg[8]_rep__2_4 ,
    \slv_addr_reg[8]_rep__2_5 ,
    \slv_addr_reg[8]_rep__2_6 ,
    \slv_addr_reg[8]_rep__2_7 ,
    \slv_addr_reg[8]_rep__2_8 ,
    \slv_addr_reg[8]_rep__2_9 ,
    \slv_addr_reg[8]_rep__2_10 ,
    \slv_addr_reg[8]_rep__2_11 ,
    \slv_addr_reg[8]_rep__2_12 ,
    \slv_addr_reg[8]_rep__2_13 ,
    \slv_addr_reg[6]_54 ,
    \slv_addr_reg[8]_rep__2_14 ,
    dac2axi_map_wready_reg_0,
    \slv_addr_reg[8]_rep__7_2 ,
    \slv_addr_reg[3]_rep_10 ,
    \slv_addr_reg[2]_rep__3_0 ,
    \slv_addr_reg[9]_rep__4_1 ,
    \slv_addr_reg[7]_5 ,
    \slv_addr_reg[5]_11 ,
    \slv_addr_reg[7]_6 ,
    \slv_addr_reg[8]_rep__0_0 ,
    \slv_addr_reg[8]_rep__0_1 ,
    \slv_addr_reg[8]_rep__0_2 ,
    \slv_addr_reg[8]_rep__0_3 ,
    \slv_addr_reg[8]_rep__0_4 ,
    \slv_addr_reg[8]_rep__0_5 ,
    \slv_addr_reg[8]_rep__0_6 ,
    \slv_addr_reg[8]_rep__0_7 ,
    \slv_addr_reg[8]_rep__0_8 ,
    \slv_addr_reg[8]_rep__0_9 ,
    \slv_addr_reg[8]_rep__0_10 ,
    \slv_addr_reg[8]_rep__0_11 ,
    \slv_addr_reg[8]_rep__0_12 ,
    \slv_addr_reg[8]_rep__0_13 ,
    \slv_addr_reg[6]_55 ,
    \slv_addr_reg[8]_rep__0_14 ,
    s_axi_wvalid_0,
    \slv_addr_reg[8]_rep__6_2 ,
    \slv_addr_reg[3]_rep_11 ,
    \slv_addr_reg[9]_rep__1_16 ,
    \slv_addr_reg[7]_7 ,
    \slv_addr_reg[5]_12 ,
    \slv_addr_reg[7]_8 ,
    \slv_addr_reg[8]_2 ,
    \slv_addr_reg[8]_3 ,
    \slv_addr_reg[8]_4 ,
    \slv_addr_reg[8]_5 ,
    \slv_addr_reg[8]_6 ,
    \slv_addr_reg[8]_7 ,
    \slv_addr_reg[8]_8 ,
    \slv_addr_reg[8]_9 ,
    \slv_addr_reg[8]_10 ,
    \slv_addr_reg[8]_11 ,
    \slv_addr_reg[8]_12 ,
    \slv_addr_reg[8]_13 ,
    \slv_addr_reg[8]_14 ,
    \slv_addr_reg[6]_56 ,
    \slv_addr_reg[8]_15 ,
    \slv_addr_reg[2]_1 ,
    \slv_addr_reg[8]_rep__9_0 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    s_axi_bresp,
    s_axi_rdata,
    s_axi_rresp,
    \slv_addr_reg[2]_rep__1_0 ,
    \slv_addr_reg[9]_rep__2_0 ,
    \slv_addr_reg[9]_rep__3_0 ,
    \slv_addr_reg[9]_rep__5_0 ,
    \slv_addr_reg[9]_rep__7_0 ,
    \slv_addr_reg[9]_rep__9_0 ,
    \slv_addr_reg[9]_rep__10_0 ,
    \slv_addr_reg[8]_rep_0 ,
    \slv_addr_reg[8]_rep__1_0 ,
    \slv_addr_reg[8]_rep__3_0 ,
    \slv_addr_reg[8]_rep__5_0 ,
    \slv_addr_reg[3]_rep__0_0 ,
    \slv_addr_reg[3]_rep__1_0 ,
    p_0_in,
    s_axi_aclk,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_aresetn,
    s_axi_rready,
    s_axi_bready,
    \dac31_dg_init_13_0_reg[0] ,
    \dac30_dg_inc_0_reg[0] ,
    dest_out,
    \dac03_dg_control_0_reg[0] ,
    slv_wren_clk2,
    slv_rden_r,
    \dac30_dg_mult_control_0_reg[0] ,
    \dac10_dg_enable_0_reg[15] ,
    \dac30_dg_q_value_0_reg[0] ,
    \dac30_dg_i_value_0_reg[0] ,
    dac00_dg_enable_01,
    \dac30_dg_type_0_reg[0] ,
    \dac30_dg_inc_0_reg[0]_0 ,
    \slv_rdata_reg[3] ,
    \slv_rdata_reg[3]_0 ,
    \slv_rdata_reg[15] ,
    \slv_rdata_reg[4] ,
    \slv_rdata_reg[4]_0 ,
    \slv_rdata_reg[5] ,
    \slv_rdata_reg[5]_0 ,
    \slv_rdata_reg[6] ,
    \slv_rdata_reg[6]_0 ,
    \slv_rdata_reg[7] ,
    \slv_rdata_reg[7]_0 ,
    \slv_rdata_reg[8] ,
    \slv_rdata_reg[8]_0 ,
    \slv_rdata_reg[9] ,
    \slv_rdata_reg[9]_0 ,
    \slv_rdata_reg[10] ,
    \slv_rdata_reg[10]_0 ,
    \slv_rdata_reg[11] ,
    \slv_rdata_reg[11]_0 ,
    \slv_rdata_reg[12] ,
    \slv_rdata_reg[12]_0 ,
    \slv_rdata_reg[13] ,
    \slv_rdata_reg[13]_0 ,
    \slv_rdata_reg[14] ,
    \slv_rdata_reg[14]_0 ,
    \slv_rdata_reg[15]_0 ,
    \slv_rdata_reg[15]_1 ,
    slv_wren_clk2_0,
    slv_rden_r_1,
    dac10_dg_enable_01,
    \slv_rdata_reg[3]_1 ,
    \slv_rdata_reg[3]_2 ,
    \slv_rdata_reg[4]_1 ,
    \slv_rdata_reg[4]_2 ,
    \slv_rdata_reg[5]_1 ,
    \slv_rdata_reg[5]_2 ,
    \slv_rdata_reg[6]_1 ,
    \slv_rdata_reg[6]_2 ,
    \slv_rdata_reg[7]_1 ,
    \slv_rdata_reg[7]_2 ,
    \slv_rdata_reg[8]_1 ,
    \slv_rdata_reg[8]_2 ,
    \slv_rdata_reg[9]_1 ,
    \slv_rdata_reg[9]_2 ,
    \slv_rdata_reg[10]_1 ,
    \slv_rdata_reg[10]_2 ,
    \slv_rdata_reg[11]_1 ,
    \slv_rdata_reg[11]_2 ,
    \slv_rdata_reg[12]_1 ,
    \slv_rdata_reg[12]_2 ,
    \slv_rdata_reg[13]_1 ,
    \slv_rdata_reg[13]_2 ,
    \slv_rdata_reg[14]_1 ,
    \slv_rdata_reg[14]_2 ,
    \slv_rdata_reg[15]_2 ,
    \slv_rdata_reg[15]_3 ,
    slv_wren_clk2_2,
    slv_rden_r_3,
    dac20_dg_enable_01,
    \slv_rdata_reg[3]_3 ,
    \slv_rdata_reg[3]_4 ,
    \slv_rdata_reg[4]_3 ,
    \slv_rdata_reg[4]_4 ,
    \slv_rdata_reg[5]_3 ,
    \slv_rdata_reg[5]_4 ,
    \slv_rdata_reg[6]_3 ,
    \slv_rdata_reg[6]_4 ,
    \slv_rdata_reg[7]_3 ,
    \slv_rdata_reg[7]_4 ,
    \slv_rdata_reg[8]_3 ,
    \slv_rdata_reg[8]_4 ,
    \slv_rdata_reg[9]_3 ,
    \slv_rdata_reg[9]_4 ,
    \slv_rdata_reg[10]_3 ,
    \slv_rdata_reg[10]_4 ,
    \slv_rdata_reg[11]_3 ,
    \slv_rdata_reg[11]_4 ,
    \slv_rdata_reg[12]_3 ,
    \slv_rdata_reg[12]_4 ,
    \slv_rdata_reg[13]_3 ,
    \slv_rdata_reg[13]_4 ,
    \slv_rdata_reg[14]_3 ,
    \slv_rdata_reg[14]_4 ,
    \slv_rdata_reg[15]_4 ,
    \slv_rdata_reg[15]_5 ,
    slv_wren_clk2_4,
    slv_rden_r_5,
    dac30_dg_enable_01,
    \slv_rdata_reg[3]_5 ,
    \slv_rdata_reg[3]_6 ,
    \slv_rdata_reg[4]_5 ,
    \slv_rdata_reg[4]_6 ,
    \slv_rdata_reg[5]_5 ,
    \slv_rdata_reg[5]_6 ,
    \slv_rdata_reg[6]_5 ,
    \slv_rdata_reg[6]_6 ,
    \slv_rdata_reg[7]_5 ,
    \slv_rdata_reg[7]_6 ,
    \slv_rdata_reg[8]_5 ,
    \slv_rdata_reg[8]_6 ,
    \slv_rdata_reg[9]_5 ,
    \slv_rdata_reg[9]_6 ,
    \slv_rdata_reg[10]_5 ,
    \slv_rdata_reg[10]_6 ,
    \slv_rdata_reg[11]_5 ,
    \slv_rdata_reg[11]_6 ,
    \slv_rdata_reg[12]_5 ,
    \slv_rdata_reg[12]_6 ,
    \slv_rdata_reg[13]_5 ,
    \slv_rdata_reg[13]_6 ,
    \slv_rdata_reg[14]_5 ,
    \slv_rdata_reg[14]_6 ,
    \slv_rdata_reg[15]_6 ,
    \slv_rdata_reg[15]_7 ,
    \dac33_dg_init_8_0_reg[0] ,
    \dac33_dg_i_value_0_reg[15] ,
    \dac30_dg_init_15_0_reg[15] ,
    \dac32_dg_init_13_0_reg[0] ,
    \dac30_dg_init_7_0_reg[15] ,
    \dac32_dg_q_value_0_reg[15] ,
    \dac31_dg_init_4_0_reg[0] ,
    \dac31_dg_init_8_0_reg[0] ,
    \dac31_dg_type_0_reg[3] ,
    \dac32_dg_init_12_0_reg[0] ,
    \dac32_dg_init_10_0_reg[0] ,
    \dac32_dg_init_14_0_reg[0] ,
    \dac33_dg_init_7_0_reg[0] ,
    slv_wren_done_pulse,
    \timeout_timer_count_reg[0]_0 ,
    s_axi_wvalid,
    \timeout_timer_count_reg[11]_0 ,
    bank_write_done,
    dac3slv_rdata,
    dac0slv_rdata,
    dac1slv_rdata,
    dac2slv_rdata,
    s_axi_araddr,
    s_axi_awaddr,
    \axi_rresp[1]_i_2_0 ,
    slv_wren_done_pulse_6,
    \axi_rdata_reg[1]_0 ,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[3]_0 ,
    \axi_rdata_reg[4]_0 ,
    \axi_rdata_reg[5]_0 ,
    \axi_rdata_reg[6]_0 ,
    \axi_rdata_reg[7]_0 ,
    \axi_rdata_reg[8]_0 ,
    \axi_rdata_reg[9]_0 ,
    \axi_rdata_reg[10]_0 ,
    \axi_rdata_reg[11]_0 ,
    \dac33_dg_enable_0_reg[15] ,
    \dac30_dg_init_14_0_reg[15] ,
    \dac30_dg_init_13_0_reg[15] ,
    \dac30_dg_init_12_0_reg[15] ,
    \dac30_dg_init_11_0_reg[15] ,
    \dac30_dg_init_10_0_reg[15] ,
    \dac30_dg_init_9_0_reg[15] ,
    \dac30_dg_init_8_0_reg[15] ,
    \dac30_dg_init_6_0_reg[15] ,
    \dac30_dg_init_5_0_reg[15] ,
    \dac30_dg_init_4_0_reg[15] ,
    \dac30_dg_init_3_0_reg[15] ,
    \dac30_dg_init_2_0_reg[15] ,
    \dac00_dg_init_1_0_reg[15] ,
    \dac30_dg_init_0_0_reg[15] ,
    \axi_rdata[0]_i_2_0 ,
    s_axi_wdata,
    enable_reg);
  output dac2axi_map_wready;
  output dac0axi_map_wready;
  output dac1axi_map_wready;
  output dac3axi_map_wready;
  output axi_wr_access_reg_0;
  output axi_arready_reg_0;
  output dac0slv_rden;
  output dac1slv_rden;
  output dac2slv_rden;
  output dac3slv_rden;
  output axi_rvalid_reg_0;
  output axi_bvalid_reg_0;
  output axi_awready_reg_0;
  output \slv_addr_reg[2]_rep_0 ;
  output \slv_addr_reg[2]_rep_1 ;
  output \slv_addr_reg[3]_rep_0 ;
  output \syncstages_ff_reg[4] ;
  output clk2_valid_pulse_reg;
  output [0:0]E;
  output [0:0]clk2_valid_pulse_reg_0;
  output [0:0]clk2_valid_pulse_reg_1;
  output \syncstages_ff_reg[4]_0 ;
  output \syncstages_ff_reg[4]_1 ;
  output \slv_addr_reg[5]_0 ;
  output \slv_addr_reg[3]_rep_1 ;
  output [0:0]clk2_valid_pulse_reg_2;
  output \syncstages_ff_reg[4]_2 ;
  output clk2_valid_pulse_reg_3;
  output \slv_addr_reg[6]_0 ;
  output [8:0]Q;
  output \slv_addr_reg[6]_1 ;
  output \slv_addr_reg[6]_2 ;
  output \slv_addr_reg[6]_3 ;
  output \slv_addr_reg[6]_4 ;
  output \slv_addr_reg[6]_5 ;
  output \slv_addr_reg[6]_6 ;
  output \slv_addr_reg[6]_7 ;
  output \slv_addr_reg[6]_8 ;
  output \slv_addr_reg[6]_9 ;
  output \slv_addr_reg[6]_10 ;
  output \slv_addr_reg[6]_11 ;
  output \slv_addr_reg[6]_12 ;
  output s_axi_aresetn_0;
  output clk2_valid_pulse_reg_4;
  output [0:0]clk2_valid_pulse_reg_5;
  output [0:0]clk2_valid_pulse_reg_6;
  output [0:0]clk2_valid_pulse_reg_7;
  output s_axi_aresetn_1;
  output s_axi_aresetn_2;
  output clk2_valid_pulse_reg_8;
  output clk2_valid_pulse_reg_9;
  output \slv_addr_reg[6]_13 ;
  output \slv_addr_reg[6]_14 ;
  output \slv_addr_reg[6]_15 ;
  output \slv_addr_reg[6]_16 ;
  output \slv_addr_reg[6]_17 ;
  output \slv_addr_reg[6]_18 ;
  output \slv_addr_reg[6]_19 ;
  output \slv_addr_reg[6]_20 ;
  output \slv_addr_reg[6]_21 ;
  output \slv_addr_reg[6]_22 ;
  output \slv_addr_reg[6]_23 ;
  output \slv_addr_reg[6]_24 ;
  output \slv_addr_reg[6]_25 ;
  output s_axi_aresetn_3;
  output clk2_valid_pulse_reg_10;
  output [0:0]clk2_valid_pulse_reg_11;
  output [0:0]clk2_valid_pulse_reg_12;
  output [0:0]clk2_valid_pulse_reg_13;
  output s_axi_aresetn_4;
  output s_axi_aresetn_5;
  output clk2_valid_pulse_reg_14;
  output clk2_valid_pulse_reg_15;
  output \slv_addr_reg[6]_26 ;
  output \slv_addr_reg[6]_27 ;
  output \slv_addr_reg[6]_28 ;
  output \slv_addr_reg[6]_29 ;
  output \slv_addr_reg[6]_30 ;
  output \slv_addr_reg[6]_31 ;
  output \slv_addr_reg[6]_32 ;
  output \slv_addr_reg[6]_33 ;
  output \slv_addr_reg[6]_34 ;
  output \slv_addr_reg[6]_35 ;
  output \slv_addr_reg[6]_36 ;
  output \slv_addr_reg[6]_37 ;
  output \slv_addr_reg[6]_38 ;
  output s_axi_aresetn_6;
  output clk2_valid_pulse_reg_16;
  output [0:0]clk2_valid_pulse_reg_17;
  output [0:0]clk2_valid_pulse_reg_18;
  output [0:0]clk2_valid_pulse_reg_19;
  output s_axi_aresetn_7;
  output s_axi_aresetn_8;
  output clk2_valid_pulse_reg_20;
  output clk2_valid_pulse_reg_21;
  output \slv_addr_reg[6]_39 ;
  output \slv_addr_reg[6]_40 ;
  output \slv_addr_reg[6]_41 ;
  output \slv_addr_reg[6]_42 ;
  output \slv_addr_reg[6]_43 ;
  output \slv_addr_reg[6]_44 ;
  output \slv_addr_reg[6]_45 ;
  output \slv_addr_reg[6]_46 ;
  output \slv_addr_reg[6]_47 ;
  output \slv_addr_reg[6]_48 ;
  output \slv_addr_reg[6]_49 ;
  output \slv_addr_reg[6]_50 ;
  output \slv_addr_reg[6]_51 ;
  output \slv_addr_reg[4]_0 ;
  output \slv_addr_reg[2]_rep_2 ;
  output \slv_addr_reg[5]_1 ;
  output \slv_addr_reg[9]_rep__1_0 ;
  output \slv_addr_reg[2]_rep__4_0 ;
  output \slv_addr_reg[2]_rep__4_1 ;
  output \slv_addr_reg[9]_rep__1_1 ;
  output \slv_addr_reg[2]_rep__4_2 ;
  output \slv_addr_reg[2]_rep__4_3 ;
  output \slv_addr_reg[2]_rep_3 ;
  output \slv_addr_reg[3]_rep_2 ;
  output \slv_addr_reg[7]_0 ;
  output \slv_addr_reg[3]_rep_3 ;
  output \slv_addr_reg[4]_1 ;
  output \slv_addr_reg[5]_2 ;
  output \slv_addr_reg[5]_3 ;
  output \slv_addr_reg[4]_2 ;
  output \slv_addr_reg[6]_52 ;
  output \slv_addr_reg[4]_3 ;
  output \slv_addr_reg[4]_4 ;
  output \slv_addr_reg[9]_rep_0 ;
  output \slv_addr_reg[3]_rep_4 ;
  output \slv_addr_reg[8]_rep__6_0 ;
  output \slv_addr_reg[4]_5 ;
  output \slv_addr_reg[4]_6 ;
  output \slv_addr_reg[9]_rep__1_2 ;
  output \slv_addr_reg[4]_7 ;
  output \slv_addr_reg[5]_4 ;
  output \slv_addr_reg[8]_0 ;
  output \slv_addr_reg[9]_rep__1_3 ;
  output \slv_addr_reg[8]_1 ;
  output \slv_addr_reg[9]_rep__1_4 ;
  output \slv_addr_reg[9]_rep__1_5 ;
  output \slv_addr_reg[8]_rep__6_1 ;
  output \slv_addr_reg[9]_rep_1 ;
  output \slv_addr_reg[2]_rep__4_4 ;
  output \slv_addr_reg[4]_8 ;
  output \slv_addr_reg[4]_9 ;
  output \slv_addr_reg[9]_rep_2 ;
  output \slv_addr_reg[9]_rep_3 ;
  output \slv_addr_reg[9]_rep__1_6 ;
  output \slv_addr_reg[9]_rep__1_7 ;
  output \slv_addr_reg[9]_rep__1_8 ;
  output \slv_addr_reg[5]_5 ;
  output \slv_addr_reg[9]_rep__1_9 ;
  output \slv_addr_reg[9]_rep__1_10 ;
  output \slv_addr_reg[3]_rep_5 ;
  output \slv_addr_reg[4]_10 ;
  output \slv_addr_reg[9]_rep_4 ;
  output \slv_addr_reg[4]_11 ;
  output \slv_addr_reg[9]_rep__1_11 ;
  output \slv_addr_reg[9]_rep__1_12 ;
  output \slv_addr_reg[4]_12 ;
  output \slv_addr_reg[9]_rep__1_13 ;
  output \slv_addr_reg[5]_6 ;
  output \slv_addr_reg[4]_13 ;
  output \slv_addr_reg[2]_rep__4_5 ;
  output \slv_addr_reg[2]_0 ;
  output \slv_addr_reg[3]_rep_6 ;
  output \slv_addr_reg[5]_7 ;
  output \slv_addr_reg[3]_rep__2_0 ;
  output \slv_addr_reg[3]_rep__2_1 ;
  output \slv_addr_reg[9]_rep__1_14 ;
  output \slv_addr_reg[3]_rep_7 ;
  output \slv_addr_reg[5]_8 ;
  output \slv_addr_reg[3]_0 ;
  output \slv_addr_reg[9]_rep__1_15 ;
  output \slv_addr_reg[4]_14 ;
  output \slv_addr_reg[9]_rep__6_0 ;
  output \slv_addr_reg[9]_rep__4_0 ;
  output \slv_addr_reg[9]_rep__8_0 ;
  output [0:0]\slv_rd_addr_reg[0]_0 ;
  output dac_dg_slv_wren;
  output [0:0]dac0axi_map_wready_reg_0;
  output [0:0]\slv_addr_reg[8]_rep__8_0 ;
  output \slv_addr_reg[8]_rep__8_1 ;
  output \slv_addr_reg[9]_rep__0_0 ;
  output [0:0]\slv_addr_reg[3]_rep_8 ;
  output \slv_addr_reg[2]_rep__0_0 ;
  output [0:0]\slv_addr_reg[9]_rep__8_1 ;
  output [0:0]\slv_addr_reg[7]_1 ;
  output [0:0]\slv_addr_reg[5]_9 ;
  output [0:0]\slv_addr_reg[7]_2 ;
  output [0:0]\slv_addr_reg[8]_rep__4_0 ;
  output \slv_addr_reg[8]_rep__4_1 ;
  output [0:0]\slv_addr_reg[8]_rep__4_2 ;
  output [0:0]\slv_addr_reg[8]_rep__4_3 ;
  output [0:0]\slv_addr_reg[8]_rep__4_4 ;
  output [0:0]\slv_addr_reg[8]_rep__4_5 ;
  output [0:0]\slv_addr_reg[8]_rep__4_6 ;
  output [0:0]\slv_addr_reg[8]_rep__4_7 ;
  output [0:0]\slv_addr_reg[8]_rep__4_8 ;
  output [0:0]\slv_addr_reg[8]_rep__4_9 ;
  output [0:0]\slv_addr_reg[8]_rep__4_10 ;
  output [0:0]\slv_addr_reg[8]_rep__4_11 ;
  output [0:0]\slv_addr_reg[8]_rep__4_12 ;
  output [0:0]\slv_addr_reg[8]_rep__4_13 ;
  output [0:0]\slv_addr_reg[6]_53 ;
  output [0:0]\slv_addr_reg[8]_rep__4_14 ;
  output [0:0]dac1axi_map_wready_reg_0;
  output [0:0]\slv_addr_reg[8]_rep__7_0 ;
  output \slv_addr_reg[8]_rep__7_1 ;
  output [0:0]\slv_addr_reg[3]_rep_9 ;
  output \slv_addr_reg[2]_rep__2_0 ;
  output [0:0]\slv_addr_reg[9]_rep__6_1 ;
  output [0:0]\slv_addr_reg[7]_3 ;
  output [0:0]\slv_addr_reg[5]_10 ;
  output [0:0]\slv_addr_reg[7]_4 ;
  output [0:0]\slv_addr_reg[8]_rep__2_0 ;
  output \slv_addr_reg[8]_rep__2_1 ;
  output [0:0]\slv_addr_reg[8]_rep__2_2 ;
  output [0:0]\slv_addr_reg[8]_rep__2_3 ;
  output [0:0]\slv_addr_reg[8]_rep__2_4 ;
  output [0:0]\slv_addr_reg[8]_rep__2_5 ;
  output [0:0]\slv_addr_reg[8]_rep__2_6 ;
  output [0:0]\slv_addr_reg[8]_rep__2_7 ;
  output [0:0]\slv_addr_reg[8]_rep__2_8 ;
  output [0:0]\slv_addr_reg[8]_rep__2_9 ;
  output [0:0]\slv_addr_reg[8]_rep__2_10 ;
  output [0:0]\slv_addr_reg[8]_rep__2_11 ;
  output [0:0]\slv_addr_reg[8]_rep__2_12 ;
  output [0:0]\slv_addr_reg[8]_rep__2_13 ;
  output [0:0]\slv_addr_reg[6]_54 ;
  output [0:0]\slv_addr_reg[8]_rep__2_14 ;
  output [0:0]dac2axi_map_wready_reg_0;
  output [0:0]\slv_addr_reg[8]_rep__7_2 ;
  output [0:0]\slv_addr_reg[3]_rep_10 ;
  output \slv_addr_reg[2]_rep__3_0 ;
  output [0:0]\slv_addr_reg[9]_rep__4_1 ;
  output [0:0]\slv_addr_reg[7]_5 ;
  output [0:0]\slv_addr_reg[5]_11 ;
  output [0:0]\slv_addr_reg[7]_6 ;
  output [0:0]\slv_addr_reg[8]_rep__0_0 ;
  output \slv_addr_reg[8]_rep__0_1 ;
  output [0:0]\slv_addr_reg[8]_rep__0_2 ;
  output [0:0]\slv_addr_reg[8]_rep__0_3 ;
  output [0:0]\slv_addr_reg[8]_rep__0_4 ;
  output [0:0]\slv_addr_reg[8]_rep__0_5 ;
  output [0:0]\slv_addr_reg[8]_rep__0_6 ;
  output [0:0]\slv_addr_reg[8]_rep__0_7 ;
  output [0:0]\slv_addr_reg[8]_rep__0_8 ;
  output [0:0]\slv_addr_reg[8]_rep__0_9 ;
  output [0:0]\slv_addr_reg[8]_rep__0_10 ;
  output [0:0]\slv_addr_reg[8]_rep__0_11 ;
  output [0:0]\slv_addr_reg[8]_rep__0_12 ;
  output [0:0]\slv_addr_reg[8]_rep__0_13 ;
  output [0:0]\slv_addr_reg[6]_55 ;
  output [0:0]\slv_addr_reg[8]_rep__0_14 ;
  output [0:0]s_axi_wvalid_0;
  output [0:0]\slv_addr_reg[8]_rep__6_2 ;
  output [0:0]\slv_addr_reg[3]_rep_11 ;
  output [0:0]\slv_addr_reg[9]_rep__1_16 ;
  output [0:0]\slv_addr_reg[7]_7 ;
  output [0:0]\slv_addr_reg[5]_12 ;
  output [0:0]\slv_addr_reg[7]_8 ;
  output [0:0]\slv_addr_reg[8]_2 ;
  output [0:0]\slv_addr_reg[8]_3 ;
  output [0:0]\slv_addr_reg[8]_4 ;
  output [0:0]\slv_addr_reg[8]_5 ;
  output [0:0]\slv_addr_reg[8]_6 ;
  output [0:0]\slv_addr_reg[8]_7 ;
  output [0:0]\slv_addr_reg[8]_8 ;
  output [0:0]\slv_addr_reg[8]_9 ;
  output [0:0]\slv_addr_reg[8]_10 ;
  output [0:0]\slv_addr_reg[8]_11 ;
  output [0:0]\slv_addr_reg[8]_12 ;
  output [0:0]\slv_addr_reg[8]_13 ;
  output [0:0]\slv_addr_reg[8]_14 ;
  output [0:0]\slv_addr_reg[6]_56 ;
  output [0:0]\slv_addr_reg[8]_15 ;
  output [0:0]\slv_addr_reg[2]_1 ;
  output \slv_addr_reg[8]_rep__9_0 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output [0:0]s_axi_bresp;
  output [15:0]s_axi_rdata;
  output [0:0]s_axi_rresp;
  output \slv_addr_reg[2]_rep__1_0 ;
  output \slv_addr_reg[9]_rep__2_0 ;
  output \slv_addr_reg[9]_rep__3_0 ;
  output \slv_addr_reg[9]_rep__5_0 ;
  output \slv_addr_reg[9]_rep__7_0 ;
  output \slv_addr_reg[9]_rep__9_0 ;
  output \slv_addr_reg[9]_rep__10_0 ;
  output \slv_addr_reg[8]_rep_0 ;
  output \slv_addr_reg[8]_rep__1_0 ;
  output \slv_addr_reg[8]_rep__3_0 ;
  output \slv_addr_reg[8]_rep__5_0 ;
  output \slv_addr_reg[3]_rep__0_0 ;
  output \slv_addr_reg[3]_rep__1_0 ;
  input p_0_in;
  input s_axi_aclk;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_aresetn;
  input s_axi_rready;
  input s_axi_bready;
  input \dac31_dg_init_13_0_reg[0] ;
  input \dac30_dg_inc_0_reg[0] ;
  input dest_out;
  input \dac03_dg_control_0_reg[0] ;
  input slv_wren_clk2;
  input slv_rden_r;
  input \dac30_dg_mult_control_0_reg[0] ;
  input \dac10_dg_enable_0_reg[15] ;
  input \dac30_dg_q_value_0_reg[0] ;
  input \dac30_dg_i_value_0_reg[0] ;
  input dac00_dg_enable_01;
  input \dac30_dg_type_0_reg[0] ;
  input \dac30_dg_inc_0_reg[0]_0 ;
  input \slv_rdata_reg[3] ;
  input \slv_rdata_reg[3]_0 ;
  input \slv_rdata_reg[15] ;
  input \slv_rdata_reg[4] ;
  input \slv_rdata_reg[4]_0 ;
  input \slv_rdata_reg[5] ;
  input \slv_rdata_reg[5]_0 ;
  input \slv_rdata_reg[6] ;
  input \slv_rdata_reg[6]_0 ;
  input \slv_rdata_reg[7] ;
  input \slv_rdata_reg[7]_0 ;
  input \slv_rdata_reg[8] ;
  input \slv_rdata_reg[8]_0 ;
  input \slv_rdata_reg[9] ;
  input \slv_rdata_reg[9]_0 ;
  input \slv_rdata_reg[10] ;
  input \slv_rdata_reg[10]_0 ;
  input \slv_rdata_reg[11] ;
  input \slv_rdata_reg[11]_0 ;
  input \slv_rdata_reg[12] ;
  input \slv_rdata_reg[12]_0 ;
  input \slv_rdata_reg[13] ;
  input \slv_rdata_reg[13]_0 ;
  input \slv_rdata_reg[14] ;
  input \slv_rdata_reg[14]_0 ;
  input \slv_rdata_reg[15]_0 ;
  input \slv_rdata_reg[15]_1 ;
  input slv_wren_clk2_0;
  input slv_rden_r_1;
  input dac10_dg_enable_01;
  input \slv_rdata_reg[3]_1 ;
  input \slv_rdata_reg[3]_2 ;
  input \slv_rdata_reg[4]_1 ;
  input \slv_rdata_reg[4]_2 ;
  input \slv_rdata_reg[5]_1 ;
  input \slv_rdata_reg[5]_2 ;
  input \slv_rdata_reg[6]_1 ;
  input \slv_rdata_reg[6]_2 ;
  input \slv_rdata_reg[7]_1 ;
  input \slv_rdata_reg[7]_2 ;
  input \slv_rdata_reg[8]_1 ;
  input \slv_rdata_reg[8]_2 ;
  input \slv_rdata_reg[9]_1 ;
  input \slv_rdata_reg[9]_2 ;
  input \slv_rdata_reg[10]_1 ;
  input \slv_rdata_reg[10]_2 ;
  input \slv_rdata_reg[11]_1 ;
  input \slv_rdata_reg[11]_2 ;
  input \slv_rdata_reg[12]_1 ;
  input \slv_rdata_reg[12]_2 ;
  input \slv_rdata_reg[13]_1 ;
  input \slv_rdata_reg[13]_2 ;
  input \slv_rdata_reg[14]_1 ;
  input \slv_rdata_reg[14]_2 ;
  input \slv_rdata_reg[15]_2 ;
  input \slv_rdata_reg[15]_3 ;
  input slv_wren_clk2_2;
  input slv_rden_r_3;
  input dac20_dg_enable_01;
  input \slv_rdata_reg[3]_3 ;
  input \slv_rdata_reg[3]_4 ;
  input \slv_rdata_reg[4]_3 ;
  input \slv_rdata_reg[4]_4 ;
  input \slv_rdata_reg[5]_3 ;
  input \slv_rdata_reg[5]_4 ;
  input \slv_rdata_reg[6]_3 ;
  input \slv_rdata_reg[6]_4 ;
  input \slv_rdata_reg[7]_3 ;
  input \slv_rdata_reg[7]_4 ;
  input \slv_rdata_reg[8]_3 ;
  input \slv_rdata_reg[8]_4 ;
  input \slv_rdata_reg[9]_3 ;
  input \slv_rdata_reg[9]_4 ;
  input \slv_rdata_reg[10]_3 ;
  input \slv_rdata_reg[10]_4 ;
  input \slv_rdata_reg[11]_3 ;
  input \slv_rdata_reg[11]_4 ;
  input \slv_rdata_reg[12]_3 ;
  input \slv_rdata_reg[12]_4 ;
  input \slv_rdata_reg[13]_3 ;
  input \slv_rdata_reg[13]_4 ;
  input \slv_rdata_reg[14]_3 ;
  input \slv_rdata_reg[14]_4 ;
  input \slv_rdata_reg[15]_4 ;
  input \slv_rdata_reg[15]_5 ;
  input slv_wren_clk2_4;
  input slv_rden_r_5;
  input dac30_dg_enable_01;
  input \slv_rdata_reg[3]_5 ;
  input \slv_rdata_reg[3]_6 ;
  input \slv_rdata_reg[4]_5 ;
  input \slv_rdata_reg[4]_6 ;
  input \slv_rdata_reg[5]_5 ;
  input \slv_rdata_reg[5]_6 ;
  input \slv_rdata_reg[6]_5 ;
  input \slv_rdata_reg[6]_6 ;
  input \slv_rdata_reg[7]_5 ;
  input \slv_rdata_reg[7]_6 ;
  input \slv_rdata_reg[8]_5 ;
  input \slv_rdata_reg[8]_6 ;
  input \slv_rdata_reg[9]_5 ;
  input \slv_rdata_reg[9]_6 ;
  input \slv_rdata_reg[10]_5 ;
  input \slv_rdata_reg[10]_6 ;
  input \slv_rdata_reg[11]_5 ;
  input \slv_rdata_reg[11]_6 ;
  input \slv_rdata_reg[12]_5 ;
  input \slv_rdata_reg[12]_6 ;
  input \slv_rdata_reg[13]_5 ;
  input \slv_rdata_reg[13]_6 ;
  input \slv_rdata_reg[14]_5 ;
  input \slv_rdata_reg[14]_6 ;
  input \slv_rdata_reg[15]_6 ;
  input \slv_rdata_reg[15]_7 ;
  input \dac33_dg_init_8_0_reg[0] ;
  input \dac33_dg_i_value_0_reg[15] ;
  input \dac30_dg_init_15_0_reg[15] ;
  input \dac32_dg_init_13_0_reg[0] ;
  input \dac30_dg_init_7_0_reg[15] ;
  input \dac32_dg_q_value_0_reg[15] ;
  input \dac31_dg_init_4_0_reg[0] ;
  input \dac31_dg_init_8_0_reg[0] ;
  input \dac31_dg_type_0_reg[3] ;
  input \dac32_dg_init_12_0_reg[0] ;
  input \dac32_dg_init_10_0_reg[0] ;
  input \dac32_dg_init_14_0_reg[0] ;
  input \dac33_dg_init_7_0_reg[0] ;
  input slv_wren_done_pulse;
  input \timeout_timer_count_reg[0]_0 ;
  input s_axi_wvalid;
  input [11:0]\timeout_timer_count_reg[11]_0 ;
  input bank_write_done;
  input [15:0]dac3slv_rdata;
  input [15:0]dac0slv_rdata;
  input [4:0]dac1slv_rdata;
  input [4:0]dac2slv_rdata;
  input [15:0]s_axi_araddr;
  input [15:0]s_axi_awaddr;
  input \axi_rresp[1]_i_2_0 ;
  input slv_wren_done_pulse_6;
  input \axi_rdata_reg[1]_0 ;
  input \axi_rdata_reg[2]_0 ;
  input \axi_rdata_reg[3]_0 ;
  input \axi_rdata_reg[4]_0 ;
  input \axi_rdata_reg[5]_0 ;
  input \axi_rdata_reg[6]_0 ;
  input \axi_rdata_reg[7]_0 ;
  input \axi_rdata_reg[8]_0 ;
  input \axi_rdata_reg[9]_0 ;
  input \axi_rdata_reg[10]_0 ;
  input \axi_rdata_reg[11]_0 ;
  input \dac33_dg_enable_0_reg[15] ;
  input \dac30_dg_init_14_0_reg[15] ;
  input \dac30_dg_init_13_0_reg[15] ;
  input \dac30_dg_init_12_0_reg[15] ;
  input \dac30_dg_init_11_0_reg[15] ;
  input \dac30_dg_init_10_0_reg[15] ;
  input \dac30_dg_init_9_0_reg[15] ;
  input \dac30_dg_init_8_0_reg[15] ;
  input \dac30_dg_init_6_0_reg[15] ;
  input \dac30_dg_init_5_0_reg[15] ;
  input \dac30_dg_init_4_0_reg[15] ;
  input \dac30_dg_init_3_0_reg[15] ;
  input \dac30_dg_init_2_0_reg[15] ;
  input \dac00_dg_init_1_0_reg[15] ;
  input \dac30_dg_init_0_0_reg[15] ;
  input \axi_rdata[0]_i_2_0 ;
  input [0:0]s_axi_wdata;
  input enable_reg;

  wire [0:0]E;
  wire [8:0]Q;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready19_in;
  wire axi_awready_i_2_n_0;
  wire axi_awready_reg_0;
  wire \axi_bresp[1]_i_1_n_0 ;
  wire \axi_bresp[1]_i_4_n_0 ;
  wire axi_bvalid0;
  wire axi_bvalid_i_1_n_0;
  wire axi_bvalid_reg_0;
  wire \axi_rdata[0]_i_1_n_0 ;
  wire \axi_rdata[0]_i_2_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[10]_i_1_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_1_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[1]_i_1_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[2]_i_1_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[3]_i_1_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_1_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_1_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_1_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_1_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[8]_i_1_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[9]_i_1_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_0 ;
  wire \axi_rdata_reg[11]_0 ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[3]_0 ;
  wire \axi_rdata_reg[4]_0 ;
  wire \axi_rdata_reg[5]_0 ;
  wire \axi_rdata_reg[6]_0 ;
  wire \axi_rdata_reg[7]_0 ;
  wire \axi_rdata_reg[8]_0 ;
  wire \axi_rdata_reg[9]_0 ;
  wire \axi_rresp[1]_i_1_n_0 ;
  wire \axi_rresp[1]_i_2_0 ;
  wire \axi_rresp[1]_i_2_n_0 ;
  wire \axi_rresp[1]_i_3_n_0 ;
  wire \axi_rresp[1]_i_4_n_0 ;
  wire \axi_rresp[1]_i_5_n_0 ;
  wire axi_rvalid0;
  wire axi_rvalid_i_1_n_0;
  wire axi_rvalid_reg_0;
  wire axi_wr_access0;
  wire axi_wr_access_reg_0;
  wire bank_write_done;
  wire clk2_valid_pulse_reg;
  wire [0:0]clk2_valid_pulse_reg_0;
  wire [0:0]clk2_valid_pulse_reg_1;
  wire clk2_valid_pulse_reg_10;
  wire [0:0]clk2_valid_pulse_reg_11;
  wire [0:0]clk2_valid_pulse_reg_12;
  wire [0:0]clk2_valid_pulse_reg_13;
  wire clk2_valid_pulse_reg_14;
  wire clk2_valid_pulse_reg_15;
  wire clk2_valid_pulse_reg_16;
  wire [0:0]clk2_valid_pulse_reg_17;
  wire [0:0]clk2_valid_pulse_reg_18;
  wire [0:0]clk2_valid_pulse_reg_19;
  wire [0:0]clk2_valid_pulse_reg_2;
  wire clk2_valid_pulse_reg_20;
  wire clk2_valid_pulse_reg_21;
  wire clk2_valid_pulse_reg_3;
  wire clk2_valid_pulse_reg_4;
  wire [0:0]clk2_valid_pulse_reg_5;
  wire [0:0]clk2_valid_pulse_reg_6;
  wire [0:0]clk2_valid_pulse_reg_7;
  wire clk2_valid_pulse_reg_8;
  wire clk2_valid_pulse_reg_9;
  wire dac00_dg_enable_01;
  wire \dac00_dg_init_0_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_15_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_1_0_reg[15] ;
  wire \dac00_dg_init_3_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_4_0[15]_i_2_n_0 ;
  wire \dac00_dg_init_7_0[15]_i_2_n_0 ;
  wire \dac01_dg_control_0[6]_i_3_n_0 ;
  wire \dac01_dg_i_value_0[15]_i_3_n_0 ;
  wire \dac01_dg_inc_0[6]_i_3_n_0 ;
  wire \dac01_dg_inc_0[6]_i_4_n_0 ;
  wire \dac01_dg_init_11_0[15]_i_3_n_0 ;
  wire \dac01_dg_init_15_0[15]_i_2_n_0 ;
  wire \dac01_dg_init_1_0[15]_i_3_n_0 ;
  wire \dac01_dg_init_2_0[15]_i_3_n_0 ;
  wire \dac01_dg_init_7_0[15]_i_2_n_0 ;
  wire \dac01_dg_init_9_0[15]_i_3_n_0 ;
  wire \dac02_dg_control_0[6]_i_3_n_0 ;
  wire \dac02_dg_inc_0[6]_i_3_n_0 ;
  wire \dac02_dg_init_11_0[15]_i_3_n_0 ;
  wire \dac02_dg_init_9_0[15]_i_3_n_0 ;
  wire \dac02_dg_mult_control_0[2]_i_3_n_0 ;
  wire \dac03_dg_control_0_reg[0] ;
  wire \dac03_dg_init_0_0[15]_i_3_n_0 ;
  wire \dac03_dg_init_4_0[15]_i_3_n_0 ;
  wire \dac03_dg_init_5_0[15]_i_3_n_0 ;
  wire \dac03_dg_type_0[3]_i_3_n_0 ;
  wire dac0axi_map_wready;
  wire dac0axi_map_wready0;
  wire [0:0]dac0axi_map_wready_reg_0;
  wire [15:0]dac0slv_rdata;
  wire dac0slv_rden;
  wire dac0slv_rden_i_1_n_0;
  wire dac10_dg_enable_01;
  wire \dac10_dg_enable_0_reg[15] ;
  wire \dac10_dg_init_15_0[15]_i_2_n_0 ;
  wire dac1axi_map_wready;
  wire dac1axi_map_wready0;
  wire [0:0]dac1axi_map_wready_reg_0;
  wire [4:0]dac1slv_rdata;
  wire dac1slv_rden;
  wire dac1slv_rden_i_1_n_0;
  wire dac20_dg_enable_01;
  wire \dac20_dg_init_15_0[15]_i_2_n_0 ;
  wire dac2axi_map_wready;
  wire dac2axi_map_wready0;
  wire dac2axi_map_wready_i_2_n_0;
  wire [0:0]dac2axi_map_wready_reg_0;
  wire [4:0]dac2slv_rdata;
  wire dac2slv_rden;
  wire dac2slv_rden_i_1_n_0;
  wire dac30_dg_enable_01;
  wire \dac30_dg_i_value_0_reg[0] ;
  wire \dac30_dg_inc_0_reg[0] ;
  wire \dac30_dg_inc_0_reg[0]_0 ;
  wire \dac30_dg_init_0_0_reg[15] ;
  wire \dac30_dg_init_10_0_reg[15] ;
  wire \dac30_dg_init_11_0_reg[15] ;
  wire \dac30_dg_init_12_0_reg[15] ;
  wire \dac30_dg_init_13_0_reg[15] ;
  wire \dac30_dg_init_14_0_reg[15] ;
  wire \dac30_dg_init_15_0[15]_i_2_n_0 ;
  wire \dac30_dg_init_15_0_reg[15] ;
  wire \dac30_dg_init_2_0_reg[15] ;
  wire \dac30_dg_init_3_0_reg[15] ;
  wire \dac30_dg_init_4_0_reg[15] ;
  wire \dac30_dg_init_5_0_reg[15] ;
  wire \dac30_dg_init_6_0_reg[15] ;
  wire \dac30_dg_init_7_0_reg[15] ;
  wire \dac30_dg_init_8_0_reg[15] ;
  wire \dac30_dg_init_9_0_reg[15] ;
  wire \dac30_dg_mult_control_0_reg[0] ;
  wire \dac30_dg_q_value_0_reg[0] ;
  wire \dac30_dg_type_0_reg[0] ;
  wire \dac31_dg_init_13_0_reg[0] ;
  wire \dac31_dg_init_4_0_reg[0] ;
  wire \dac31_dg_init_8_0_reg[0] ;
  wire \dac31_dg_type_0_reg[3] ;
  wire \dac32_dg_init_10_0_reg[0] ;
  wire \dac32_dg_init_12_0_reg[0] ;
  wire \dac32_dg_init_13_0_reg[0] ;
  wire \dac32_dg_init_14_0_reg[0] ;
  wire \dac32_dg_q_value_0_reg[15] ;
  wire \dac33_dg_enable_0_reg[15] ;
  wire \dac33_dg_i_value_0_reg[15] ;
  wire \dac33_dg_init_7_0_reg[0] ;
  wire \dac33_dg_init_8_0_reg[0] ;
  wire dac3axi_map_wready;
  wire dac3axi_map_wready0;
  wire dac3axi_map_wready_i_2_n_0;
  wire dac3axi_map_wready_i_3_n_0;
  wire [15:0]dac3slv_rdata;
  wire dac3slv_rden;
  wire dac3slv_rden_i_1_n_0;
  wire dac_dg_axi_map_wready;
  wire dac_dg_axi_map_wready0;
  wire [0:0]dac_dg_slv_rdata;
  wire dac_dg_slv_rden_i_1_n_0;
  wire dac_dg_slv_rden_i_2_n_0;
  wire dac_dg_slv_rden_i_3_n_0;
  wire dac_dg_slv_rden_reg_n_0;
  wire dac_dg_slv_wren;
  wire dest_out;
  wire enable_i_3_n_0;
  wire enable_i_4_n_0;
  wire enable_reg;
  wire load_timeout_timer0;
  wire load_timeout_timer02_out;
  wire p_0_in;
  wire [12:0]p_2_in;
  wire read_in_progress;
  wire read_in_progress_i_1_n_0;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_aresetn_1;
  wire s_axi_aresetn_2;
  wire s_axi_aresetn_3;
  wire s_axi_aresetn_4;
  wire s_axi_aresetn_5;
  wire s_axi_aresetn_6;
  wire s_axi_aresetn_7;
  wire s_axi_aresetn_8;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire [15:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wvalid;
  wire [0:0]s_axi_wvalid_0;
  wire [9:9]slv_addr;
  wire \slv_addr[10]_i_1_n_0 ;
  wire \slv_addr[11]_i_1_n_0 ;
  wire \slv_addr[2]_i_1_n_0 ;
  wire \slv_addr[2]_rep_i_1__0_n_0 ;
  wire \slv_addr[2]_rep_i_1__1_n_0 ;
  wire \slv_addr[2]_rep_i_1__2_n_0 ;
  wire \slv_addr[2]_rep_i_1__3_n_0 ;
  wire \slv_addr[2]_rep_i_1__4_n_0 ;
  wire \slv_addr[2]_rep_i_1_n_0 ;
  wire \slv_addr[3]_i_1_n_0 ;
  wire \slv_addr[3]_rep_i_1__0_n_0 ;
  wire \slv_addr[3]_rep_i_1__1_n_0 ;
  wire \slv_addr[3]_rep_i_1__2_n_0 ;
  wire \slv_addr[3]_rep_i_1_n_0 ;
  wire \slv_addr[4]_i_1_n_0 ;
  wire \slv_addr[5]_i_1_n_0 ;
  wire \slv_addr[6]_i_1_n_0 ;
  wire \slv_addr[7]_i_1_n_0 ;
  wire \slv_addr[8]_i_1_n_0 ;
  wire \slv_addr[8]_rep_i_1__0_n_0 ;
  wire \slv_addr[8]_rep_i_1__1_n_0 ;
  wire \slv_addr[8]_rep_i_1__2_n_0 ;
  wire \slv_addr[8]_rep_i_1__3_n_0 ;
  wire \slv_addr[8]_rep_i_1__4_n_0 ;
  wire \slv_addr[8]_rep_i_1__5_n_0 ;
  wire \slv_addr[8]_rep_i_1__6_n_0 ;
  wire \slv_addr[8]_rep_i_1__7_n_0 ;
  wire \slv_addr[8]_rep_i_1__8_n_0 ;
  wire \slv_addr[8]_rep_i_1__9_n_0 ;
  wire \slv_addr[8]_rep_i_1_n_0 ;
  wire \slv_addr[9]_i_1_n_0 ;
  wire \slv_addr[9]_rep_i_1__0_n_0 ;
  wire \slv_addr[9]_rep_i_1__10_n_0 ;
  wire \slv_addr[9]_rep_i_1__1_n_0 ;
  wire \slv_addr[9]_rep_i_1__2_n_0 ;
  wire \slv_addr[9]_rep_i_1__3_n_0 ;
  wire \slv_addr[9]_rep_i_1__4_n_0 ;
  wire \slv_addr[9]_rep_i_1__5_n_0 ;
  wire \slv_addr[9]_rep_i_1__6_n_0 ;
  wire \slv_addr[9]_rep_i_1__7_n_0 ;
  wire \slv_addr[9]_rep_i_1__8_n_0 ;
  wire \slv_addr[9]_rep_i_1__9_n_0 ;
  wire \slv_addr[9]_rep_i_1_n_0 ;
  wire \slv_addr_reg[2]_0 ;
  wire [0:0]\slv_addr_reg[2]_1 ;
  wire \slv_addr_reg[2]_rep_0 ;
  wire \slv_addr_reg[2]_rep_1 ;
  wire \slv_addr_reg[2]_rep_2 ;
  wire \slv_addr_reg[2]_rep_3 ;
  wire \slv_addr_reg[2]_rep__0_0 ;
  wire \slv_addr_reg[2]_rep__1_0 ;
  wire \slv_addr_reg[2]_rep__2_0 ;
  wire \slv_addr_reg[2]_rep__3_0 ;
  wire \slv_addr_reg[2]_rep__4_0 ;
  wire \slv_addr_reg[2]_rep__4_1 ;
  wire \slv_addr_reg[2]_rep__4_2 ;
  wire \slv_addr_reg[2]_rep__4_3 ;
  wire \slv_addr_reg[2]_rep__4_4 ;
  wire \slv_addr_reg[2]_rep__4_5 ;
  wire \slv_addr_reg[3]_0 ;
  wire \slv_addr_reg[3]_rep_0 ;
  wire \slv_addr_reg[3]_rep_1 ;
  wire [0:0]\slv_addr_reg[3]_rep_10 ;
  wire [0:0]\slv_addr_reg[3]_rep_11 ;
  wire \slv_addr_reg[3]_rep_2 ;
  wire \slv_addr_reg[3]_rep_3 ;
  wire \slv_addr_reg[3]_rep_4 ;
  wire \slv_addr_reg[3]_rep_5 ;
  wire \slv_addr_reg[3]_rep_6 ;
  wire \slv_addr_reg[3]_rep_7 ;
  wire [0:0]\slv_addr_reg[3]_rep_8 ;
  wire [0:0]\slv_addr_reg[3]_rep_9 ;
  wire \slv_addr_reg[3]_rep__0_0 ;
  wire \slv_addr_reg[3]_rep__1_0 ;
  wire \slv_addr_reg[3]_rep__2_0 ;
  wire \slv_addr_reg[3]_rep__2_1 ;
  wire \slv_addr_reg[4]_0 ;
  wire \slv_addr_reg[4]_1 ;
  wire \slv_addr_reg[4]_10 ;
  wire \slv_addr_reg[4]_11 ;
  wire \slv_addr_reg[4]_12 ;
  wire \slv_addr_reg[4]_13 ;
  wire \slv_addr_reg[4]_14 ;
  wire \slv_addr_reg[4]_2 ;
  wire \slv_addr_reg[4]_3 ;
  wire \slv_addr_reg[4]_4 ;
  wire \slv_addr_reg[4]_5 ;
  wire \slv_addr_reg[4]_6 ;
  wire \slv_addr_reg[4]_7 ;
  wire \slv_addr_reg[4]_8 ;
  wire \slv_addr_reg[4]_9 ;
  wire \slv_addr_reg[5]_0 ;
  wire \slv_addr_reg[5]_1 ;
  wire [0:0]\slv_addr_reg[5]_10 ;
  wire [0:0]\slv_addr_reg[5]_11 ;
  wire [0:0]\slv_addr_reg[5]_12 ;
  wire \slv_addr_reg[5]_2 ;
  wire \slv_addr_reg[5]_3 ;
  wire \slv_addr_reg[5]_4 ;
  wire \slv_addr_reg[5]_5 ;
  wire \slv_addr_reg[5]_6 ;
  wire \slv_addr_reg[5]_7 ;
  wire \slv_addr_reg[5]_8 ;
  wire [0:0]\slv_addr_reg[5]_9 ;
  wire \slv_addr_reg[6]_0 ;
  wire \slv_addr_reg[6]_1 ;
  wire \slv_addr_reg[6]_10 ;
  wire \slv_addr_reg[6]_11 ;
  wire \slv_addr_reg[6]_12 ;
  wire \slv_addr_reg[6]_13 ;
  wire \slv_addr_reg[6]_14 ;
  wire \slv_addr_reg[6]_15 ;
  wire \slv_addr_reg[6]_16 ;
  wire \slv_addr_reg[6]_17 ;
  wire \slv_addr_reg[6]_18 ;
  wire \slv_addr_reg[6]_19 ;
  wire \slv_addr_reg[6]_2 ;
  wire \slv_addr_reg[6]_20 ;
  wire \slv_addr_reg[6]_21 ;
  wire \slv_addr_reg[6]_22 ;
  wire \slv_addr_reg[6]_23 ;
  wire \slv_addr_reg[6]_24 ;
  wire \slv_addr_reg[6]_25 ;
  wire \slv_addr_reg[6]_26 ;
  wire \slv_addr_reg[6]_27 ;
  wire \slv_addr_reg[6]_28 ;
  wire \slv_addr_reg[6]_29 ;
  wire \slv_addr_reg[6]_3 ;
  wire \slv_addr_reg[6]_30 ;
  wire \slv_addr_reg[6]_31 ;
  wire \slv_addr_reg[6]_32 ;
  wire \slv_addr_reg[6]_33 ;
  wire \slv_addr_reg[6]_34 ;
  wire \slv_addr_reg[6]_35 ;
  wire \slv_addr_reg[6]_36 ;
  wire \slv_addr_reg[6]_37 ;
  wire \slv_addr_reg[6]_38 ;
  wire \slv_addr_reg[6]_39 ;
  wire \slv_addr_reg[6]_4 ;
  wire \slv_addr_reg[6]_40 ;
  wire \slv_addr_reg[6]_41 ;
  wire \slv_addr_reg[6]_42 ;
  wire \slv_addr_reg[6]_43 ;
  wire \slv_addr_reg[6]_44 ;
  wire \slv_addr_reg[6]_45 ;
  wire \slv_addr_reg[6]_46 ;
  wire \slv_addr_reg[6]_47 ;
  wire \slv_addr_reg[6]_48 ;
  wire \slv_addr_reg[6]_49 ;
  wire \slv_addr_reg[6]_5 ;
  wire \slv_addr_reg[6]_50 ;
  wire \slv_addr_reg[6]_51 ;
  wire \slv_addr_reg[6]_52 ;
  wire [0:0]\slv_addr_reg[6]_53 ;
  wire [0:0]\slv_addr_reg[6]_54 ;
  wire [0:0]\slv_addr_reg[6]_55 ;
  wire [0:0]\slv_addr_reg[6]_56 ;
  wire \slv_addr_reg[6]_6 ;
  wire \slv_addr_reg[6]_7 ;
  wire \slv_addr_reg[6]_8 ;
  wire \slv_addr_reg[6]_9 ;
  wire \slv_addr_reg[7]_0 ;
  wire [0:0]\slv_addr_reg[7]_1 ;
  wire [0:0]\slv_addr_reg[7]_2 ;
  wire [0:0]\slv_addr_reg[7]_3 ;
  wire [0:0]\slv_addr_reg[7]_4 ;
  wire [0:0]\slv_addr_reg[7]_5 ;
  wire [0:0]\slv_addr_reg[7]_6 ;
  wire [0:0]\slv_addr_reg[7]_7 ;
  wire [0:0]\slv_addr_reg[7]_8 ;
  wire \slv_addr_reg[8]_0 ;
  wire \slv_addr_reg[8]_1 ;
  wire [0:0]\slv_addr_reg[8]_10 ;
  wire [0:0]\slv_addr_reg[8]_11 ;
  wire [0:0]\slv_addr_reg[8]_12 ;
  wire [0:0]\slv_addr_reg[8]_13 ;
  wire [0:0]\slv_addr_reg[8]_14 ;
  wire [0:0]\slv_addr_reg[8]_15 ;
  wire [0:0]\slv_addr_reg[8]_2 ;
  wire [0:0]\slv_addr_reg[8]_3 ;
  wire [0:0]\slv_addr_reg[8]_4 ;
  wire [0:0]\slv_addr_reg[8]_5 ;
  wire [0:0]\slv_addr_reg[8]_6 ;
  wire [0:0]\slv_addr_reg[8]_7 ;
  wire [0:0]\slv_addr_reg[8]_8 ;
  wire [0:0]\slv_addr_reg[8]_9 ;
  wire \slv_addr_reg[8]_rep_0 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_0 ;
  wire \slv_addr_reg[8]_rep__0_1 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_10 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_11 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_12 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_13 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_14 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_2 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_3 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_4 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_5 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_6 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_7 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_8 ;
  wire [0:0]\slv_addr_reg[8]_rep__0_9 ;
  wire \slv_addr_reg[8]_rep__1_0 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_0 ;
  wire \slv_addr_reg[8]_rep__2_1 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_10 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_11 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_12 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_13 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_14 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_2 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_3 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_4 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_5 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_6 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_7 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_8 ;
  wire [0:0]\slv_addr_reg[8]_rep__2_9 ;
  wire \slv_addr_reg[8]_rep__3_0 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_0 ;
  wire \slv_addr_reg[8]_rep__4_1 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_10 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_11 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_12 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_13 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_14 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_2 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_3 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_4 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_5 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_6 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_7 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_8 ;
  wire [0:0]\slv_addr_reg[8]_rep__4_9 ;
  wire \slv_addr_reg[8]_rep__5_0 ;
  wire \slv_addr_reg[8]_rep__6_0 ;
  wire \slv_addr_reg[8]_rep__6_1 ;
  wire [0:0]\slv_addr_reg[8]_rep__6_2 ;
  wire [0:0]\slv_addr_reg[8]_rep__7_0 ;
  wire \slv_addr_reg[8]_rep__7_1 ;
  wire [0:0]\slv_addr_reg[8]_rep__7_2 ;
  wire [0:0]\slv_addr_reg[8]_rep__8_0 ;
  wire \slv_addr_reg[8]_rep__8_1 ;
  wire \slv_addr_reg[8]_rep__9_0 ;
  wire \slv_addr_reg[9]_rep_0 ;
  wire \slv_addr_reg[9]_rep_1 ;
  wire \slv_addr_reg[9]_rep_2 ;
  wire \slv_addr_reg[9]_rep_3 ;
  wire \slv_addr_reg[9]_rep_4 ;
  wire \slv_addr_reg[9]_rep__0_0 ;
  wire \slv_addr_reg[9]_rep__10_0 ;
  wire \slv_addr_reg[9]_rep__1_0 ;
  wire \slv_addr_reg[9]_rep__1_1 ;
  wire \slv_addr_reg[9]_rep__1_10 ;
  wire \slv_addr_reg[9]_rep__1_11 ;
  wire \slv_addr_reg[9]_rep__1_12 ;
  wire \slv_addr_reg[9]_rep__1_13 ;
  wire \slv_addr_reg[9]_rep__1_14 ;
  wire \slv_addr_reg[9]_rep__1_15 ;
  wire [0:0]\slv_addr_reg[9]_rep__1_16 ;
  wire \slv_addr_reg[9]_rep__1_2 ;
  wire \slv_addr_reg[9]_rep__1_3 ;
  wire \slv_addr_reg[9]_rep__1_4 ;
  wire \slv_addr_reg[9]_rep__1_5 ;
  wire \slv_addr_reg[9]_rep__1_6 ;
  wire \slv_addr_reg[9]_rep__1_7 ;
  wire \slv_addr_reg[9]_rep__1_8 ;
  wire \slv_addr_reg[9]_rep__1_9 ;
  wire \slv_addr_reg[9]_rep__2_0 ;
  wire \slv_addr_reg[9]_rep__3_0 ;
  wire \slv_addr_reg[9]_rep__4_0 ;
  wire [0:0]\slv_addr_reg[9]_rep__4_1 ;
  wire \slv_addr_reg[9]_rep__5_0 ;
  wire \slv_addr_reg[9]_rep__6_0 ;
  wire [0:0]\slv_addr_reg[9]_rep__6_1 ;
  wire \slv_addr_reg[9]_rep__7_0 ;
  wire \slv_addr_reg[9]_rep__8_0 ;
  wire [0:0]\slv_addr_reg[9]_rep__8_1 ;
  wire \slv_addr_reg[9]_rep__9_0 ;
  wire \slv_rd_addr[0]_i_1_n_0 ;
  wire \slv_rd_addr[1]_i_1_n_0 ;
  wire \slv_rd_addr[2]_i_1_n_0 ;
  wire \slv_rd_addr[3]_i_1_n_0 ;
  wire \slv_rd_addr[4]_i_1_n_0 ;
  wire \slv_rd_addr[5]_i_1_n_0 ;
  wire \slv_rd_addr[5]_i_2_n_0 ;
  wire [0:0]\slv_rd_addr_reg[0]_0 ;
  wire \slv_rd_addr_reg_n_0_[1] ;
  wire \slv_rd_addr_reg_n_0_[2] ;
  wire \slv_rd_addr_reg_n_0_[3] ;
  wire \slv_rd_addr_reg_n_0_[4] ;
  wire \slv_rd_addr_reg_n_0_[5] ;
  wire \slv_rdata_reg[10] ;
  wire \slv_rdata_reg[10]_0 ;
  wire \slv_rdata_reg[10]_1 ;
  wire \slv_rdata_reg[10]_2 ;
  wire \slv_rdata_reg[10]_3 ;
  wire \slv_rdata_reg[10]_4 ;
  wire \slv_rdata_reg[10]_5 ;
  wire \slv_rdata_reg[10]_6 ;
  wire \slv_rdata_reg[11] ;
  wire \slv_rdata_reg[11]_0 ;
  wire \slv_rdata_reg[11]_1 ;
  wire \slv_rdata_reg[11]_2 ;
  wire \slv_rdata_reg[11]_3 ;
  wire \slv_rdata_reg[11]_4 ;
  wire \slv_rdata_reg[11]_5 ;
  wire \slv_rdata_reg[11]_6 ;
  wire \slv_rdata_reg[12] ;
  wire \slv_rdata_reg[12]_0 ;
  wire \slv_rdata_reg[12]_1 ;
  wire \slv_rdata_reg[12]_2 ;
  wire \slv_rdata_reg[12]_3 ;
  wire \slv_rdata_reg[12]_4 ;
  wire \slv_rdata_reg[12]_5 ;
  wire \slv_rdata_reg[12]_6 ;
  wire \slv_rdata_reg[13] ;
  wire \slv_rdata_reg[13]_0 ;
  wire \slv_rdata_reg[13]_1 ;
  wire \slv_rdata_reg[13]_2 ;
  wire \slv_rdata_reg[13]_3 ;
  wire \slv_rdata_reg[13]_4 ;
  wire \slv_rdata_reg[13]_5 ;
  wire \slv_rdata_reg[13]_6 ;
  wire \slv_rdata_reg[14] ;
  wire \slv_rdata_reg[14]_0 ;
  wire \slv_rdata_reg[14]_1 ;
  wire \slv_rdata_reg[14]_2 ;
  wire \slv_rdata_reg[14]_3 ;
  wire \slv_rdata_reg[14]_4 ;
  wire \slv_rdata_reg[14]_5 ;
  wire \slv_rdata_reg[14]_6 ;
  wire \slv_rdata_reg[15] ;
  wire \slv_rdata_reg[15]_0 ;
  wire \slv_rdata_reg[15]_1 ;
  wire \slv_rdata_reg[15]_2 ;
  wire \slv_rdata_reg[15]_3 ;
  wire \slv_rdata_reg[15]_4 ;
  wire \slv_rdata_reg[15]_5 ;
  wire \slv_rdata_reg[15]_6 ;
  wire \slv_rdata_reg[15]_7 ;
  wire \slv_rdata_reg[3] ;
  wire \slv_rdata_reg[3]_0 ;
  wire \slv_rdata_reg[3]_1 ;
  wire \slv_rdata_reg[3]_2 ;
  wire \slv_rdata_reg[3]_3 ;
  wire \slv_rdata_reg[3]_4 ;
  wire \slv_rdata_reg[3]_5 ;
  wire \slv_rdata_reg[3]_6 ;
  wire \slv_rdata_reg[4] ;
  wire \slv_rdata_reg[4]_0 ;
  wire \slv_rdata_reg[4]_1 ;
  wire \slv_rdata_reg[4]_2 ;
  wire \slv_rdata_reg[4]_3 ;
  wire \slv_rdata_reg[4]_4 ;
  wire \slv_rdata_reg[4]_5 ;
  wire \slv_rdata_reg[4]_6 ;
  wire \slv_rdata_reg[5] ;
  wire \slv_rdata_reg[5]_0 ;
  wire \slv_rdata_reg[5]_1 ;
  wire \slv_rdata_reg[5]_2 ;
  wire \slv_rdata_reg[5]_3 ;
  wire \slv_rdata_reg[5]_4 ;
  wire \slv_rdata_reg[5]_5 ;
  wire \slv_rdata_reg[5]_6 ;
  wire \slv_rdata_reg[6] ;
  wire \slv_rdata_reg[6]_0 ;
  wire \slv_rdata_reg[6]_1 ;
  wire \slv_rdata_reg[6]_2 ;
  wire \slv_rdata_reg[6]_3 ;
  wire \slv_rdata_reg[6]_4 ;
  wire \slv_rdata_reg[6]_5 ;
  wire \slv_rdata_reg[6]_6 ;
  wire \slv_rdata_reg[7] ;
  wire \slv_rdata_reg[7]_0 ;
  wire \slv_rdata_reg[7]_1 ;
  wire \slv_rdata_reg[7]_2 ;
  wire \slv_rdata_reg[7]_3 ;
  wire \slv_rdata_reg[7]_4 ;
  wire \slv_rdata_reg[7]_5 ;
  wire \slv_rdata_reg[7]_6 ;
  wire \slv_rdata_reg[8] ;
  wire \slv_rdata_reg[8]_0 ;
  wire \slv_rdata_reg[8]_1 ;
  wire \slv_rdata_reg[8]_2 ;
  wire \slv_rdata_reg[8]_3 ;
  wire \slv_rdata_reg[8]_4 ;
  wire \slv_rdata_reg[8]_5 ;
  wire \slv_rdata_reg[8]_6 ;
  wire \slv_rdata_reg[9] ;
  wire \slv_rdata_reg[9]_0 ;
  wire \slv_rdata_reg[9]_1 ;
  wire \slv_rdata_reg[9]_2 ;
  wire \slv_rdata_reg[9]_3 ;
  wire \slv_rdata_reg[9]_4 ;
  wire \slv_rdata_reg[9]_5 ;
  wire \slv_rdata_reg[9]_6 ;
  wire slv_rden_r;
  wire slv_rden_r_1;
  wire slv_rden_r_3;
  wire slv_rden_r_5;
  wire slv_reg_rden_i_1_n_0;
  wire slv_reg_rden_reg_n_0;
  wire slv_wren_clk2;
  wire slv_wren_clk2_0;
  wire slv_wren_clk2_2;
  wire slv_wren_clk2_4;
  wire slv_wren_done_pulse;
  wire slv_wren_done_pulse_6;
  wire \syncstages_ff_reg[4] ;
  wire \syncstages_ff_reg[4]_0 ;
  wire \syncstages_ff_reg[4]_1 ;
  wire \syncstages_ff_reg[4]_2 ;
  wire timeout;
  wire timeout_timer_count1;
  wire timeout_timer_count13_out;
  wire \timeout_timer_count[10]_i_2_n_0 ;
  wire \timeout_timer_count[12]_i_1_n_0 ;
  wire \timeout_timer_count[12]_i_2_n_0 ;
  wire \timeout_timer_count[12]_i_6_n_0 ;
  wire \timeout_timer_count[12]_i_8_n_0 ;
  wire \timeout_timer_count[12]_i_9_n_0 ;
  wire \timeout_timer_count[4]_i_2_n_0 ;
  wire \timeout_timer_count[5]_i_2_n_0 ;
  wire \timeout_timer_count[8]_i_2_n_0 ;
  wire \timeout_timer_count[9]_i_2_n_0 ;
  wire \timeout_timer_count_reg[0]_0 ;
  wire [11:0]\timeout_timer_count_reg[11]_0 ;
  wire \timeout_timer_count_reg_n_0_[0] ;
  wire \timeout_timer_count_reg_n_0_[10] ;
  wire \timeout_timer_count_reg_n_0_[11] ;
  wire \timeout_timer_count_reg_n_0_[1] ;
  wire \timeout_timer_count_reg_n_0_[2] ;
  wire \timeout_timer_count_reg_n_0_[3] ;
  wire \timeout_timer_count_reg_n_0_[4] ;
  wire \timeout_timer_count_reg_n_0_[5] ;
  wire \timeout_timer_count_reg_n_0_[6] ;
  wire \timeout_timer_count_reg_n_0_[7] ;
  wire \timeout_timer_count_reg_n_0_[8] ;
  wire \timeout_timer_count_reg_n_0_[9] ;
  wire \timeout_value[11]_i_2_n_0 ;
  wire \timeout_value[11]_i_3_n_0 ;
  wire valid_waddr0;
  wire valid_waddr1;
  wire valid_waddr_i_1_n_0;
  wire valid_waddr_reg_n_0;
  wire write_in_progress;
  wire write_in_progress_i_1_n_0;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT4 #(
    .INIT(16'h0004)) 
    axi_arready_i_1
       (.I0(read_in_progress),
        .I1(s_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(write_in_progress),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFFF00002)) 
    axi_awready_i_2
       (.I0(s_axi_awvalid),
        .I1(valid_waddr_reg_n_0),
        .I2(read_in_progress),
        .I3(s_axi_arvalid),
        .I4(axi_awready_reg_0),
        .O(axi_awready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(axi_awready_reg_0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAA3F0000AA000000)) 
    \axi_bresp[1]_i_1 
       (.I0(timeout),
        .I1(s_axi_bready),
        .I2(axi_bvalid_reg_0),
        .I3(axi_bvalid0),
        .I4(s_axi_aresetn),
        .I5(s_axi_bresp),
        .O(\axi_bresp[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \axi_bresp[1]_i_2 
       (.I0(axi_bvalid_reg_0),
        .I1(bank_write_done),
        .I2(\axi_bresp[1]_i_4_n_0 ),
        .I3(write_in_progress),
        .I4(timeout),
        .O(axi_bvalid0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \axi_bresp[1]_i_4 
       (.I0(axi_wr_access_reg_0),
        .I1(dac0axi_map_wready),
        .I2(dac1axi_map_wready),
        .I3(dac2axi_map_wready),
        .I4(dac_dg_axi_map_wready),
        .I5(dac3axi_map_wready),
        .O(\axi_bresp[1]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_bresp_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\axi_bresp[1]_i_1_n_0 ),
        .Q(s_axi_bresp),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    axi_bvalid_i_1
       (.I0(axi_bvalid0),
        .I1(axi_bvalid_reg_0),
        .I2(s_axi_bready),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(axi_bvalid_reg_0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[0]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[0]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[0]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(dac2slv_rdata[0]),
        .I1(dac1slv_rdata[0]),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .I3(dac0slv_rdata[0]),
        .I4(\slv_rd_addr_reg[0]_0 ),
        .I5(dac_dg_slv_rdata),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \axi_rdata[0]_i_3 
       (.I0(Q[0]),
        .I1(\timeout_value[11]_i_3_n_0 ),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(slv_addr),
        .I5(\axi_rdata[0]_i_2_0 ),
        .O(dac_dg_slv_rdata));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[10]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[10]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[10]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[10]_i_2 
       (.I0(\axi_rdata_reg[10]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[10]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [10]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[11]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[11]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[11]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[11]_i_2 
       (.I0(\axi_rdata_reg[11]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[11]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [11]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \axi_rdata[11]_i_4 
       (.I0(\timeout_value[11]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(slv_addr),
        .I4(Q[2]),
        .I5(\axi_rdata[11]_i_5_n_0 ),
        .O(\axi_rdata[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[11]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F0040)) 
    \axi_rdata[12]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[12]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[12]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \axi_rdata[12]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(dac0slv_rdata[12]),
        .I2(\slv_rd_addr_reg[0]_0 ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(dac1slv_rdata[1]),
        .I5(dac2slv_rdata[1]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F0040)) 
    \axi_rdata[13]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[13]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[13]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \axi_rdata[13]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(dac0slv_rdata[13]),
        .I2(\slv_rd_addr_reg[0]_0 ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(dac1slv_rdata[2]),
        .I5(dac2slv_rdata[2]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F0040)) 
    \axi_rdata[14]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[14]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[14]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \axi_rdata[14]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(dac0slv_rdata[14]),
        .I2(\slv_rd_addr_reg[0]_0 ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(dac1slv_rdata[3]),
        .I5(dac2slv_rdata[3]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF4F0040)) 
    \axi_rdata[15]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[15]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[15]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55C050C005C000C0)) 
    \axi_rdata[15]_i_2 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(dac0slv_rdata[15]),
        .I2(\slv_rd_addr_reg[0]_0 ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(dac1slv_rdata[4]),
        .I5(dac2slv_rdata[4]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_rdata[15]_i_3 
       (.I0(\slv_rd_addr_reg_n_0_[5] ),
        .I1(\slv_rd_addr_reg_n_0_[3] ),
        .I2(\slv_rd_addr_reg_n_0_[4] ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[1]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[1]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[1]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_rdata_reg[1]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[1]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [1]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[2]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[2]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[2]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_rdata_reg[2]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[2]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [2]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[3]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[3]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[3]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[3]_i_2 
       (.I0(\axi_rdata_reg[3]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[3]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [3]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[4]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[4]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[4]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_rdata_reg[4]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[4]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [4]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[5]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[5]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[5]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[5]_i_2 
       (.I0(\axi_rdata_reg[5]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[5]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[6]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[6]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[6]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_rdata_reg[6]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[6]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [6]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[7]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[7]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[7]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[7]_i_2 
       (.I0(\axi_rdata_reg[7]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[7]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [7]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[8]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[8]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[8]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[8]_i_2 
       (.I0(\axi_rdata_reg[8]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[8]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [8]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F4F0040)) 
    \axi_rdata[9]_i_1 
       (.I0(\slv_rd_addr_reg[0]_0 ),
        .I1(dac3slv_rdata[9]),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(\slv_rd_addr_reg_n_0_[1] ),
        .I4(\axi_rdata[9]_i_2_n_0 ),
        .I5(\axi_rdata[15]_i_3_n_0 ),
        .O(\axi_rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[9]_i_2 
       (.I0(\axi_rdata_reg[9]_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(dac0slv_rdata[9]),
        .I3(\slv_rd_addr_reg[0]_0 ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\timeout_timer_count_reg[11]_0 [9]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[0]_i_1_n_0 ),
        .Q(s_axi_rdata[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[10]_i_1_n_0 ),
        .Q(s_axi_rdata[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[11]_i_1_n_0 ),
        .Q(s_axi_rdata[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(s_axi_rdata[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(s_axi_rdata[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(s_axi_rdata[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(s_axi_rdata[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[1]_i_1_n_0 ),
        .Q(s_axi_rdata[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[2]_i_1_n_0 ),
        .Q(s_axi_rdata[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[3]_i_1_n_0 ),
        .Q(s_axi_rdata[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[4]_i_1_n_0 ),
        .Q(s_axi_rdata[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[5]_i_1_n_0 ),
        .Q(s_axi_rdata[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[6]_i_1_n_0 ),
        .Q(s_axi_rdata[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[7]_i_1_n_0 ),
        .Q(s_axi_rdata[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[8]_i_1_n_0 ),
        .Q(s_axi_rdata[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(slv_reg_rden_reg_n_0),
        .D(\axi_rdata[9]_i_1_n_0 ),
        .Q(s_axi_rdata[9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFFDF00C0)) 
    \axi_rresp[1]_i_1 
       (.I0(\axi_rresp[1]_i_2_n_0 ),
        .I1(timeout),
        .I2(read_in_progress),
        .I3(axi_rvalid_reg_0),
        .I4(s_axi_rresp),
        .O(\axi_rresp[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAFFFFEA)) 
    \axi_rresp[1]_i_2 
       (.I0(\axi_rdata[15]_i_3_n_0 ),
        .I1(slv_wren_done_pulse),
        .I2(slv_rden_r_5),
        .I3(\axi_rresp[1]_i_3_n_0 ),
        .I4(\axi_rresp[1]_i_4_n_0 ),
        .I5(\axi_rresp[1]_i_5_n_0 ),
        .O(\axi_rresp[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \axi_rresp[1]_i_3 
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(\slv_rd_addr_reg[0]_0 ),
        .I2(\slv_rd_addr_reg_n_0_[1] ),
        .O(\axi_rresp[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rresp[1]_i_4 
       (.I0(\slv_rd_addr_reg_n_0_[1] ),
        .I1(\slv_rd_addr_reg_n_0_[2] ),
        .O(\axi_rresp[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \axi_rresp[1]_i_5 
       (.I0(\axi_rresp[1]_i_2_0 ),
        .I1(\slv_rd_addr_reg_n_0_[1] ),
        .I2(slv_wren_done_pulse_6),
        .I3(slv_rden_r),
        .I4(\slv_rd_addr_reg[0]_0 ),
        .I5(dac_dg_slv_rden_reg_n_0),
        .O(\axi_rresp[1]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rresp_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\axi_rresp[1]_i_1_n_0 ),
        .Q(s_axi_rresp),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00A8FFA8)) 
    axi_rvalid_i_1
       (.I0(read_in_progress),
        .I1(timeout),
        .I2(\axi_rresp[1]_i_2_n_0 ),
        .I3(axi_rvalid_reg_0),
        .I4(s_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_rvalid_reg_0),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    axi_wr_access_i_1
       (.I0(s_axi_arvalid),
        .O(axi_awready19_in));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wr_access_i_2
       (.I0(valid_waddr_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(axi_wr_access_reg_0),
        .O(axi_wr_access0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wr_access_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(axi_wr_access0),
        .Q(axi_wr_access_reg_0),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac00_dg_control_0[6]_i_1 
       (.I0(\syncstages_ff_reg[4]_1 ),
        .I1(dest_out),
        .O(\syncstages_ff_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \dac00_dg_control_0[6]_i_2 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\dac30_dg_inc_0_reg[0] ),
        .I4(dac00_dg_enable_01),
        .I5(dest_out),
        .O(\syncstages_ff_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac00_dg_control_0[6]_i_3 
       (.I0(\slv_addr_reg[3]_rep_0 ),
        .I1(\slv_addr_reg[2]_rep_1 ),
        .O(\slv_addr_reg[3]_rep_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_enable_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\slv_addr_reg[2]_rep__0_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[3]_rep_8 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac00_dg_enable_0[15]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\slv_addr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac00_dg_i_value_0[15]_i_1 
       (.I0(\dac30_dg_i_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2),
        .I4(slv_rden_r),
        .I5(dest_out),
        .O(clk2_valid_pulse_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \dac00_dg_inc_0[6]_i_1 
       (.I0(clk2_valid_pulse_reg_3),
        .I1(dest_out),
        .O(\syncstages_ff_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac00_dg_inc_0[6]_i_2 
       (.I0(\dac30_dg_inc_0_reg[0]_0 ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2),
        .I4(slv_rden_r),
        .I5(dest_out),
        .O(clk2_valid_pulse_reg_3));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_0_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_0_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_14 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac00_dg_init_0_0[15]_i_2 
       (.I0(Q[5]),
        .I1(\slv_addr_reg[2]_rep__4_1 ),
        .O(\dac00_dg_init_0_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_10_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_10_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_11_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_11_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_4 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_12_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_12_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_13_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_13_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_14_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_14_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \dac00_dg_init_15_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\dac00_dg_init_15_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac00_dg_init_15_0[15]_i_2 
       (.I0(Q[6]),
        .I1(\slv_addr_reg[9]_rep__8_0 ),
        .O(\dac00_dg_init_15_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac00_dg_init_1_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_1_0_reg[15] ),
        .I3(Q[4]),
        .I4(\slv_addr_reg[2]_rep__0_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[6]_53 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_2_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_2_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_13 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_3_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_3_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_12 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac00_dg_init_3_0[15]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .O(\dac00_dg_init_3_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_4_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_4_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dac00_dg_init_4_0[15]_i_2 
       (.I0(Q[5]),
        .I1(\slv_addr_reg[3]_rep_0 ),
        .O(\dac00_dg_init_4_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_5_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_5_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_10 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_6_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_6_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_9 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_7_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_7_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_8 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac00_dg_init_7_0[15]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\dac00_dg_init_7_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_8_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_8_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac00_dg_init_9_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__4_1 ),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_9_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__4_6 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac00_dg_mult_control_0[2]_i_1 
       (.I0(\dac30_dg_mult_control_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2),
        .I4(slv_rden_r),
        .I5(dest_out),
        .O(E));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac00_dg_q_value_0[15]_i_1 
       (.I0(\dac30_dg_q_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2),
        .I4(slv_rden_r),
        .I5(dest_out),
        .O(clk2_valid_pulse_reg_0));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac00_dg_type_0[3]_i_1 
       (.I0(\dac30_dg_type_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2),
        .I4(slv_rden_r),
        .I5(dest_out),
        .O(clk2_valid_pulse_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_control_0[6]_i_2 
       (.I0(\dac01_dg_control_0[6]_i_3_n_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\slv_addr_reg[9]_rep_0 ),
        .I3(Q[2]),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dac01_dg_control_0[6]_i_3 
       (.I0(Q[3]),
        .I1(Q[6]),
        .O(\dac01_dg_control_0[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dac01_dg_enable_0[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\slv_addr_reg[8]_rep__6_0 ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac31_dg_type_0_reg[3] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_i_value_0[15]_i_2 
       (.I0(\dac01_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac01_dg_i_value_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[9]_rep_0 ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac01_dg_i_value_0[15]_i_3 
       (.I0(Q[2]),
        .I1(\slv_addr_reg[2]_rep_1 ),
        .O(\dac01_dg_i_value_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \dac01_dg_inc_0[6]_i_2 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(\slv_addr_reg[2]_rep__4_1 ),
        .I2(\slv_addr_reg[8]_rep__6_0 ),
        .I3(\dac01_dg_inc_0[6]_i_3_n_0 ),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep__4_4 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac01_dg_inc_0[6]_i_3 
       (.I0(\slv_addr_reg[3]_rep_0 ),
        .I1(\slv_addr_reg[9]_rep_0 ),
        .O(\dac01_dg_inc_0[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac01_dg_inc_0[6]_i_4 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\dac01_dg_inc_0[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_0_0[15]_i_2 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_5 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dac01_dg_init_10_0[15]_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac31_dg_init_8_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_11_0[15]_i_2 
       (.I0(\dac01_dg_init_11_0[15]_i_3_n_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[2]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_9 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac01_dg_init_11_0[15]_i_3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\dac01_dg_init_11_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dac01_dg_init_12_0[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\dac31_dg_init_4_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_13_0[15]_i_2 
       (.I0(\dac31_dg_init_13_0_reg[0] ),
        .I1(\dac01_dg_init_1_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_10 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_14_0[15]_i_2 
       (.I0(\dac31_dg_init_13_0_reg[0] ),
        .I1(\dac01_dg_init_2_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(\slv_addr_reg[2]_rep__4_1 ),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac01_dg_init_15_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac01_dg_init_15_0[15]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .O(\dac01_dg_init_15_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_1_0[15]_i_2 
       (.I0(\dac01_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac01_dg_init_1_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[2]),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_6 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac01_dg_init_1_0[15]_i_3 
       (.I0(Q[4]),
        .I1(\slv_addr_reg[2]_rep_1 ),
        .O(\dac01_dg_init_1_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_2_0[15]_i_2 
       (.I0(\dac01_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac01_dg_init_2_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[2]),
        .I4(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_4 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac01_dg_init_2_0[15]_i_3 
       (.I0(\slv_addr_reg[3]_rep_0 ),
        .I1(Q[4]),
        .O(\dac01_dg_init_2_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_3_0[15]_i_2 
       (.I0(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[3]),
        .I4(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_7 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac01_dg_init_4_0[15]_i_2 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\dac31_dg_init_4_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_5_0[15]_i_2 
       (.I0(\dac33_dg_i_value_0_reg[15] ),
        .I1(\dac01_dg_init_1_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[3]),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_8 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_init_6_0[15]_i_2 
       (.I0(\dac33_dg_i_value_0_reg[15] ),
        .I1(\dac01_dg_init_2_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[3]),
        .I4(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac01_dg_init_7_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(\slv_addr_reg[9]_rep__8_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[5]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dac01_dg_init_7_0[15]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\dac01_dg_init_7_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac01_dg_init_8_0[15]_i_2 
       (.I0(Q[6]),
        .I1(\slv_addr_reg[3]_rep_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\dac31_dg_init_8_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac01_dg_init_9_0[15]_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(\dac01_dg_init_1_0[15]_i_3_n_0 ),
        .I3(\dac01_dg_init_9_0[15]_i_3_n_0 ),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac01_dg_init_9_0[15]_i_3 
       (.I0(Q[2]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .O(\dac01_dg_init_9_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac01_dg_mult_control_0[2]_i_2 
       (.I0(\dac33_dg_i_value_0_reg[15] ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\slv_addr_reg[9]_rep_0 ),
        .I3(Q[3]),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep_3 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac01_dg_q_value_0[15]_i_2 
       (.I0(\slv_addr_reg[8]_rep__6_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac31_dg_type_0_reg[3] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[8]_rep__6_1 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \dac01_dg_type_0[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\slv_addr_reg[3]_rep_0 ),
        .I3(\slv_addr_reg[8]_rep__6_0 ),
        .I4(\dac31_dg_type_0_reg[3] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_9 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac02_dg_control_0[6]_i_2 
       (.I0(\dac02_dg_control_0[6]_i_3_n_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(Q[2]),
        .I3(\slv_addr_reg[8]_rep__6_0 ),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dac02_dg_control_0[6]_i_3 
       (.I0(Q[3]),
        .I1(\slv_addr_reg[9]_rep_0 ),
        .O(\dac02_dg_control_0[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dac02_dg_enable_0[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\slv_addr_reg[9]_rep_0 ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac32_dg_q_value_0_reg[15] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac02_dg_i_value_0[15]_i_2 
       (.I0(\dac02_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac01_dg_i_value_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[3]_rep_0 ),
        .I3(\slv_addr_reg[8]_rep__6_0 ),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_rep_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac02_dg_inc_0[6]_i_2 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(\dac02_dg_inc_0[6]_i_3_n_0 ),
        .I2(\slv_addr_reg[3]_rep_0 ),
        .I3(\slv_addr_reg[8]_rep__6_0 ),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_rep_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \dac02_dg_inc_0[6]_i_3 
       (.I0(\slv_addr_reg[9]_rep_0 ),
        .I1(\slv_addr_reg[2]_rep_1 ),
        .O(\dac02_dg_inc_0[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \dac02_dg_init_0_0[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\slv_addr_reg[9]_rep__1_0 ),
        .I4(\dac32_dg_init_12_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_11 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dac02_dg_init_10_0[15]_i_2 
       (.I0(Q[3]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .I2(Q[4]),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac32_dg_init_10_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac02_dg_init_11_0[15]_i_2 
       (.I0(\dac01_dg_init_11_0[15]_i_3_n_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(\dac02_dg_init_11_0[15]_i_3_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \dac02_dg_init_11_0[15]_i_3 
       (.I0(Q[5]),
        .I1(\slv_addr_reg[9]_rep_0 ),
        .O(\dac02_dg_init_11_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dac02_dg_init_12_0[15]_i_2 
       (.I0(Q[2]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\dac32_dg_init_12_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \dac02_dg_init_13_0[15]_i_2 
       (.I0(\dac32_dg_init_13_0_reg[0] ),
        .I1(\slv_addr_reg[3]_rep_0 ),
        .I2(Q[6]),
        .I3(\slv_addr_reg[9]_rep__1_0 ),
        .I4(Q[5]),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_rep_3 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \dac02_dg_init_14_0[15]_i_2 
       (.I0(\dac32_dg_init_14_0_reg[0] ),
        .I1(\slv_addr_reg[2]_rep__4_1 ),
        .I2(Q[6]),
        .I3(\slv_addr_reg[9]_rep__1_0 ),
        .I4(Q[5]),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep__4_5 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \dac02_dg_init_15_0[15]_i_2 
       (.I0(\dac30_dg_init_15_0_reg[15] ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac02_dg_init_1_0[15]_i_2 
       (.I0(\dac02_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac01_dg_init_1_0[15]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_3 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac02_dg_init_2_0[15]_i_2 
       (.I0(\slv_addr_reg[9]_rep__1_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac32_dg_init_10_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_11 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac02_dg_init_3_0[15]_i_2 
       (.I0(Q[4]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .I2(\slv_addr_reg[3]_rep_1 ),
        .I3(\dac02_dg_mult_control_0[2]_i_3_n_0 ),
        .I4(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[6]_52 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac02_dg_init_4_0[15]_i_2 
       (.I0(\slv_addr_reg[9]_rep__1_0 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(\dac32_dg_init_12_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_12 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac02_dg_init_5_0[15]_i_2 
       (.I0(Q[2]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .I2(\dac01_dg_init_1_0[15]_i_3_n_0 ),
        .I3(\dac02_dg_mult_control_0[2]_i_3_n_0 ),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac02_dg_init_6_0[15]_i_2 
       (.I0(Q[2]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .I2(\dac01_dg_init_2_0[15]_i_3_n_0 ),
        .I3(\dac02_dg_mult_control_0[2]_i_3_n_0 ),
        .I4(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_12 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \dac02_dg_init_7_0[15]_i_2 
       (.I0(\dac30_dg_init_7_0_reg[15] ),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(\slv_addr_reg[9]_rep__1_0 ),
        .I4(Q[5]),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac02_dg_init_8_0[15]_i_2 
       (.I0(\slv_addr_reg[9]_rep__1_0 ),
        .I1(\slv_addr_reg[3]_rep_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\dac32_dg_init_10_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_13 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac02_dg_init_9_0[15]_i_2 
       (.I0(Q[3]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .I2(\dac01_dg_init_1_0[15]_i_3_n_0 ),
        .I3(\dac02_dg_init_9_0[15]_i_3_n_0 ),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac02_dg_init_9_0[15]_i_3 
       (.I0(Q[6]),
        .I1(Q[2]),
        .O(\dac02_dg_init_9_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac02_dg_mult_control_0[2]_i_2 
       (.I0(Q[2]),
        .I1(\slv_addr_reg[9]_rep_0 ),
        .I2(\slv_addr_reg[3]_rep_1 ),
        .I3(\dac02_dg_mult_control_0[2]_i_3_n_0 ),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac02_dg_mult_control_0[2]_i_3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .O(\dac02_dg_mult_control_0[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac02_dg_q_value_0[15]_i_2 
       (.I0(\slv_addr_reg[9]_rep_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac32_dg_q_value_0_reg[15] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep_4 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \dac02_dg_type_0[3]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\slv_addr_reg[3]_rep_0 ),
        .I3(\slv_addr_reg[9]_rep_0 ),
        .I4(\dac32_dg_q_value_0_reg[15] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac03_dg_control_0[6]_i_1 
       (.I0(clk2_valid_pulse_reg),
        .I1(dest_out),
        .O(\syncstages_ff_reg[4] ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \dac03_dg_control_0[6]_i_2 
       (.I0(\dac03_dg_control_0_reg[0] ),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(slv_wren_clk2),
        .I3(slv_rden_r),
        .I4(dest_out),
        .O(clk2_valid_pulse_reg));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac03_dg_enable_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac33_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[8]_rep__8_1 ),
        .I4(\slv_addr_reg[9]_rep__0_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[8]_rep__8_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_i_value_0[15]_i_2 
       (.I0(\dac33_dg_i_value_0_reg[15] ),
        .I1(\dac02_dg_inc_0[6]_i_3_n_0 ),
        .I2(\slv_addr_reg[3]_rep_0 ),
        .I3(Q[3]),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_rep_6 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_inc_0[6]_i_2 
       (.I0(\dac01_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac02_dg_inc_0[6]_i_3_n_0 ),
        .I2(\slv_addr_reg[3]_rep_0 ),
        .I3(Q[2]),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_rep_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_0_0[15]_i_2 
       (.I0(\dac01_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac03_dg_init_0_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[2]_rep__4_1 ),
        .I3(Q[2]),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep__4_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac03_dg_init_0_0[15]_i_3 
       (.I0(Q[4]),
        .I1(\slv_addr_reg[9]_rep_0 ),
        .O(\dac03_dg_init_0_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_10_0[15]_i_2 
       (.I0(\dac01_dg_init_11_0[15]_i_3_n_0 ),
        .I1(\dac03_dg_type_0[3]_i_3_n_0 ),
        .I2(\slv_addr_reg[2]_rep_1 ),
        .I3(Q[2]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac03_dg_init_11_0[15]_i_2 
       (.I0(\slv_addr_reg[9]_rep__1_0 ),
        .I1(Q[3]),
        .I2(\slv_addr_reg[3]_rep_1 ),
        .I3(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I4(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_15 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_12_0[15]_i_2 
       (.I0(\dac31_dg_init_13_0_reg[0] ),
        .I1(\dac03_dg_init_0_0[15]_i_3_n_0 ),
        .I2(\slv_addr_reg[2]_rep_1 ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac03_dg_init_13_0[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\dac02_dg_inc_0[6]_i_3_n_0 ),
        .I3(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I4(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_14 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac03_dg_init_14_0[15]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\dac03_dg_type_0[3]_i_3_n_0 ),
        .I3(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I4(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac03_dg_init_15_0[15]_i_1 
       (.I0(dac00_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\slv_addr_reg[9]_rep__8_0 ),
        .I3(Q[4]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[9]_rep__8_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_1_0[15]_i_2 
       (.I0(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I1(\dac02_dg_inc_0[6]_i_3_n_0 ),
        .I2(\slv_addr_reg[3]_rep__2_1 ),
        .I3(Q[3]),
        .I4(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_rep__2_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_2_0[15]_i_2 
       (.I0(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I1(\dac03_dg_type_0[3]_i_3_n_0 ),
        .I2(\slv_addr_reg[2]_rep__4_1 ),
        .I3(Q[3]),
        .I4(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep__4_2 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \dac03_dg_init_3_0[15]_i_2 
       (.I0(\slv_addr_reg[9]_rep__1_0 ),
        .I1(Q[4]),
        .I2(\slv_addr_reg[3]_rep_1 ),
        .I3(\slv_addr_reg[5]_0 ),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_14 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \dac03_dg_init_4_0[15]_i_2 
       (.I0(\dac33_dg_i_value_0_reg[15] ),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .I2(Q[4]),
        .I3(\dac03_dg_init_4_0[15]_i_3_n_0 ),
        .I4(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[9]_rep__1_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac03_dg_init_4_0[15]_i_3 
       (.I0(Q[3]),
        .I1(\slv_addr_reg[2]_rep_1 ),
        .O(\dac03_dg_init_4_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_5_0[15]_i_2 
       (.I0(\dac03_dg_init_5_0[15]_i_3_n_0 ),
        .I1(\dac02_dg_inc_0[6]_i_3_n_0 ),
        .I2(\slv_addr_reg[3]_rep_0 ),
        .I3(Q[3]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_rep_7 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac03_dg_init_5_0[15]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .O(\dac03_dg_init_5_0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_6_0[15]_i_2 
       (.I0(\dac03_dg_init_5_0[15]_i_3_n_0 ),
        .I1(\dac03_dg_type_0[3]_i_3_n_0 ),
        .I2(\slv_addr_reg[2]_rep__4_1 ),
        .I3(Q[3]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep__4_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \dac03_dg_init_7_0[15]_i_2 
       (.I0(\dac33_dg_init_7_0_reg[0] ),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dac03_dg_init_8_0[15]_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[4]),
        .I4(\dac33_dg_init_8_0_reg[0] ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_init_9_0[15]_i_2 
       (.I0(\dac01_dg_init_11_0[15]_i_3_n_0 ),
        .I1(\dac02_dg_inc_0[6]_i_3_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \dac03_dg_mult_control_0[2]_i_2 
       (.I0(\dac33_dg_init_7_0_reg[0] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(\slv_addr_reg[8]_rep__6_0 ),
        .I4(Q[5]),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[5]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_q_value_0[15]_i_2 
       (.I0(\dac33_dg_i_value_0_reg[15] ),
        .I1(\dac03_dg_type_0[3]_i_3_n_0 ),
        .I2(\slv_addr_reg[2]_rep_1 ),
        .I3(Q[3]),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_rep_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \dac03_dg_type_0[3]_i_2 
       (.I0(\dac01_dg_control_0[6]_i_3_n_0 ),
        .I1(\dac03_dg_type_0[3]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\dac01_dg_inc_0[6]_i_4_n_0 ),
        .I5(\dac30_dg_inc_0_reg[0] ),
        .O(\slv_addr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \dac03_dg_type_0[3]_i_3 
       (.I0(\slv_addr_reg[3]_rep_0 ),
        .I1(\slv_addr_reg[9]_rep_0 ),
        .O(\dac03_dg_type_0[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    dac0axi_map_wready_i_1
       (.I0(valid_waddr_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(dac0axi_map_wready),
        .I3(dac2axi_map_wready_i_2_n_0),
        .I4(\slv_rd_addr_reg[0]_0 ),
        .I5(\slv_rd_addr_reg_n_0_[1] ),
        .O(dac0axi_map_wready0));
  FDRE dac0axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(dac0axi_map_wready0),
        .Q(dac0axi_map_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    dac0slv_rden_i_1
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_araddr[13]),
        .I2(s_axi_araddr[15]),
        .I3(s_axi_araddr[10]),
        .I4(s_axi_araddr[11]),
        .I5(s_axi_araddr[12]),
        .O(dac0slv_rden_i_1_n_0));
  FDRE dac0slv_rden_reg
       (.C(s_axi_aclk),
        .CE(dac_dg_slv_rden_i_2_n_0),
        .D(dac0slv_rden_i_1_n_0),
        .Q(dac0slv_rden),
        .R(dac_dg_slv_rden_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac10_dg_control_0[6]_i_1 
       (.I0(s_axi_aresetn_2),
        .I1(s_axi_aresetn),
        .O(s_axi_aresetn_1));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \dac10_dg_control_0[6]_i_2 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\dac30_dg_inc_0_reg[0] ),
        .I4(dac10_dg_enable_01),
        .I5(s_axi_aresetn),
        .O(s_axi_aresetn_2));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_enable_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\slv_addr_reg[2]_rep__2_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[3]_rep_9 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac10_dg_i_value_0[15]_i_1 
       (.I0(\dac30_dg_i_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_0),
        .I4(slv_rden_r_1),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_7));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac10_dg_inc_0[6]_i_1 
       (.I0(\dac30_dg_inc_0_reg[0]_0 ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_0),
        .I4(slv_rden_r_1),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_9));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_0_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_0_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_14 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_10_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_10_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_11_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_11_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_4 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_12_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_12_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_13_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_13_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_14_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_14_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \dac10_dg_init_15_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\dac10_dg_init_15_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac10_dg_init_15_0[15]_i_2 
       (.I0(Q[6]),
        .I1(\slv_addr_reg[9]_rep__6_0 ),
        .O(\dac10_dg_init_15_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac10_dg_init_1_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_1_0_reg[15] ),
        .I3(Q[4]),
        .I4(\slv_addr_reg[2]_rep__2_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[6]_54 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_2_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_2_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_13 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_3_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_3_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_12 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_4_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_4_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_11 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_5_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_5_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_10 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_6_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_6_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_9 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_7_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_7_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_8 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_8_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_8_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac10_dg_init_9_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__2_1 ),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_9_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__2_6 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac10_dg_mult_control_0[2]_i_1 
       (.I0(\dac30_dg_mult_control_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_0),
        .I4(slv_rden_r_1),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_5));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac10_dg_q_value_0[15]_i_1 
       (.I0(\dac30_dg_q_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_0),
        .I4(slv_rden_r_1),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_6));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac10_dg_type_0[3]_i_1 
       (.I0(\dac30_dg_type_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_0),
        .I4(slv_rden_r_1),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_8));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac11_dg_init_15_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac11_dg_init_7_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(\slv_addr_reg[9]_rep__6_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[5]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac13_dg_control_0[6]_i_1 
       (.I0(clk2_valid_pulse_reg_4),
        .I1(s_axi_aresetn),
        .O(s_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \dac13_dg_control_0[6]_i_2 
       (.I0(\dac03_dg_control_0_reg[0] ),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(slv_wren_clk2_0),
        .I3(slv_rden_r_1),
        .I4(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_4));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac13_dg_enable_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac33_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[8]_rep__7_1 ),
        .I4(\slv_addr_reg[9]_rep__0_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[8]_rep__7_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac13_dg_init_15_0[15]_i_1 
       (.I0(dac10_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\slv_addr_reg[9]_rep__6_0 ),
        .I3(Q[4]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[9]_rep__6_1 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    dac1axi_map_wready_i_1
       (.I0(valid_waddr_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(dac1axi_map_wready),
        .I3(dac2axi_map_wready_i_2_n_0),
        .I4(\slv_rd_addr_reg_n_0_[1] ),
        .I5(\slv_rd_addr_reg[0]_0 ),
        .O(dac1axi_map_wready0));
  FDRE dac1axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(dac1axi_map_wready0),
        .Q(dac1axi_map_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    dac1slv_rden_i_1
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_araddr[13]),
        .I2(s_axi_araddr[15]),
        .I3(s_axi_araddr[11]),
        .I4(s_axi_araddr[10]),
        .I5(s_axi_araddr[12]),
        .O(dac1slv_rden_i_1_n_0));
  FDRE dac1slv_rden_reg
       (.C(s_axi_aclk),
        .CE(dac_dg_slv_rden_i_2_n_0),
        .D(dac1slv_rden_i_1_n_0),
        .Q(dac1slv_rden),
        .R(dac_dg_slv_rden_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac20_dg_control_0[6]_i_1 
       (.I0(s_axi_aresetn_5),
        .I1(s_axi_aresetn),
        .O(s_axi_aresetn_4));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \dac20_dg_control_0[6]_i_2 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\dac30_dg_inc_0_reg[0] ),
        .I4(dac20_dg_enable_01),
        .I5(s_axi_aresetn),
        .O(s_axi_aresetn_5));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_enable_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\slv_addr_reg[2]_rep__3_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[3]_rep_10 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac20_dg_i_value_0[15]_i_1 
       (.I0(\dac30_dg_i_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_2),
        .I4(slv_rden_r_3),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_13));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac20_dg_inc_0[6]_i_1 
       (.I0(\dac30_dg_inc_0_reg[0]_0 ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_2),
        .I4(slv_rden_r_3),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_15));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_0_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_0_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_14 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_10_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_10_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_11_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_11_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_4 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_12_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_12_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_13_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_13_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_2 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_14_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_14_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \dac20_dg_init_15_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\dac20_dg_init_15_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac20_dg_init_15_0[15]_i_2 
       (.I0(Q[6]),
        .I1(\slv_addr_reg[9]_rep__4_0 ),
        .O(\dac20_dg_init_15_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac20_dg_init_1_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_1_0_reg[15] ),
        .I3(Q[4]),
        .I4(\slv_addr_reg[2]_rep__3_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[6]_55 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_2_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_2_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_13 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_3_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_3_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_12 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_4_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_4_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_11 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_5_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_5_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_10 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_6_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_6_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_9 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_7_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_7_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_8 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_8_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_8_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac20_dg_init_9_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(\slv_addr_reg[8]_rep__0_1 ),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_9_0_reg[15] ),
        .O(\slv_addr_reg[8]_rep__0_6 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac20_dg_mult_control_0[2]_i_1 
       (.I0(\dac30_dg_mult_control_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_2),
        .I4(slv_rden_r_3),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_11));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac20_dg_q_value_0[15]_i_1 
       (.I0(\dac30_dg_q_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_2),
        .I4(slv_rden_r_3),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_12));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac20_dg_type_0[3]_i_1 
       (.I0(\dac30_dg_type_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_2),
        .I4(slv_rden_r_3),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_14));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac21_dg_init_15_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac21_dg_init_7_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(\slv_addr_reg[9]_rep__4_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[5]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac23_dg_control_0[6]_i_1 
       (.I0(clk2_valid_pulse_reg_10),
        .I1(s_axi_aresetn),
        .O(s_axi_aresetn_3));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \dac23_dg_control_0[6]_i_2 
       (.I0(\dac03_dg_control_0_reg[0] ),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(slv_wren_clk2_2),
        .I3(slv_rden_r_3),
        .I4(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_10));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac23_dg_enable_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac33_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[8]_rep__7_1 ),
        .I4(\slv_addr_reg[9]_rep_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[8]_rep__7_2 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac23_dg_init_15_0[15]_i_1 
       (.I0(dac20_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\slv_addr_reg[9]_rep__4_0 ),
        .I3(Q[4]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[9]_rep__4_1 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    dac2axi_map_wready_i_1
       (.I0(valid_waddr_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(dac2axi_map_wready),
        .I3(dac2axi_map_wready_i_2_n_0),
        .I4(\slv_rd_addr_reg[0]_0 ),
        .I5(\slv_rd_addr_reg_n_0_[1] ),
        .O(dac2axi_map_wready0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    dac2axi_map_wready_i_2
       (.I0(\slv_rd_addr_reg_n_0_[2] ),
        .I1(\slv_rd_addr_reg_n_0_[4] ),
        .I2(\slv_rd_addr_reg_n_0_[5] ),
        .I3(\slv_rd_addr_reg_n_0_[3] ),
        .O(dac2axi_map_wready_i_2_n_0));
  FDRE dac2axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(dac2axi_map_wready0),
        .Q(dac2axi_map_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    dac2slv_rden_i_1
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_araddr[13]),
        .I2(s_axi_araddr[15]),
        .I3(s_axi_araddr[12]),
        .I4(s_axi_araddr[10]),
        .I5(s_axi_araddr[11]),
        .O(dac2slv_rden_i_1_n_0));
  FDRE dac2slv_rden_reg
       (.C(s_axi_aclk),
        .CE(dac_dg_slv_rden_i_2_n_0),
        .D(dac2slv_rden_i_1_n_0),
        .Q(dac2slv_rden),
        .R(dac_dg_slv_rden_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac30_dg_control_0[6]_i_1 
       (.I0(s_axi_aresetn_8),
        .I1(s_axi_aresetn),
        .O(s_axi_aresetn_7));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \dac30_dg_control_0[6]_i_2 
       (.I0(\slv_addr_reg[5]_0 ),
        .I1(\slv_addr_reg[3]_rep_1 ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\dac30_dg_inc_0_reg[0] ),
        .I4(dac30_dg_enable_01),
        .I5(s_axi_aresetn),
        .O(s_axi_aresetn_8));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_enable_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac10_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[3]_rep_0 ),
        .I4(\slv_addr_reg[2]_rep_1 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[3]_rep_11 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac30_dg_i_value_0[15]_i_1 
       (.I0(\dac30_dg_i_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_4),
        .I4(slv_rden_r_5),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_19));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac30_dg_inc_0[6]_i_1 
       (.I0(\dac30_dg_inc_0_reg[0]_0 ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_4),
        .I4(slv_rden_r_5),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_21));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_0_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_0_0_reg[15] ),
        .O(\slv_addr_reg[8]_15 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_10_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_10_0_reg[15] ),
        .O(\slv_addr_reg[8]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_11_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_11_0_reg[15] ),
        .O(\slv_addr_reg[8]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_12_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_12_0_reg[15] ),
        .O(\slv_addr_reg[8]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_13_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_13_0_reg[15] ),
        .O(\slv_addr_reg[8]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_14_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_14_0_reg[15] ),
        .O(\slv_addr_reg[8]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \dac30_dg_init_15_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\dac30_dg_init_15_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \dac30_dg_init_15_0[15]_i_2 
       (.I0(Q[6]),
        .I1(\slv_addr_reg[9]_rep__1_0 ),
        .O(\dac30_dg_init_15_0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac30_dg_init_1_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_1_0_reg[15] ),
        .I3(Q[4]),
        .I4(\slv_addr_reg[2]_rep_1 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[6]_56 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_2_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_2_0_reg[15] ),
        .O(\slv_addr_reg[8]_14 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_3_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_3_0_reg[15] ),
        .O(\slv_addr_reg[8]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_4_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_4_0_reg[15] ),
        .O(\slv_addr_reg[8]_12 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_5_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_5_0_reg[15] ),
        .O(\slv_addr_reg[8]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_6_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_0_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_6_0_reg[15] ),
        .O(\slv_addr_reg[8]_10 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_7_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_7_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[8]_9 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_8_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_4_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_8_0_reg[15] ),
        .O(\slv_addr_reg[8]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac30_dg_init_9_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac00_dg_init_3_0[15]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_9_0_reg[15] ),
        .O(\slv_addr_reg[8]_7 ));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac30_dg_mult_control_0[2]_i_1 
       (.I0(\dac30_dg_mult_control_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_4),
        .I4(slv_rden_r_5),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_17));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac30_dg_q_value_0[15]_i_1 
       (.I0(\dac30_dg_q_value_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_4),
        .I4(slv_rden_r_5),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_18));
  LUT6 #(
    .INIT(64'h00000100FFFFFFFF)) 
    \dac30_dg_type_0[3]_i_1 
       (.I0(\dac30_dg_type_0_reg[0] ),
        .I1(\dac10_dg_enable_0_reg[15] ),
        .I2(\dac30_dg_inc_0_reg[0] ),
        .I3(slv_wren_clk2_4),
        .I4(slv_rden_r_5),
        .I5(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_20));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac31_dg_init_15_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_15_0[15]_i_2_n_0 ),
        .I3(Q[5]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[7]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dac31_dg_init_7_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(\slv_addr_reg[9]_rep__1_0 ),
        .I5(\dac30_dg_init_7_0_reg[15] ),
        .O(\slv_addr_reg[5]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac33_dg_control_0[6]_i_1 
       (.I0(clk2_valid_pulse_reg_16),
        .I1(s_axi_aresetn),
        .O(s_axi_aresetn_6));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \dac33_dg_control_0[6]_i_2 
       (.I0(\dac03_dg_control_0_reg[0] ),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(slv_wren_clk2_4),
        .I3(slv_rden_r_5),
        .I4(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_16));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dac33_dg_enable_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\dac33_dg_enable_0_reg[15] ),
        .I3(\slv_addr_reg[8]_rep__6_0 ),
        .I4(\slv_addr_reg[9]_rep_0 ),
        .I5(\slv_addr_reg[5]_0 ),
        .O(\slv_addr_reg[8]_rep__6_2 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dac33_dg_init_15_0[15]_i_1 
       (.I0(dac30_dg_enable_01),
        .I1(\dac30_dg_inc_0_reg[0] ),
        .I2(\slv_addr_reg[9]_rep__1_0 ),
        .I3(Q[4]),
        .I4(\dac01_dg_init_7_0[15]_i_2_n_0 ),
        .I5(\dac30_dg_init_15_0_reg[15] ),
        .O(\slv_addr_reg[9]_rep__1_16 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    dac3axi_map_wready_i_1
       (.I0(dac3axi_map_wready_i_2_n_0),
        .I1(dac3axi_map_wready),
        .I2(\slv_rd_addr_reg_n_0_[2] ),
        .I3(dac3axi_map_wready_i_3_n_0),
        .I4(\slv_rd_addr_reg[0]_0 ),
        .I5(\slv_rd_addr_reg_n_0_[1] ),
        .O(dac3axi_map_wready0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac3axi_map_wready_i_2
       (.I0(s_axi_wvalid),
        .I1(valid_waddr_reg_n_0),
        .O(dac3axi_map_wready_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h01)) 
    dac3axi_map_wready_i_3
       (.I0(\slv_rd_addr_reg_n_0_[3] ),
        .I1(\slv_rd_addr_reg_n_0_[5] ),
        .I2(\slv_rd_addr_reg_n_0_[4] ),
        .O(dac3axi_map_wready_i_3_n_0));
  FDRE dac3axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(dac3axi_map_wready0),
        .Q(dac3axi_map_wready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    dac3slv_rden_i_1
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_araddr[13]),
        .I2(s_axi_araddr[15]),
        .I3(s_axi_araddr[12]),
        .I4(s_axi_araddr[10]),
        .I5(s_axi_araddr[11]),
        .O(dac3slv_rden_i_1_n_0));
  FDRE dac3slv_rden_reg
       (.C(s_axi_aclk),
        .CE(dac_dg_slv_rden_i_2_n_0),
        .D(dac3slv_rden_i_1_n_0),
        .Q(dac3slv_rden),
        .R(dac_dg_slv_rden_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    dac_dg_axi_map_wready_i_1
       (.I0(valid_waddr_reg_n_0),
        .I1(s_axi_wvalid),
        .I2(dac_dg_axi_map_wready),
        .I3(dac2axi_map_wready_i_2_n_0),
        .I4(\slv_rd_addr_reg[0]_0 ),
        .I5(\slv_rd_addr_reg_n_0_[1] ),
        .O(dac_dg_axi_map_wready0));
  FDRE dac_dg_axi_map_wready_reg
       (.C(s_axi_aclk),
        .CE(axi_awready19_in),
        .D(dac_dg_axi_map_wready0),
        .Q(dac_dg_axi_map_wready),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hF700FFFF)) 
    dac_dg_slv_rden_i_1
       (.I0(axi_arready_reg_0),
        .I1(s_axi_arvalid),
        .I2(axi_rvalid_reg_0),
        .I3(\axi_rresp[1]_i_2_n_0 ),
        .I4(s_axi_aresetn),
        .O(dac_dg_slv_rden_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    dac_dg_slv_rden_i_2
       (.I0(axi_arready_reg_0),
        .I1(s_axi_arvalid),
        .I2(axi_rvalid_reg_0),
        .O(dac_dg_slv_rden_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    dac_dg_slv_rden_i_3
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_araddr[13]),
        .I2(s_axi_araddr[15]),
        .I3(s_axi_araddr[10]),
        .I4(s_axi_araddr[11]),
        .I5(s_axi_araddr[12]),
        .O(dac_dg_slv_rden_i_3_n_0));
  FDRE dac_dg_slv_rden_reg
       (.C(s_axi_aclk),
        .CE(dac_dg_slv_rden_i_2_n_0),
        .D(dac_dg_slv_rden_i_3_n_0),
        .Q(dac_dg_slv_rden_reg_n_0),
        .R(dac_dg_slv_rden_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    enable_i_1
       (.I0(s_axi_wdata),
        .I1(dac_dg_slv_wren),
        .I2(Q[2]),
        .I3(enable_i_3_n_0),
        .I4(enable_i_4_n_0),
        .I5(enable_reg),
        .O(s_axi_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    enable_i_2
       (.I0(dac_dg_axi_map_wready),
        .I1(s_axi_wvalid),
        .O(dac_dg_slv_wren));
  LUT2 #(
    .INIT(4'h1)) 
    enable_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(enable_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    enable_i_4
       (.I0(\timeout_value[11]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(slv_addr),
        .O(enable_i_4_n_0));
  LUT6 #(
    .INIT(64'h000000000000EA00)) 
    read_in_progress_i_1
       (.I0(read_in_progress),
        .I1(s_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(s_axi_aresetn),
        .I4(axi_rvalid0),
        .I5(timeout),
        .O(read_in_progress_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    read_in_progress_i_2
       (.I0(s_axi_rready),
        .I1(axi_rvalid_reg_0),
        .O(axi_rvalid0));
  FDRE read_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_in_progress_i_1_n_0),
        .Q(read_in_progress),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[10]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_awaddr[8]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[11]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_awaddr[9]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[2]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[2]_rep_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[2]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[2]_rep_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[2]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[2]_rep_i_1__1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[2]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[2]_rep_i_1__2 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[2]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[2]_rep_i_1__3 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[2]_rep_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[2]_rep_i_1__4 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[2]_rep_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[3]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[3]_rep_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[3]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[3]_rep_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[3]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[3]_rep_i_1__1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[3]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[3]_rep_i_1__2 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[3]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[4]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[5]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_awaddr[3]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[6]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_awaddr[4]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[7]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_awaddr[5]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__2 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__3 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__4 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__5 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__6 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__7 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__8 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[8]_rep_i_1__9 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[8]_rep_i_1__9_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__10 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__10_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__2 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__3 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__4 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__5 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__6 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__7 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__8 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \slv_addr[9]_rep_i_1__9 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .O(\slv_addr[9]_rep_i_1__9_n_0 ));
  FDRE \slv_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[10]_i_1_n_0 ),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE \slv_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[11]_i_1_n_0 ),
        .Q(Q[8]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[2]" *) 
  FDRE \slv_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[2]_i_1_n_0 ),
        .Q(Q[0]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[2]" *) 
  FDRE \slv_addr_reg[2]_rep 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[2]_rep_i_1_n_0 ),
        .Q(\slv_addr_reg[2]_rep_1 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[2]" *) 
  FDRE \slv_addr_reg[2]_rep__0 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[2]_rep_i_1__0_n_0 ),
        .Q(\slv_addr_reg[2]_rep__0_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[2]" *) 
  FDRE \slv_addr_reg[2]_rep__1 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[2]_rep_i_1__1_n_0 ),
        .Q(\slv_addr_reg[2]_rep__1_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[2]" *) 
  FDRE \slv_addr_reg[2]_rep__2 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[2]_rep_i_1__2_n_0 ),
        .Q(\slv_addr_reg[2]_rep__2_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[2]" *) 
  FDRE \slv_addr_reg[2]_rep__3 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[2]_rep_i_1__3_n_0 ),
        .Q(\slv_addr_reg[2]_rep__3_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[2]" *) 
  FDRE \slv_addr_reg[2]_rep__4 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[2]_rep_i_1__4_n_0 ),
        .Q(\slv_addr_reg[2]_rep__4_1 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[3]" *) 
  FDRE \slv_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[3]_i_1_n_0 ),
        .Q(Q[1]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[3]" *) 
  FDRE \slv_addr_reg[3]_rep 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[3]_rep_i_1_n_0 ),
        .Q(\slv_addr_reg[3]_rep_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[3]" *) 
  FDRE \slv_addr_reg[3]_rep__0 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[3]_rep_i_1__0_n_0 ),
        .Q(\slv_addr_reg[3]_rep__0_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[3]" *) 
  FDRE \slv_addr_reg[3]_rep__1 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[3]_rep_i_1__1_n_0 ),
        .Q(\slv_addr_reg[3]_rep__1_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[3]" *) 
  FDRE \slv_addr_reg[3]_rep__2 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[3]_rep_i_1__2_n_0 ),
        .Q(\slv_addr_reg[3]_rep__2_1 ),
        .R(p_0_in));
  FDRE \slv_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \slv_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[5]_i_1_n_0 ),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE \slv_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[6]_i_1_n_0 ),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \slv_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[7]_i_1_n_0 ),
        .Q(Q[5]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_i_1_n_0 ),
        .Q(Q[6]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1_n_0 ),
        .Q(\slv_addr_reg[8]_rep_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__0 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__0_n_0 ),
        .Q(\slv_addr_reg[8]_rep__0_1 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__1 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__1_n_0 ),
        .Q(\slv_addr_reg[8]_rep__1_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__2 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__2_n_0 ),
        .Q(\slv_addr_reg[8]_rep__2_1 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__3 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__3_n_0 ),
        .Q(\slv_addr_reg[8]_rep__3_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__4 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__4_n_0 ),
        .Q(\slv_addr_reg[8]_rep__4_1 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__5 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__5_n_0 ),
        .Q(\slv_addr_reg[8]_rep__5_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__6 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__6_n_0 ),
        .Q(\slv_addr_reg[8]_rep__6_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__7 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__7_n_0 ),
        .Q(\slv_addr_reg[8]_rep__7_1 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__8 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__8_n_0 ),
        .Q(\slv_addr_reg[8]_rep__8_1 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[8]" *) 
  FDRE \slv_addr_reg[8]_rep__9 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[8]_rep_i_1__9_n_0 ),
        .Q(\slv_addr_reg[8]_rep__9_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_i_1_n_0 ),
        .Q(slv_addr),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1_n_0 ),
        .Q(\slv_addr_reg[9]_rep_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__0 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__0_n_0 ),
        .Q(\slv_addr_reg[9]_rep__0_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__1 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__1_n_0 ),
        .Q(\slv_addr_reg[9]_rep__1_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__10 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__10_n_0 ),
        .Q(\slv_addr_reg[9]_rep__10_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__2 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__2_n_0 ),
        .Q(\slv_addr_reg[9]_rep__2_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__3 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__3_n_0 ),
        .Q(\slv_addr_reg[9]_rep__3_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__4 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__4_n_0 ),
        .Q(\slv_addr_reg[9]_rep__4_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__5 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__5_n_0 ),
        .Q(\slv_addr_reg[9]_rep__5_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__6 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__6_n_0 ),
        .Q(\slv_addr_reg[9]_rep__6_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__7 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__7_n_0 ),
        .Q(\slv_addr_reg[9]_rep__7_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__8 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__8_n_0 ),
        .Q(\slv_addr_reg[9]_rep__8_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "slv_addr_reg[9]" *) 
  FDRE \slv_addr_reg[9]_rep__9 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_addr[9]_rep_i_1__9_n_0 ),
        .Q(\slv_addr_reg[9]_rep__9_0 ),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[0]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[10]),
        .O(\slv_rd_addr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[1]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[11]),
        .O(\slv_rd_addr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[2]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[12]),
        .O(\slv_rd_addr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[3]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[13]),
        .O(\slv_rd_addr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[4]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[14]),
        .O(\slv_rd_addr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000022F2)) 
    \slv_rd_addr[5]_i_1 
       (.I0(s_axi_awvalid),
        .I1(axi_awready_reg_0),
        .I2(s_axi_arvalid),
        .I3(read_in_progress),
        .I4(valid_waddr_reg_n_0),
        .O(\slv_rd_addr[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \slv_rd_addr[5]_i_2 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_arvalid),
        .I2(read_in_progress),
        .I3(s_axi_awaddr[15]),
        .O(\slv_rd_addr[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_rd_addr[0]_i_1_n_0 ),
        .Q(\slv_rd_addr_reg[0]_0 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_rd_addr[1]_i_1_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_rd_addr[2]_i_1_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_rd_addr[3]_i_1_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_rd_addr[4]_i_1_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \slv_rd_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(\slv_rd_addr[5]_i_1_n_0 ),
        .D(\slv_rd_addr[5]_i_2_n_0 ),
        .Q(\slv_rd_addr_reg_n_0_[5] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[10]_i_1 
       (.I0(\slv_rdata_reg[10] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[10]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_7 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[10]_i_1__0 
       (.I0(\slv_rdata_reg[10]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[10]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_20 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[10]_i_1__1 
       (.I0(\slv_rdata_reg[10]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[10]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_33 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[10]_i_1__2 
       (.I0(\slv_rdata_reg[10]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[10]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_46 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[11]_i_1 
       (.I0(\slv_rdata_reg[11] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[11]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_8 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[11]_i_1__0 
       (.I0(\slv_rdata_reg[11]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[11]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_21 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[11]_i_1__1 
       (.I0(\slv_rdata_reg[11]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[11]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_34 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[11]_i_1__2 
       (.I0(\slv_rdata_reg[11]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[11]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_47 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[12]_i_1 
       (.I0(\slv_rdata_reg[12] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[12]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_9 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[12]_i_1__0 
       (.I0(\slv_rdata_reg[12]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[12]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_22 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[12]_i_1__1 
       (.I0(\slv_rdata_reg[12]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[12]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_35 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[12]_i_1__2 
       (.I0(\slv_rdata_reg[12]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[12]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_48 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[13]_i_1 
       (.I0(\slv_rdata_reg[13] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[13]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_10 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[13]_i_1__0 
       (.I0(\slv_rdata_reg[13]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[13]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_23 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[13]_i_1__1 
       (.I0(\slv_rdata_reg[13]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[13]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_36 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[13]_i_1__2 
       (.I0(\slv_rdata_reg[13]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[13]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_49 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[14]_i_1 
       (.I0(\slv_rdata_reg[14] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[14]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_11 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[14]_i_1__0 
       (.I0(\slv_rdata_reg[14]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[14]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_24 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[14]_i_1__1 
       (.I0(\slv_rdata_reg[14]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[14]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_37 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[14]_i_1__2 
       (.I0(\slv_rdata_reg[14]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[14]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_50 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[15]_i_1 
       (.I0(\slv_rdata_reg[15]_2 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[15]_3 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_25 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[15]_i_1__0 
       (.I0(\slv_rdata_reg[15]_4 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[15]_5 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_38 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[15]_i_1__1 
       (.I0(\slv_rdata_reg[15]_6 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[15]_7 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_51 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[15]_i_2__2 
       (.I0(\slv_rdata_reg[15]_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[15]_1 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_12 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[3]_i_1 
       (.I0(\slv_rdata_reg[3] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[3]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[3]_i_1__0 
       (.I0(\slv_rdata_reg[3]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[3]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_13 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[3]_i_1__1 
       (.I0(\slv_rdata_reg[3]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[3]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_26 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[3]_i_1__2 
       (.I0(\slv_rdata_reg[3]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[3]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_39 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[4]_i_1 
       (.I0(\slv_rdata_reg[4] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[4]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[4]_i_1__0 
       (.I0(\slv_rdata_reg[4]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[4]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_14 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[4]_i_1__1 
       (.I0(\slv_rdata_reg[4]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[4]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_27 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[4]_i_1__2 
       (.I0(\slv_rdata_reg[4]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[4]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_40 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[5]_i_1 
       (.I0(\slv_rdata_reg[5] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[5]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[5]_i_1__0 
       (.I0(\slv_rdata_reg[5]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[5]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_15 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[5]_i_1__1 
       (.I0(\slv_rdata_reg[5]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[5]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_28 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[5]_i_1__2 
       (.I0(\slv_rdata_reg[5]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[5]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_41 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[6]_i_1 
       (.I0(\slv_rdata_reg[6] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[6]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[6]_i_1__0 
       (.I0(\slv_rdata_reg[6]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[6]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_16 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[6]_i_1__1 
       (.I0(\slv_rdata_reg[6]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[6]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_29 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[6]_i_1__2 
       (.I0(\slv_rdata_reg[6]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[6]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_42 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[7]_i_1 
       (.I0(\slv_rdata_reg[7] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[7]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[7]_i_1__0 
       (.I0(\slv_rdata_reg[7]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[7]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_17 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[7]_i_1__1 
       (.I0(\slv_rdata_reg[7]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[7]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_30 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[7]_i_1__2 
       (.I0(\slv_rdata_reg[7]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[7]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_43 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[8]_i_1 
       (.I0(\slv_rdata_reg[8] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[8]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[8]_i_1__0 
       (.I0(\slv_rdata_reg[8]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[8]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_18 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[8]_i_1__1 
       (.I0(\slv_rdata_reg[8]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[8]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_31 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[8]_i_1__2 
       (.I0(\slv_rdata_reg[8]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[8]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_44 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[9]_i_1 
       (.I0(\slv_rdata_reg[9] ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[9]_0 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_6 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[9]_i_1__0 
       (.I0(\slv_rdata_reg[9]_1 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[9]_2 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_19 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[9]_i_1__1 
       (.I0(\slv_rdata_reg[9]_3 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[9]_4 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_32 ));
  LUT6 #(
    .INIT(64'h00000000FE020202)) 
    \slv_rdata[9]_i_1__2 
       (.I0(\slv_rdata_reg[9]_5 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\slv_rdata_reg[9]_6 ),
        .I4(\slv_rdata_reg[15] ),
        .I5(Q[5]),
        .O(\slv_addr_reg[6]_45 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    slv_reg_rden_i_1
       (.I0(axi_rvalid_reg_0),
        .I1(s_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(\axi_rresp[1]_i_2_n_0 ),
        .I4(slv_reg_rden_reg_n_0),
        .O(slv_reg_rden_i_1_n_0));
  FDRE slv_reg_rden_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_reg_rden_i_1_n_0),
        .Q(slv_reg_rden_reg_n_0),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \slv_wdata_r_internal[15]_i_1 
       (.I0(dac0axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(slv_rden_r),
        .I3(dac0slv_rden),
        .O(dac0axi_map_wready_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \slv_wdata_r_internal[15]_i_1__0 
       (.I0(dac1axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(slv_rden_r_1),
        .I3(dac1slv_rden),
        .O(dac1axi_map_wready_reg_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \slv_wdata_r_internal[15]_i_1__1 
       (.I0(dac2axi_map_wready),
        .I1(s_axi_wvalid),
        .I2(slv_rden_r_3),
        .I3(dac2slv_rden),
        .O(dac2axi_map_wready_reg_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \slv_wdata_r_internal[15]_i_1__2 
       (.I0(s_axi_wvalid),
        .I1(dac3axi_map_wready),
        .I2(slv_rden_r_5),
        .I3(dac3slv_rden),
        .O(s_axi_wvalid_0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    timeout_enable_i_1
       (.I0(s_axi_wdata),
        .I1(Q[0]),
        .I2(dac_dg_slv_wren),
        .I3(Q[1]),
        .I4(\timeout_value[11]_i_2_n_0 ),
        .I5(\timeout_timer_count_reg[0]_0 ),
        .O(\s_axi_wdata[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \timeout_timer_count[0]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [0]),
        .I1(\timeout_timer_count_reg_n_0_[0] ),
        .I2(timeout_timer_count13_out),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'h553C)) 
    \timeout_timer_count[10]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [10]),
        .I1(\timeout_timer_count[10]_i_2_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[10] ),
        .I3(timeout_timer_count13_out),
        .O(p_2_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \timeout_timer_count[10]_i_2 
       (.I0(\timeout_timer_count_reg_n_0_[9] ),
        .I1(\timeout_timer_count_reg_n_0_[7] ),
        .I2(\timeout_timer_count[8]_i_2_n_0 ),
        .I3(\timeout_timer_count_reg_n_0_[6] ),
        .I4(\timeout_timer_count_reg_n_0_[8] ),
        .O(\timeout_timer_count[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h553C)) 
    \timeout_timer_count[11]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [11]),
        .I1(\timeout_timer_count[12]_i_6_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[11] ),
        .I3(timeout_timer_count13_out),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hFFFFF888FFFFFFFF)) 
    \timeout_timer_count[12]_i_1 
       (.I0(s_axi_rready),
        .I1(axi_rvalid_reg_0),
        .I2(axi_bvalid_reg_0),
        .I3(s_axi_bready),
        .I4(timeout),
        .I5(s_axi_aresetn),
        .O(\timeout_timer_count[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \timeout_timer_count[12]_i_2 
       (.I0(timeout_timer_count13_out),
        .I1(timeout_timer_count1),
        .I2(\timeout_timer_count_reg[0]_0 ),
        .O(\timeout_timer_count[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \timeout_timer_count[12]_i_3 
       (.I0(\timeout_timer_count_reg_n_0_[11] ),
        .I1(\timeout_timer_count[12]_i_6_n_0 ),
        .I2(timeout_timer_count13_out),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hFFFFF88800000000)) 
    \timeout_timer_count[12]_i_4 
       (.I0(axi_wr_access_reg_0),
        .I1(s_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(s_axi_awvalid),
        .I4(load_timeout_timer0),
        .I5(\timeout_timer_count_reg[0]_0 ),
        .O(timeout_timer_count13_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \timeout_timer_count[12]_i_5 
       (.I0(\timeout_timer_count[12]_i_8_n_0 ),
        .I1(\timeout_timer_count[12]_i_9_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[6] ),
        .I3(\timeout_timer_count_reg_n_0_[7] ),
        .I4(\timeout_timer_count_reg_n_0_[4] ),
        .I5(\timeout_timer_count_reg_n_0_[5] ),
        .O(timeout_timer_count1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timeout_timer_count[12]_i_6 
       (.I0(\timeout_timer_count_reg_n_0_[10] ),
        .I1(\timeout_timer_count_reg_n_0_[8] ),
        .I2(\timeout_timer_count_reg_n_0_[6] ),
        .I3(\timeout_timer_count[8]_i_2_n_0 ),
        .I4(\timeout_timer_count_reg_n_0_[7] ),
        .I5(\timeout_timer_count_reg_n_0_[9] ),
        .O(\timeout_timer_count[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \timeout_timer_count[12]_i_7 
       (.I0(s_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(load_timeout_timer0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \timeout_timer_count[12]_i_8 
       (.I0(\timeout_timer_count_reg_n_0_[11] ),
        .I1(\timeout_timer_count_reg_n_0_[9] ),
        .I2(\timeout_timer_count_reg_n_0_[8] ),
        .I3(timeout),
        .I4(\timeout_timer_count_reg_n_0_[10] ),
        .O(\timeout_timer_count[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timeout_timer_count[12]_i_9 
       (.I0(\timeout_timer_count_reg_n_0_[2] ),
        .I1(\timeout_timer_count_reg_n_0_[3] ),
        .I2(\timeout_timer_count_reg_n_0_[0] ),
        .I3(\timeout_timer_count_reg_n_0_[1] ),
        .O(\timeout_timer_count[12]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h553C)) 
    \timeout_timer_count[1]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [1]),
        .I1(\timeout_timer_count_reg_n_0_[0] ),
        .I2(\timeout_timer_count_reg_n_0_[1] ),
        .I3(timeout_timer_count13_out),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'h55553FC0)) 
    \timeout_timer_count[2]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [2]),
        .I1(\timeout_timer_count_reg_n_0_[0] ),
        .I2(\timeout_timer_count_reg_n_0_[1] ),
        .I3(\timeout_timer_count_reg_n_0_[2] ),
        .I4(timeout_timer_count13_out),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'h555555553FFFC000)) 
    \timeout_timer_count[3]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [3]),
        .I1(\timeout_timer_count_reg_n_0_[1] ),
        .I2(\timeout_timer_count_reg_n_0_[0] ),
        .I3(\timeout_timer_count_reg_n_0_[2] ),
        .I4(\timeout_timer_count_reg_n_0_[3] ),
        .I5(timeout_timer_count13_out),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'h553C)) 
    \timeout_timer_count[4]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [4]),
        .I1(\timeout_timer_count[4]_i_2_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[4] ),
        .I3(timeout_timer_count13_out),
        .O(p_2_in[4]));
  LUT4 #(
    .INIT(16'h8000)) 
    \timeout_timer_count[4]_i_2 
       (.I0(\timeout_timer_count_reg_n_0_[3] ),
        .I1(\timeout_timer_count_reg_n_0_[1] ),
        .I2(\timeout_timer_count_reg_n_0_[0] ),
        .I3(\timeout_timer_count_reg_n_0_[2] ),
        .O(\timeout_timer_count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h553C)) 
    \timeout_timer_count[5]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [5]),
        .I1(\timeout_timer_count[5]_i_2_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[5] ),
        .I3(timeout_timer_count13_out),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \timeout_timer_count[5]_i_2 
       (.I0(\timeout_timer_count_reg_n_0_[4] ),
        .I1(\timeout_timer_count_reg_n_0_[2] ),
        .I2(\timeout_timer_count_reg_n_0_[0] ),
        .I3(\timeout_timer_count_reg_n_0_[1] ),
        .I4(\timeout_timer_count_reg_n_0_[3] ),
        .O(\timeout_timer_count[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h553C)) 
    \timeout_timer_count[6]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [6]),
        .I1(\timeout_timer_count[8]_i_2_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[6] ),
        .I3(timeout_timer_count13_out),
        .O(p_2_in[6]));
  LUT5 #(
    .INIT(32'h55553FC0)) 
    \timeout_timer_count[7]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [7]),
        .I1(\timeout_timer_count[8]_i_2_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[6] ),
        .I3(\timeout_timer_count_reg_n_0_[7] ),
        .I4(timeout_timer_count13_out),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'h555555553FFFC000)) 
    \timeout_timer_count[8]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [8]),
        .I1(\timeout_timer_count_reg_n_0_[6] ),
        .I2(\timeout_timer_count[8]_i_2_n_0 ),
        .I3(\timeout_timer_count_reg_n_0_[7] ),
        .I4(\timeout_timer_count_reg_n_0_[8] ),
        .I5(timeout_timer_count13_out),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \timeout_timer_count[8]_i_2 
       (.I0(\timeout_timer_count_reg_n_0_[5] ),
        .I1(\timeout_timer_count_reg_n_0_[3] ),
        .I2(\timeout_timer_count_reg_n_0_[1] ),
        .I3(\timeout_timer_count_reg_n_0_[0] ),
        .I4(\timeout_timer_count_reg_n_0_[2] ),
        .I5(\timeout_timer_count_reg_n_0_[4] ),
        .O(\timeout_timer_count[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h553C)) 
    \timeout_timer_count[9]_i_1 
       (.I0(\timeout_timer_count_reg[11]_0 [9]),
        .I1(\timeout_timer_count[9]_i_2_n_0 ),
        .I2(\timeout_timer_count_reg_n_0_[9] ),
        .I3(timeout_timer_count13_out),
        .O(p_2_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \timeout_timer_count[9]_i_2 
       (.I0(\timeout_timer_count_reg_n_0_[8] ),
        .I1(\timeout_timer_count_reg_n_0_[6] ),
        .I2(\timeout_timer_count[8]_i_2_n_0 ),
        .I3(\timeout_timer_count_reg_n_0_[7] ),
        .O(\timeout_timer_count[9]_i_2_n_0 ));
  FDRE \timeout_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(\timeout_timer_count_reg_n_0_[0] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(\timeout_timer_count_reg_n_0_[10] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(\timeout_timer_count_reg_n_0_[11] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(timeout),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(\timeout_timer_count_reg_n_0_[1] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(\timeout_timer_count_reg_n_0_[2] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(\timeout_timer_count_reg_n_0_[3] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(\timeout_timer_count_reg_n_0_[4] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(\timeout_timer_count_reg_n_0_[5] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(\timeout_timer_count_reg_n_0_[6] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(\timeout_timer_count_reg_n_0_[7] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(\timeout_timer_count_reg_n_0_[8] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  FDRE \timeout_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\timeout_timer_count[12]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(\timeout_timer_count_reg_n_0_[9] ),
        .R(\timeout_timer_count[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \timeout_value[11]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(s_axi_wvalid),
        .I3(dac_dg_axi_map_wready),
        .I4(\timeout_value[11]_i_2_n_0 ),
        .O(\slv_addr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \timeout_value[11]_i_2 
       (.I0(Q[2]),
        .I1(slv_addr),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(\timeout_value[11]_i_3_n_0 ),
        .O(\timeout_value[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \timeout_value[11]_i_3 
       (.I0(\slv_addr_reg[8]_rep__9_0 ),
        .I1(Q[3]),
        .I2(Q[8]),
        .I3(Q[5]),
        .O(\timeout_value[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000BA00AA00AA00)) 
    valid_waddr_i_1
       (.I0(valid_waddr_reg_n_0),
        .I1(axi_awready_reg_0),
        .I2(s_axi_awvalid),
        .I3(s_axi_aresetn),
        .I4(valid_waddr0),
        .I5(valid_waddr1),
        .O(valid_waddr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    valid_waddr_i_2
       (.I0(axi_bvalid_reg_0),
        .I1(s_axi_bready),
        .I2(timeout),
        .O(valid_waddr0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    valid_waddr_i_3
       (.I0(s_axi_arvalid),
        .I1(read_in_progress),
        .I2(timeout),
        .O(valid_waddr1));
  FDRE #(
    .INIT(1'b0)) 
    valid_waddr_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(valid_waddr_i_1_n_0),
        .Q(valid_waddr_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000E0E0E0)) 
    write_in_progress_i_1
       (.I0(write_in_progress),
        .I1(load_timeout_timer02_out),
        .I2(s_axi_aresetn),
        .I3(axi_bvalid_reg_0),
        .I4(s_axi_bready),
        .I5(timeout),
        .O(write_in_progress_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    write_in_progress_i_2
       (.I0(axi_wr_access_reg_0),
        .I1(s_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(s_axi_awvalid),
        .O(load_timeout_timer02_out));
  FDRE write_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_in_progress_i_1_n_0),
        .Q(write_in_progress),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_hshk_pls_gen" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen
   (s_axi_aresetn_0,
    slv_wren_done_pulse,
    clk2_valid_pulse_reg_0,
    E,
    clk2_valid_pulse_reg_1,
    clk2_valid_pulse_reg_2,
    clk2_valid_pulse_reg_3,
    clk2_valid_pulse_reg_4,
    clk2_valid_pulse_reg_5,
    clk2_valid_pulse_reg_6,
    clk2_valid_pulse_reg_7,
    clk2_valid_pulse_reg_8,
    clk2_valid_pulse_reg_9,
    clk2_valid_pulse_reg_10,
    clk2_valid_pulse_reg_11,
    clk2_valid_pulse_reg_12,
    clk2_valid_pulse_reg_13,
    clk2_valid_pulse_reg_14,
    clk2_valid_pulse_reg_15,
    clk2_valid_pulse_reg_16,
    clk2_valid_pulse_reg_17,
    clk2_valid_pulse_reg_18,
    bank_write_done,
    slv_rden_r_reg,
    slv_rden_r_reg_0,
    slv_rden_r_reg_1,
    slv_rden_r_reg_2,
    slv_rden_r_reg_3,
    slv_rden_r_reg_4,
    slv_rden_r_reg_5,
    slv_rden_r_reg_6,
    slv_rden_r_reg_7,
    slv_rden_r_reg_8,
    slv_rden_r_reg_9,
    slv_rden_r_reg_10,
    slv_rden_r_reg_11,
    slv_rden_r_reg_12,
    slv_rden_r_reg_13,
    slv_rden_r_reg_14,
    slv_rden_r_reg_15,
    slv_rden_r_reg_16,
    slv_rden_r_reg_17,
    slv_rden_r_reg_18,
    slv_rden_r_reg_19,
    slv_rden_r_reg_20,
    slv_rden_r_reg_21,
    slv_rden_r_reg_22,
    slv_rden_r_reg_23,
    slv_rden_r_reg_24,
    slv_rden_r_reg_25,
    slv_rden_r_reg_26,
    slv_rden_r_reg_27,
    slv_rden_r_reg_28,
    slv_rden_r_reg_29,
    slv_rden_r_reg_30,
    slv_rden_r_reg_31,
    slv_rden_r_reg_32,
    slv_rden_r_reg_33,
    slv_rden_r_reg_34,
    slv_rden_r_reg_35,
    slv_rden_r_reg_36,
    slv_rden_r_reg_37,
    slv_rden_r_reg_38,
    slv_rden_r_reg_39,
    slv_rden_r_reg_40,
    slv_rden_r_reg_41,
    slv_rden_r_reg_42,
    slv_rden_r_reg_43,
    slv_rden_r_reg_44,
    slv_rden_r_reg_45,
    dac30_dg_enable_01,
    dac3slv_rden_reg,
    src_in,
    s_axi_aclk,
    \dac33_dg_mult_control_0_reg[2] ,
    slv_access_valid_hold_reg,
    s_axi_aresetn,
    \dac33_dg_q_value_0_reg[15] ,
    \dac33_dg_i_value_0_reg[15] ,
    \dac33_dg_type_0_reg[3] ,
    \dac33_dg_inc_0_reg[6] ,
    \dac32_dg_mult_control_0_reg[2] ,
    \dac32_dg_q_value_0_reg[15] ,
    \dac32_dg_i_value_0_reg[15] ,
    \dac32_dg_control_0_reg[7] ,
    \dac32_dg_type_0_reg[3] ,
    \dac32_dg_inc_0_reg[6] ,
    \dac31_dg_mult_control_0_reg[2] ,
    \dac31_dg_q_value_0_reg[15] ,
    \dac31_dg_i_value_0_reg[15] ,
    \dac31_dg_control_0_reg[7] ,
    \dac31_dg_type_0_reg[3] ,
    \dac31_dg_inc_0_reg[6] ,
    Q,
    \dac32_dg_control_0_reg[7]_0 ,
    \dac31_dg_control_0_reg[7]_0 ,
    dac_dg_slv_wren,
    \axi_bresp[1]_i_2 ,
    slv_rden_r_0,
    slv_wren_done_pulse_1,
    \dac33_dg_init_12_0_reg[0] ,
    \dac33_dg_init_14_0_reg[0] ,
    \dac33_dg_init_13_0_reg[0] ,
    \dac33_dg_init_11_0_reg[0] ,
    \dac33_dg_init_10_0_reg[0] ,
    \dac33_dg_init_9_0_reg[0] ,
    \dac33_dg_init_8_0_reg[0] ,
    \dac33_dg_init_7_0_reg[0] ,
    \dac33_dg_init_6_0_reg[0] ,
    \dac33_dg_init_5_0_reg[0] ,
    \dac33_dg_init_4_0_reg[0] ,
    \dac33_dg_init_3_0_reg[0] ,
    \dac33_dg_init_2_0_reg[0] ,
    \dac33_dg_init_1_0_reg[0] ,
    \dac33_dg_init_0_0_reg[0] ,
    \dac32_dg_init_15_0_reg[0] ,
    \dac32_dg_init_14_0_reg[0] ,
    \dac32_dg_init_13_0_reg[0] ,
    \dac32_dg_init_12_0_reg[0] ,
    \dac32_dg_init_11_0_reg[0] ,
    \dac32_dg_init_10_0_reg[0] ,
    \dac32_dg_init_9_0_reg[0] ,
    \dac32_dg_init_8_0_reg[0] ,
    \dac32_dg_init_7_0_reg[0] ,
    \dac32_dg_init_6_0_reg[0] ,
    \dac32_dg_init_5_0_reg[0] ,
    \dac32_dg_init_4_0_reg[0] ,
    \dac32_dg_init_3_0_reg[0] ,
    \dac32_dg_init_2_0_reg[0] ,
    \dac32_dg_init_1_0_reg[0] ,
    \dac32_dg_init_0_0_reg[0] ,
    \dac32_dg_enable_0_reg[0] ,
    \dac31_dg_init_14_0_reg[0] ,
    \dac31_dg_init_13_0_reg[0] ,
    \dac31_dg_init_12_0_reg[0] ,
    \dac31_dg_init_11_0_reg[0] ,
    \dac31_dg_init_10_0_reg[0] ,
    \dac31_dg_init_9_0_reg[0] ,
    \dac31_dg_init_8_0_reg[0] ,
    \dac31_dg_init_6_0_reg[0] ,
    \dac31_dg_init_5_0_reg[0] ,
    \dac31_dg_init_4_0_reg[0] ,
    \dac31_dg_init_3_0_reg[0] ,
    \dac31_dg_init_2_0_reg[0] ,
    \dac31_dg_init_1_0_reg[0] ,
    \dac31_dg_init_0_0_reg[0] ,
    \dac31_dg_enable_0_reg[0] ,
    dac3slv_rden,
    dac3axi_map_wready,
    s_axi_wvalid);
  output s_axi_aresetn_0;
  output slv_wren_done_pulse;
  output clk2_valid_pulse_reg_0;
  output [0:0]E;
  output [0:0]clk2_valid_pulse_reg_1;
  output [0:0]clk2_valid_pulse_reg_2;
  output clk2_valid_pulse_reg_3;
  output clk2_valid_pulse_reg_4;
  output [0:0]clk2_valid_pulse_reg_5;
  output [0:0]clk2_valid_pulse_reg_6;
  output [0:0]clk2_valid_pulse_reg_7;
  output clk2_valid_pulse_reg_8;
  output clk2_valid_pulse_reg_9;
  output clk2_valid_pulse_reg_10;
  output [0:0]clk2_valid_pulse_reg_11;
  output [0:0]clk2_valid_pulse_reg_12;
  output [0:0]clk2_valid_pulse_reg_13;
  output clk2_valid_pulse_reg_14;
  output clk2_valid_pulse_reg_15;
  output clk2_valid_pulse_reg_16;
  output clk2_valid_pulse_reg_17;
  output clk2_valid_pulse_reg_18;
  output bank_write_done;
  output [0:0]slv_rden_r_reg;
  output [0:0]slv_rden_r_reg_0;
  output [0:0]slv_rden_r_reg_1;
  output [0:0]slv_rden_r_reg_2;
  output [0:0]slv_rden_r_reg_3;
  output [0:0]slv_rden_r_reg_4;
  output [0:0]slv_rden_r_reg_5;
  output [0:0]slv_rden_r_reg_6;
  output [0:0]slv_rden_r_reg_7;
  output [0:0]slv_rden_r_reg_8;
  output [0:0]slv_rden_r_reg_9;
  output [0:0]slv_rden_r_reg_10;
  output [0:0]slv_rden_r_reg_11;
  output [0:0]slv_rden_r_reg_12;
  output [0:0]slv_rden_r_reg_13;
  output [0:0]slv_rden_r_reg_14;
  output [0:0]slv_rden_r_reg_15;
  output [0:0]slv_rden_r_reg_16;
  output [0:0]slv_rden_r_reg_17;
  output [0:0]slv_rden_r_reg_18;
  output [0:0]slv_rden_r_reg_19;
  output [0:0]slv_rden_r_reg_20;
  output [0:0]slv_rden_r_reg_21;
  output [0:0]slv_rden_r_reg_22;
  output [0:0]slv_rden_r_reg_23;
  output [0:0]slv_rden_r_reg_24;
  output [0:0]slv_rden_r_reg_25;
  output [0:0]slv_rden_r_reg_26;
  output [0:0]slv_rden_r_reg_27;
  output [0:0]slv_rden_r_reg_28;
  output [0:0]slv_rden_r_reg_29;
  output [0:0]slv_rden_r_reg_30;
  output [0:0]slv_rden_r_reg_31;
  output [0:0]slv_rden_r_reg_32;
  output [0:0]slv_rden_r_reg_33;
  output [0:0]slv_rden_r_reg_34;
  output [0:0]slv_rden_r_reg_35;
  output [0:0]slv_rden_r_reg_36;
  output [0:0]slv_rden_r_reg_37;
  output [0:0]slv_rden_r_reg_38;
  output [0:0]slv_rden_r_reg_39;
  output [0:0]slv_rden_r_reg_40;
  output [0:0]slv_rden_r_reg_41;
  output [0:0]slv_rden_r_reg_42;
  output [0:0]slv_rden_r_reg_43;
  output [0:0]slv_rden_r_reg_44;
  output [0:0]slv_rden_r_reg_45;
  output dac30_dg_enable_01;
  output dac3slv_rden_reg;
  input src_in;
  input s_axi_aclk;
  input \dac33_dg_mult_control_0_reg[2] ;
  input slv_access_valid_hold_reg;
  input s_axi_aresetn;
  input \dac33_dg_q_value_0_reg[15] ;
  input \dac33_dg_i_value_0_reg[15] ;
  input \dac33_dg_type_0_reg[3] ;
  input \dac33_dg_inc_0_reg[6] ;
  input \dac32_dg_mult_control_0_reg[2] ;
  input \dac32_dg_q_value_0_reg[15] ;
  input \dac32_dg_i_value_0_reg[15] ;
  input \dac32_dg_control_0_reg[7] ;
  input \dac32_dg_type_0_reg[3] ;
  input \dac32_dg_inc_0_reg[6] ;
  input \dac31_dg_mult_control_0_reg[2] ;
  input \dac31_dg_q_value_0_reg[15] ;
  input \dac31_dg_i_value_0_reg[15] ;
  input \dac31_dg_control_0_reg[7] ;
  input \dac31_dg_type_0_reg[3] ;
  input \dac31_dg_inc_0_reg[6] ;
  input [0:0]Q;
  input \dac32_dg_control_0_reg[7]_0 ;
  input \dac31_dg_control_0_reg[7]_0 ;
  input dac_dg_slv_wren;
  input \axi_bresp[1]_i_2 ;
  input slv_rden_r_0;
  input slv_wren_done_pulse_1;
  input \dac33_dg_init_12_0_reg[0] ;
  input \dac33_dg_init_14_0_reg[0] ;
  input \dac33_dg_init_13_0_reg[0] ;
  input \dac33_dg_init_11_0_reg[0] ;
  input \dac33_dg_init_10_0_reg[0] ;
  input \dac33_dg_init_9_0_reg[0] ;
  input \dac33_dg_init_8_0_reg[0] ;
  input \dac33_dg_init_7_0_reg[0] ;
  input \dac33_dg_init_6_0_reg[0] ;
  input \dac33_dg_init_5_0_reg[0] ;
  input \dac33_dg_init_4_0_reg[0] ;
  input \dac33_dg_init_3_0_reg[0] ;
  input \dac33_dg_init_2_0_reg[0] ;
  input \dac33_dg_init_1_0_reg[0] ;
  input \dac33_dg_init_0_0_reg[0] ;
  input \dac32_dg_init_15_0_reg[0] ;
  input \dac32_dg_init_14_0_reg[0] ;
  input \dac32_dg_init_13_0_reg[0] ;
  input \dac32_dg_init_12_0_reg[0] ;
  input \dac32_dg_init_11_0_reg[0] ;
  input \dac32_dg_init_10_0_reg[0] ;
  input \dac32_dg_init_9_0_reg[0] ;
  input \dac32_dg_init_8_0_reg[0] ;
  input \dac32_dg_init_7_0_reg[0] ;
  input \dac32_dg_init_6_0_reg[0] ;
  input \dac32_dg_init_5_0_reg[0] ;
  input \dac32_dg_init_4_0_reg[0] ;
  input \dac32_dg_init_3_0_reg[0] ;
  input \dac32_dg_init_2_0_reg[0] ;
  input \dac32_dg_init_1_0_reg[0] ;
  input \dac32_dg_init_0_0_reg[0] ;
  input \dac32_dg_enable_0_reg[0] ;
  input \dac31_dg_init_14_0_reg[0] ;
  input \dac31_dg_init_13_0_reg[0] ;
  input \dac31_dg_init_12_0_reg[0] ;
  input \dac31_dg_init_11_0_reg[0] ;
  input \dac31_dg_init_10_0_reg[0] ;
  input \dac31_dg_init_9_0_reg[0] ;
  input \dac31_dg_init_8_0_reg[0] ;
  input \dac31_dg_init_6_0_reg[0] ;
  input \dac31_dg_init_5_0_reg[0] ;
  input \dac31_dg_init_4_0_reg[0] ;
  input \dac31_dg_init_3_0_reg[0] ;
  input \dac31_dg_init_2_0_reg[0] ;
  input \dac31_dg_init_1_0_reg[0] ;
  input \dac31_dg_init_0_0_reg[0] ;
  input \dac31_dg_enable_0_reg[0] ;
  input dac3slv_rden;
  input dac3axi_map_wready;
  input s_axi_wvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire axi_2_drp_valid_i_n_0;
  wire axi_2_drp_valid_i_n_2;
  wire \axi_bresp[1]_i_2 ;
  wire bank_write_done;
  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg_0;
  wire [0:0]clk2_valid_pulse_reg_1;
  wire clk2_valid_pulse_reg_10;
  wire [0:0]clk2_valid_pulse_reg_11;
  wire [0:0]clk2_valid_pulse_reg_12;
  wire [0:0]clk2_valid_pulse_reg_13;
  wire clk2_valid_pulse_reg_14;
  wire clk2_valid_pulse_reg_15;
  wire clk2_valid_pulse_reg_16;
  wire clk2_valid_pulse_reg_17;
  wire clk2_valid_pulse_reg_18;
  wire [0:0]clk2_valid_pulse_reg_2;
  wire clk2_valid_pulse_reg_3;
  wire clk2_valid_pulse_reg_4;
  wire [0:0]clk2_valid_pulse_reg_5;
  wire [0:0]clk2_valid_pulse_reg_6;
  wire [0:0]clk2_valid_pulse_reg_7;
  wire clk2_valid_pulse_reg_8;
  wire clk2_valid_pulse_reg_9;
  wire clk2_valid_sync_r;
  wire dac30_dg_enable_01;
  wire \dac31_dg_control_0_reg[7] ;
  wire \dac31_dg_control_0_reg[7]_0 ;
  wire \dac31_dg_enable_0_reg[0] ;
  wire \dac31_dg_i_value_0_reg[15] ;
  wire \dac31_dg_inc_0_reg[6] ;
  wire \dac31_dg_init_0_0_reg[0] ;
  wire \dac31_dg_init_10_0_reg[0] ;
  wire \dac31_dg_init_11_0_reg[0] ;
  wire \dac31_dg_init_12_0_reg[0] ;
  wire \dac31_dg_init_13_0_reg[0] ;
  wire \dac31_dg_init_14_0_reg[0] ;
  wire \dac31_dg_init_1_0_reg[0] ;
  wire \dac31_dg_init_2_0_reg[0] ;
  wire \dac31_dg_init_3_0_reg[0] ;
  wire \dac31_dg_init_4_0_reg[0] ;
  wire \dac31_dg_init_5_0_reg[0] ;
  wire \dac31_dg_init_6_0_reg[0] ;
  wire \dac31_dg_init_8_0_reg[0] ;
  wire \dac31_dg_init_9_0_reg[0] ;
  wire \dac31_dg_mult_control_0_reg[2] ;
  wire \dac31_dg_q_value_0_reg[15] ;
  wire \dac31_dg_type_0_reg[3] ;
  wire \dac32_dg_control_0_reg[7] ;
  wire \dac32_dg_control_0_reg[7]_0 ;
  wire \dac32_dg_enable_0_reg[0] ;
  wire \dac32_dg_i_value_0_reg[15] ;
  wire \dac32_dg_inc_0_reg[6] ;
  wire \dac32_dg_init_0_0_reg[0] ;
  wire \dac32_dg_init_10_0_reg[0] ;
  wire \dac32_dg_init_11_0_reg[0] ;
  wire \dac32_dg_init_12_0_reg[0] ;
  wire \dac32_dg_init_13_0_reg[0] ;
  wire \dac32_dg_init_14_0_reg[0] ;
  wire \dac32_dg_init_15_0_reg[0] ;
  wire \dac32_dg_init_1_0_reg[0] ;
  wire \dac32_dg_init_2_0_reg[0] ;
  wire \dac32_dg_init_3_0_reg[0] ;
  wire \dac32_dg_init_4_0_reg[0] ;
  wire \dac32_dg_init_5_0_reg[0] ;
  wire \dac32_dg_init_6_0_reg[0] ;
  wire \dac32_dg_init_7_0_reg[0] ;
  wire \dac32_dg_init_8_0_reg[0] ;
  wire \dac32_dg_init_9_0_reg[0] ;
  wire \dac32_dg_mult_control_0_reg[2] ;
  wire \dac32_dg_q_value_0_reg[15] ;
  wire \dac32_dg_type_0_reg[3] ;
  wire \dac33_dg_i_value_0_reg[15] ;
  wire \dac33_dg_inc_0_reg[6] ;
  wire \dac33_dg_init_0_0_reg[0] ;
  wire \dac33_dg_init_10_0_reg[0] ;
  wire \dac33_dg_init_11_0_reg[0] ;
  wire \dac33_dg_init_12_0_reg[0] ;
  wire \dac33_dg_init_13_0_reg[0] ;
  wire \dac33_dg_init_14_0_reg[0] ;
  wire \dac33_dg_init_1_0_reg[0] ;
  wire \dac33_dg_init_2_0_reg[0] ;
  wire \dac33_dg_init_3_0_reg[0] ;
  wire \dac33_dg_init_4_0_reg[0] ;
  wire \dac33_dg_init_5_0_reg[0] ;
  wire \dac33_dg_init_6_0_reg[0] ;
  wire \dac33_dg_init_7_0_reg[0] ;
  wire \dac33_dg_init_8_0_reg[0] ;
  wire \dac33_dg_init_9_0_reg[0] ;
  wire \dac33_dg_mult_control_0_reg[2] ;
  wire \dac33_dg_q_value_0_reg[15] ;
  wire \dac33_dg_type_0_reg[3] ;
  wire dac3axi_map_wready;
  wire dac3slv_rden;
  wire dac3slv_rden_reg;
  wire dac_dg_slv_wren;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire slv_rden_r_0;
  wire [0:0]slv_rden_r_reg;
  wire [0:0]slv_rden_r_reg_0;
  wire [0:0]slv_rden_r_reg_1;
  wire [0:0]slv_rden_r_reg_10;
  wire [0:0]slv_rden_r_reg_11;
  wire [0:0]slv_rden_r_reg_12;
  wire [0:0]slv_rden_r_reg_13;
  wire [0:0]slv_rden_r_reg_14;
  wire [0:0]slv_rden_r_reg_15;
  wire [0:0]slv_rden_r_reg_16;
  wire [0:0]slv_rden_r_reg_17;
  wire [0:0]slv_rden_r_reg_18;
  wire [0:0]slv_rden_r_reg_19;
  wire [0:0]slv_rden_r_reg_2;
  wire [0:0]slv_rden_r_reg_20;
  wire [0:0]slv_rden_r_reg_21;
  wire [0:0]slv_rden_r_reg_22;
  wire [0:0]slv_rden_r_reg_23;
  wire [0:0]slv_rden_r_reg_24;
  wire [0:0]slv_rden_r_reg_25;
  wire [0:0]slv_rden_r_reg_26;
  wire [0:0]slv_rden_r_reg_27;
  wire [0:0]slv_rden_r_reg_28;
  wire [0:0]slv_rden_r_reg_29;
  wire [0:0]slv_rden_r_reg_3;
  wire [0:0]slv_rden_r_reg_30;
  wire [0:0]slv_rden_r_reg_31;
  wire [0:0]slv_rden_r_reg_32;
  wire [0:0]slv_rden_r_reg_33;
  wire [0:0]slv_rden_r_reg_34;
  wire [0:0]slv_rden_r_reg_35;
  wire [0:0]slv_rden_r_reg_36;
  wire [0:0]slv_rden_r_reg_37;
  wire [0:0]slv_rden_r_reg_38;
  wire [0:0]slv_rden_r_reg_39;
  wire [0:0]slv_rden_r_reg_4;
  wire [0:0]slv_rden_r_reg_40;
  wire [0:0]slv_rden_r_reg_41;
  wire [0:0]slv_rden_r_reg_42;
  wire [0:0]slv_rden_r_reg_43;
  wire [0:0]slv_rden_r_reg_44;
  wire [0:0]slv_rden_r_reg_45;
  wire [0:0]slv_rden_r_reg_5;
  wire [0:0]slv_rden_r_reg_6;
  wire [0:0]slv_rden_r_reg_7;
  wire [0:0]slv_rden_r_reg_8;
  wire [0:0]slv_rden_r_reg_9;
  wire slv_wren_clear;
  wire slv_wren_done_pulse;
  wire slv_wren_done_pulse_1;
  wire src_in;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__7 axi_2_drp_valid_i
       (.clk2_ready_reg(clk2_valid_pulse_reg_0),
        .clk2_ready_reg_0(clk2_ready),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_pulse_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .dest_out(axi_2_drp_valid_i_n_0),
        .s_axi_aclk(s_axi_aclk),
        .src_in(src_in));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \axi_bresp[1]_i_3 
       (.I0(dac_dg_slv_wren),
        .I1(\axi_bresp[1]_i_2 ),
        .I2(slv_access_valid_hold_reg),
        .I3(slv_wren_done_pulse),
        .I4(slv_rden_r_0),
        .I5(slv_wren_done_pulse_1),
        .O(bank_write_done));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(slv_wren_done_pulse),
        .R(s_axi_aresetn_0));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_wren_clear),
        .Q(clk1_ready_sync_r),
        .R(s_axi_aresetn_0));
  FDRE clk2_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(s_axi_aresetn_0));
  FDRE clk2_valid_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(clk2_valid_pulse_reg_0),
        .R(s_axi_aresetn_0));
  FDRE clk2_valid_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_0),
        .Q(clk2_valid_sync_r),
        .R(s_axi_aresetn_0));
  LUT2 #(
    .INIT(4'h2)) 
    \dac30_dg_enable_0[15]_i_2 
       (.I0(clk2_valid_pulse_reg_0),
        .I1(slv_access_valid_hold_reg),
        .O(dac30_dg_enable_01));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac31_dg_control_0[6]_i_1 
       (.I0(\dac31_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_14));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac31_dg_control_0[7]_i_1 
       (.I0(\dac31_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .I4(Q),
        .I5(\dac31_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_45));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac31_dg_i_value_0[15]_i_1 
       (.I0(\dac31_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac31_dg_inc_0[6]_i_1 
       (.I0(\dac31_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_32));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_43));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_42));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_41));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_40));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_38));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_37));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac31_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac31_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac31_dg_mult_control_0[2]_i_1 
       (.I0(\dac31_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac31_dg_q_value_0[15]_i_1 
       (.I0(\dac31_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac31_dg_type_0[3]_i_1 
       (.I0(\dac31_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac32_dg_control_0[6]_i_1 
       (.I0(\dac32_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_8));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac32_dg_control_0[7]_i_1 
       (.I0(\dac32_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .I4(Q),
        .I5(\dac32_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac32_dg_i_value_0[15]_i_1 
       (.I0(\dac32_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac32_dg_inc_0[6]_i_1 
       (.I0(\dac32_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_15_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_15_0_reg[0] ),
        .O(slv_rden_r_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac32_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac32_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac32_dg_mult_control_0[2]_i_1 
       (.I0(\dac32_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac32_dg_q_value_0[15]_i_1 
       (.I0(\dac32_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac32_dg_type_0[3]_i_1 
       (.I0(\dac32_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac33_dg_i_value_0[15]_i_1 
       (.I0(\dac33_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac33_dg_inc_0[6]_i_1 
       (.I0(\dac33_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac33_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac33_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac33_dg_mult_control_0[2]_i_1 
       (.I0(\dac33_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac33_dg_q_value_0[15]_i_1 
       (.I0(\dac33_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac33_dg_type_0[3]_i_1 
       (.I0(\dac33_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_3));
  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync drp_2_axi_in_progress_i
       (.clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .dac3axi_map_wready(dac3axi_map_wready),
        .dac3slv_rden(dac3slv_rden),
        .dac3slv_rden_reg(dac3slv_rden_reg),
        .dest_out(slv_wren_clear),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_access_valid_hold_reg),
        .src_in(src_in),
        .\syncstages_ff_reg[0] (clk2_ready));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_hshk_pls_gen" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen__xdcDup__1
   (slv_wren_done_pulse,
    \syncstages_ff_reg[4] ,
    clk2_valid_pulse_reg_0,
    E,
    clk2_valid_pulse_reg_1,
    clk2_valid_pulse_reg_2,
    clk2_valid_pulse_reg_3,
    clk2_valid_pulse_reg_4,
    clk2_valid_pulse_reg_5,
    clk2_valid_pulse_reg_6,
    clk2_valid_pulse_reg_7,
    clk2_valid_pulse_reg_8,
    clk2_valid_pulse_reg_9,
    clk2_valid_pulse_reg_10,
    clk2_valid_pulse_reg_11,
    clk2_valid_pulse_reg_12,
    clk2_valid_pulse_reg_13,
    clk2_valid_pulse_reg_14,
    clk2_valid_pulse_reg_15,
    clk2_valid_pulse_reg_16,
    clk2_valid_pulse_reg_17,
    clk2_valid_pulse_reg_18,
    slv_rden_r_reg,
    slv_rden_r_reg_0,
    slv_rden_r_reg_1,
    slv_rden_r_reg_2,
    slv_rden_r_reg_3,
    slv_rden_r_reg_4,
    slv_rden_r_reg_5,
    slv_rden_r_reg_6,
    slv_rden_r_reg_7,
    slv_rden_r_reg_8,
    slv_rden_r_reg_9,
    slv_rden_r_reg_10,
    slv_rden_r_reg_11,
    slv_rden_r_reg_12,
    slv_rden_r_reg_13,
    slv_rden_r_reg_14,
    slv_rden_r_reg_15,
    slv_rden_r_reg_16,
    slv_rden_r_reg_17,
    slv_rden_r_reg_18,
    slv_rden_r_reg_19,
    slv_rden_r_reg_20,
    slv_rden_r_reg_21,
    slv_rden_r_reg_22,
    slv_rden_r_reg_23,
    slv_rden_r_reg_24,
    slv_rden_r_reg_25,
    slv_rden_r_reg_26,
    slv_rden_r_reg_27,
    slv_rden_r_reg_28,
    slv_rden_r_reg_29,
    slv_rden_r_reg_30,
    slv_rden_r_reg_31,
    slv_rden_r_reg_32,
    slv_rden_r_reg_33,
    slv_rden_r_reg_34,
    slv_rden_r_reg_35,
    slv_rden_r_reg_36,
    slv_rden_r_reg_37,
    slv_rden_r_reg_38,
    slv_rden_r_reg_39,
    slv_rden_r_reg_40,
    slv_rden_r_reg_41,
    slv_rden_r_reg_42,
    slv_rden_r_reg_43,
    slv_rden_r_reg_44,
    slv_rden_r_reg_45,
    dac00_dg_enable_01,
    dac0slv_rden_reg,
    src_in,
    m0_axis_clock,
    s_axi_aclk,
    p_0_in,
    \dac03_dg_mult_control_0_reg[2] ,
    slv_access_valid_hold_reg,
    dest_out,
    \dac03_dg_q_value_0_reg[15] ,
    \dac03_dg_i_value_0_reg[15] ,
    \dac03_dg_type_0_reg[3] ,
    \dac03_dg_inc_0_reg[6] ,
    \dac02_dg_mult_control_0_reg[2] ,
    \dac02_dg_q_value_0_reg[15] ,
    \dac02_dg_i_value_0_reg[15] ,
    \dac02_dg_control_0_reg[7] ,
    \dac02_dg_type_0_reg[3] ,
    \dac02_dg_inc_0_reg[6] ,
    \dac01_dg_mult_control_0_reg[2] ,
    \dac01_dg_q_value_0_reg[15] ,
    \dac01_dg_i_value_0_reg[15] ,
    \dac01_dg_control_0_reg[7] ,
    \dac01_dg_type_0_reg[3] ,
    \dac01_dg_inc_0_reg[6] ,
    Q,
    \dac02_dg_control_0_reg[7]_0 ,
    \dac01_dg_control_0_reg[7]_0 ,
    \dac03_dg_init_12_0_reg[0] ,
    \dac03_dg_init_14_0_reg[0] ,
    \dac03_dg_init_13_0_reg[0] ,
    \dac03_dg_init_11_0_reg[0] ,
    \dac03_dg_init_10_0_reg[0] ,
    \dac03_dg_init_9_0_reg[0] ,
    \dac03_dg_init_8_0_reg[0] ,
    \dac03_dg_init_7_0_reg[0] ,
    \dac03_dg_init_6_0_reg[0] ,
    \dac03_dg_init_5_0_reg[0] ,
    \dac03_dg_init_4_0_reg[0] ,
    \dac03_dg_init_3_0_reg[0] ,
    \dac03_dg_init_2_0_reg[0] ,
    \dac03_dg_init_1_0_reg[0] ,
    \dac03_dg_init_0_0_reg[0] ,
    \dac02_dg_init_15_0_reg[0] ,
    \dac02_dg_init_14_0_reg[0] ,
    \dac02_dg_init_13_0_reg[0] ,
    \dac02_dg_init_12_0_reg[0] ,
    \dac02_dg_init_11_0_reg[0] ,
    \dac02_dg_init_10_0_reg[0] ,
    \dac02_dg_init_9_0_reg[0] ,
    \dac02_dg_init_8_0_reg[0] ,
    \dac02_dg_init_7_0_reg[0] ,
    \dac02_dg_init_6_0_reg[0] ,
    \dac02_dg_init_5_0_reg[0] ,
    \dac02_dg_init_4_0_reg[0] ,
    \dac02_dg_init_3_0_reg[0] ,
    \dac02_dg_init_2_0_reg[0] ,
    \dac02_dg_init_1_0_reg[0] ,
    \dac02_dg_init_0_0_reg[0] ,
    \dac02_dg_enable_0_reg[0] ,
    \dac01_dg_init_14_0_reg[0] ,
    \dac01_dg_init_13_0_reg[0] ,
    \dac01_dg_init_12_0_reg[0] ,
    \dac01_dg_init_11_0_reg[0] ,
    \dac01_dg_init_10_0_reg[0] ,
    \dac01_dg_init_9_0_reg[0] ,
    \dac01_dg_init_8_0_reg[0] ,
    \dac01_dg_init_6_0_reg[0] ,
    \dac01_dg_init_5_0_reg[0] ,
    \dac01_dg_init_4_0_reg[0] ,
    \dac01_dg_init_3_0_reg[0] ,
    \dac01_dg_init_2_0_reg[0] ,
    \dac01_dg_init_1_0_reg[0] ,
    \dac01_dg_init_0_0_reg[0] ,
    \dac01_dg_enable_0_reg[0] ,
    dac0slv_rden,
    s_axi_wvalid,
    dac0axi_map_wready);
  output slv_wren_done_pulse;
  output \syncstages_ff_reg[4] ;
  output clk2_valid_pulse_reg_0;
  output [0:0]E;
  output [0:0]clk2_valid_pulse_reg_1;
  output [0:0]clk2_valid_pulse_reg_2;
  output clk2_valid_pulse_reg_3;
  output clk2_valid_pulse_reg_4;
  output [0:0]clk2_valid_pulse_reg_5;
  output [0:0]clk2_valid_pulse_reg_6;
  output [0:0]clk2_valid_pulse_reg_7;
  output clk2_valid_pulse_reg_8;
  output clk2_valid_pulse_reg_9;
  output clk2_valid_pulse_reg_10;
  output [0:0]clk2_valid_pulse_reg_11;
  output [0:0]clk2_valid_pulse_reg_12;
  output [0:0]clk2_valid_pulse_reg_13;
  output clk2_valid_pulse_reg_14;
  output clk2_valid_pulse_reg_15;
  output clk2_valid_pulse_reg_16;
  output clk2_valid_pulse_reg_17;
  output clk2_valid_pulse_reg_18;
  output [0:0]slv_rden_r_reg;
  output [0:0]slv_rden_r_reg_0;
  output [0:0]slv_rden_r_reg_1;
  output [0:0]slv_rden_r_reg_2;
  output [0:0]slv_rden_r_reg_3;
  output [0:0]slv_rden_r_reg_4;
  output [0:0]slv_rden_r_reg_5;
  output [0:0]slv_rden_r_reg_6;
  output [0:0]slv_rden_r_reg_7;
  output [0:0]slv_rden_r_reg_8;
  output [0:0]slv_rden_r_reg_9;
  output [0:0]slv_rden_r_reg_10;
  output [0:0]slv_rden_r_reg_11;
  output [0:0]slv_rden_r_reg_12;
  output [0:0]slv_rden_r_reg_13;
  output [0:0]slv_rden_r_reg_14;
  output [0:0]slv_rden_r_reg_15;
  output [0:0]slv_rden_r_reg_16;
  output [0:0]slv_rden_r_reg_17;
  output [0:0]slv_rden_r_reg_18;
  output [0:0]slv_rden_r_reg_19;
  output [0:0]slv_rden_r_reg_20;
  output [0:0]slv_rden_r_reg_21;
  output [0:0]slv_rden_r_reg_22;
  output [0:0]slv_rden_r_reg_23;
  output [0:0]slv_rden_r_reg_24;
  output [0:0]slv_rden_r_reg_25;
  output [0:0]slv_rden_r_reg_26;
  output [0:0]slv_rden_r_reg_27;
  output [0:0]slv_rden_r_reg_28;
  output [0:0]slv_rden_r_reg_29;
  output [0:0]slv_rden_r_reg_30;
  output [0:0]slv_rden_r_reg_31;
  output [0:0]slv_rden_r_reg_32;
  output [0:0]slv_rden_r_reg_33;
  output [0:0]slv_rden_r_reg_34;
  output [0:0]slv_rden_r_reg_35;
  output [0:0]slv_rden_r_reg_36;
  output [0:0]slv_rden_r_reg_37;
  output [0:0]slv_rden_r_reg_38;
  output [0:0]slv_rden_r_reg_39;
  output [0:0]slv_rden_r_reg_40;
  output [0:0]slv_rden_r_reg_41;
  output [0:0]slv_rden_r_reg_42;
  output [0:0]slv_rden_r_reg_43;
  output [0:0]slv_rden_r_reg_44;
  output [0:0]slv_rden_r_reg_45;
  output dac00_dg_enable_01;
  output dac0slv_rden_reg;
  input src_in;
  input m0_axis_clock;
  input s_axi_aclk;
  input p_0_in;
  input \dac03_dg_mult_control_0_reg[2] ;
  input slv_access_valid_hold_reg;
  input dest_out;
  input \dac03_dg_q_value_0_reg[15] ;
  input \dac03_dg_i_value_0_reg[15] ;
  input \dac03_dg_type_0_reg[3] ;
  input \dac03_dg_inc_0_reg[6] ;
  input \dac02_dg_mult_control_0_reg[2] ;
  input \dac02_dg_q_value_0_reg[15] ;
  input \dac02_dg_i_value_0_reg[15] ;
  input \dac02_dg_control_0_reg[7] ;
  input \dac02_dg_type_0_reg[3] ;
  input \dac02_dg_inc_0_reg[6] ;
  input \dac01_dg_mult_control_0_reg[2] ;
  input \dac01_dg_q_value_0_reg[15] ;
  input \dac01_dg_i_value_0_reg[15] ;
  input \dac01_dg_control_0_reg[7] ;
  input \dac01_dg_type_0_reg[3] ;
  input \dac01_dg_inc_0_reg[6] ;
  input [0:0]Q;
  input \dac02_dg_control_0_reg[7]_0 ;
  input \dac01_dg_control_0_reg[7]_0 ;
  input \dac03_dg_init_12_0_reg[0] ;
  input \dac03_dg_init_14_0_reg[0] ;
  input \dac03_dg_init_13_0_reg[0] ;
  input \dac03_dg_init_11_0_reg[0] ;
  input \dac03_dg_init_10_0_reg[0] ;
  input \dac03_dg_init_9_0_reg[0] ;
  input \dac03_dg_init_8_0_reg[0] ;
  input \dac03_dg_init_7_0_reg[0] ;
  input \dac03_dg_init_6_0_reg[0] ;
  input \dac03_dg_init_5_0_reg[0] ;
  input \dac03_dg_init_4_0_reg[0] ;
  input \dac03_dg_init_3_0_reg[0] ;
  input \dac03_dg_init_2_0_reg[0] ;
  input \dac03_dg_init_1_0_reg[0] ;
  input \dac03_dg_init_0_0_reg[0] ;
  input \dac02_dg_init_15_0_reg[0] ;
  input \dac02_dg_init_14_0_reg[0] ;
  input \dac02_dg_init_13_0_reg[0] ;
  input \dac02_dg_init_12_0_reg[0] ;
  input \dac02_dg_init_11_0_reg[0] ;
  input \dac02_dg_init_10_0_reg[0] ;
  input \dac02_dg_init_9_0_reg[0] ;
  input \dac02_dg_init_8_0_reg[0] ;
  input \dac02_dg_init_7_0_reg[0] ;
  input \dac02_dg_init_6_0_reg[0] ;
  input \dac02_dg_init_5_0_reg[0] ;
  input \dac02_dg_init_4_0_reg[0] ;
  input \dac02_dg_init_3_0_reg[0] ;
  input \dac02_dg_init_2_0_reg[0] ;
  input \dac02_dg_init_1_0_reg[0] ;
  input \dac02_dg_init_0_0_reg[0] ;
  input \dac02_dg_enable_0_reg[0] ;
  input \dac01_dg_init_14_0_reg[0] ;
  input \dac01_dg_init_13_0_reg[0] ;
  input \dac01_dg_init_12_0_reg[0] ;
  input \dac01_dg_init_11_0_reg[0] ;
  input \dac01_dg_init_10_0_reg[0] ;
  input \dac01_dg_init_9_0_reg[0] ;
  input \dac01_dg_init_8_0_reg[0] ;
  input \dac01_dg_init_6_0_reg[0] ;
  input \dac01_dg_init_5_0_reg[0] ;
  input \dac01_dg_init_4_0_reg[0] ;
  input \dac01_dg_init_3_0_reg[0] ;
  input \dac01_dg_init_2_0_reg[0] ;
  input \dac01_dg_init_1_0_reg[0] ;
  input \dac01_dg_init_0_0_reg[0] ;
  input \dac01_dg_enable_0_reg[0] ;
  input dac0slv_rden;
  input s_axi_wvalid;
  input dac0axi_map_wready;

  wire [0:0]E;
  wire [0:0]Q;
  wire axi_2_drp_valid_i_n_0;
  wire axi_2_drp_valid_i_n_2;
  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg_0;
  wire [0:0]clk2_valid_pulse_reg_1;
  wire clk2_valid_pulse_reg_10;
  wire [0:0]clk2_valid_pulse_reg_11;
  wire [0:0]clk2_valid_pulse_reg_12;
  wire [0:0]clk2_valid_pulse_reg_13;
  wire clk2_valid_pulse_reg_14;
  wire clk2_valid_pulse_reg_15;
  wire clk2_valid_pulse_reg_16;
  wire clk2_valid_pulse_reg_17;
  wire clk2_valid_pulse_reg_18;
  wire [0:0]clk2_valid_pulse_reg_2;
  wire clk2_valid_pulse_reg_3;
  wire clk2_valid_pulse_reg_4;
  wire [0:0]clk2_valid_pulse_reg_5;
  wire [0:0]clk2_valid_pulse_reg_6;
  wire [0:0]clk2_valid_pulse_reg_7;
  wire clk2_valid_pulse_reg_8;
  wire clk2_valid_pulse_reg_9;
  wire clk2_valid_sync_r;
  wire dac00_dg_enable_01;
  wire \dac01_dg_control_0_reg[7] ;
  wire \dac01_dg_control_0_reg[7]_0 ;
  wire \dac01_dg_enable_0_reg[0] ;
  wire \dac01_dg_i_value_0_reg[15] ;
  wire \dac01_dg_inc_0_reg[6] ;
  wire \dac01_dg_init_0_0_reg[0] ;
  wire \dac01_dg_init_10_0_reg[0] ;
  wire \dac01_dg_init_11_0_reg[0] ;
  wire \dac01_dg_init_12_0_reg[0] ;
  wire \dac01_dg_init_13_0_reg[0] ;
  wire \dac01_dg_init_14_0_reg[0] ;
  wire \dac01_dg_init_1_0_reg[0] ;
  wire \dac01_dg_init_2_0_reg[0] ;
  wire \dac01_dg_init_3_0_reg[0] ;
  wire \dac01_dg_init_4_0_reg[0] ;
  wire \dac01_dg_init_5_0_reg[0] ;
  wire \dac01_dg_init_6_0_reg[0] ;
  wire \dac01_dg_init_8_0_reg[0] ;
  wire \dac01_dg_init_9_0_reg[0] ;
  wire \dac01_dg_mult_control_0_reg[2] ;
  wire \dac01_dg_q_value_0_reg[15] ;
  wire \dac01_dg_type_0_reg[3] ;
  wire \dac02_dg_control_0_reg[7] ;
  wire \dac02_dg_control_0_reg[7]_0 ;
  wire \dac02_dg_enable_0_reg[0] ;
  wire \dac02_dg_i_value_0_reg[15] ;
  wire \dac02_dg_inc_0_reg[6] ;
  wire \dac02_dg_init_0_0_reg[0] ;
  wire \dac02_dg_init_10_0_reg[0] ;
  wire \dac02_dg_init_11_0_reg[0] ;
  wire \dac02_dg_init_12_0_reg[0] ;
  wire \dac02_dg_init_13_0_reg[0] ;
  wire \dac02_dg_init_14_0_reg[0] ;
  wire \dac02_dg_init_15_0_reg[0] ;
  wire \dac02_dg_init_1_0_reg[0] ;
  wire \dac02_dg_init_2_0_reg[0] ;
  wire \dac02_dg_init_3_0_reg[0] ;
  wire \dac02_dg_init_4_0_reg[0] ;
  wire \dac02_dg_init_5_0_reg[0] ;
  wire \dac02_dg_init_6_0_reg[0] ;
  wire \dac02_dg_init_7_0_reg[0] ;
  wire \dac02_dg_init_8_0_reg[0] ;
  wire \dac02_dg_init_9_0_reg[0] ;
  wire \dac02_dg_mult_control_0_reg[2] ;
  wire \dac02_dg_q_value_0_reg[15] ;
  wire \dac02_dg_type_0_reg[3] ;
  wire \dac03_dg_i_value_0_reg[15] ;
  wire \dac03_dg_inc_0_reg[6] ;
  wire \dac03_dg_init_0_0_reg[0] ;
  wire \dac03_dg_init_10_0_reg[0] ;
  wire \dac03_dg_init_11_0_reg[0] ;
  wire \dac03_dg_init_12_0_reg[0] ;
  wire \dac03_dg_init_13_0_reg[0] ;
  wire \dac03_dg_init_14_0_reg[0] ;
  wire \dac03_dg_init_1_0_reg[0] ;
  wire \dac03_dg_init_2_0_reg[0] ;
  wire \dac03_dg_init_3_0_reg[0] ;
  wire \dac03_dg_init_4_0_reg[0] ;
  wire \dac03_dg_init_5_0_reg[0] ;
  wire \dac03_dg_init_6_0_reg[0] ;
  wire \dac03_dg_init_7_0_reg[0] ;
  wire \dac03_dg_init_8_0_reg[0] ;
  wire \dac03_dg_init_9_0_reg[0] ;
  wire \dac03_dg_mult_control_0_reg[2] ;
  wire \dac03_dg_q_value_0_reg[15] ;
  wire \dac03_dg_type_0_reg[3] ;
  wire dac0axi_map_wready;
  wire dac0slv_rden;
  wire dac0slv_rden_reg;
  wire dest_out;
  wire m0_axis_clock;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire [0:0]slv_rden_r_reg;
  wire [0:0]slv_rden_r_reg_0;
  wire [0:0]slv_rden_r_reg_1;
  wire [0:0]slv_rden_r_reg_10;
  wire [0:0]slv_rden_r_reg_11;
  wire [0:0]slv_rden_r_reg_12;
  wire [0:0]slv_rden_r_reg_13;
  wire [0:0]slv_rden_r_reg_14;
  wire [0:0]slv_rden_r_reg_15;
  wire [0:0]slv_rden_r_reg_16;
  wire [0:0]slv_rden_r_reg_17;
  wire [0:0]slv_rden_r_reg_18;
  wire [0:0]slv_rden_r_reg_19;
  wire [0:0]slv_rden_r_reg_2;
  wire [0:0]slv_rden_r_reg_20;
  wire [0:0]slv_rden_r_reg_21;
  wire [0:0]slv_rden_r_reg_22;
  wire [0:0]slv_rden_r_reg_23;
  wire [0:0]slv_rden_r_reg_24;
  wire [0:0]slv_rden_r_reg_25;
  wire [0:0]slv_rden_r_reg_26;
  wire [0:0]slv_rden_r_reg_27;
  wire [0:0]slv_rden_r_reg_28;
  wire [0:0]slv_rden_r_reg_29;
  wire [0:0]slv_rden_r_reg_3;
  wire [0:0]slv_rden_r_reg_30;
  wire [0:0]slv_rden_r_reg_31;
  wire [0:0]slv_rden_r_reg_32;
  wire [0:0]slv_rden_r_reg_33;
  wire [0:0]slv_rden_r_reg_34;
  wire [0:0]slv_rden_r_reg_35;
  wire [0:0]slv_rden_r_reg_36;
  wire [0:0]slv_rden_r_reg_37;
  wire [0:0]slv_rden_r_reg_38;
  wire [0:0]slv_rden_r_reg_39;
  wire [0:0]slv_rden_r_reg_4;
  wire [0:0]slv_rden_r_reg_40;
  wire [0:0]slv_rden_r_reg_41;
  wire [0:0]slv_rden_r_reg_42;
  wire [0:0]slv_rden_r_reg_43;
  wire [0:0]slv_rden_r_reg_44;
  wire [0:0]slv_rden_r_reg_45;
  wire [0:0]slv_rden_r_reg_5;
  wire [0:0]slv_rden_r_reg_6;
  wire [0:0]slv_rden_r_reg_7;
  wire [0:0]slv_rden_r_reg_8;
  wire [0:0]slv_rden_r_reg_9;
  wire slv_wren_clear;
  wire slv_wren_done_pulse;
  wire src_in;
  wire \syncstages_ff_reg[4] ;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__1 axi_2_drp_valid_i
       (.clk2_ready_reg(clk2_valid_pulse_reg_0),
        .clk2_ready_reg_0(clk2_ready),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_pulse_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .dest_out(axi_2_drp_valid_i_n_0),
        .m0_axis_clock(m0_axis_clock),
        .src_in(src_in));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(slv_wren_done_pulse),
        .R(p_0_in));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_wren_clear),
        .Q(clk1_ready_sync_r),
        .R(p_0_in));
  FDRE clk2_ready_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(\syncstages_ff_reg[4] ));
  FDRE clk2_valid_pulse_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(clk2_valid_pulse_reg_0),
        .R(\syncstages_ff_reg[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    clk2_valid_sync_r_i_1
       (.I0(dest_out),
        .O(\syncstages_ff_reg[4] ));
  FDRE clk2_valid_sync_r_reg
       (.C(m0_axis_clock),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_0),
        .Q(clk2_valid_sync_r),
        .R(\syncstages_ff_reg[4] ));
  LUT2 #(
    .INIT(4'h2)) 
    \dac00_dg_enable_0[15]_i_2 
       (.I0(clk2_valid_pulse_reg_0),
        .I1(slv_access_valid_hold_reg),
        .O(dac00_dg_enable_01));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac01_dg_control_0[6]_i_1 
       (.I0(\dac01_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_14));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac01_dg_control_0[7]_i_1 
       (.I0(\dac01_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .I4(Q),
        .I5(\dac01_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_45));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac01_dg_i_value_0[15]_i_1 
       (.I0(\dac01_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac01_dg_inc_0[6]_i_1 
       (.I0(\dac01_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_32));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_43));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_42));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_41));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_40));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_38));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_37));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac01_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac01_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac01_dg_mult_control_0[2]_i_1 
       (.I0(\dac01_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac01_dg_q_value_0[15]_i_1 
       (.I0(\dac01_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac01_dg_type_0[3]_i_1 
       (.I0(\dac01_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac02_dg_control_0[6]_i_1 
       (.I0(\dac02_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_8));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac02_dg_control_0[7]_i_1 
       (.I0(\dac02_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .I4(Q),
        .I5(\dac02_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac02_dg_i_value_0[15]_i_1 
       (.I0(\dac02_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac02_dg_inc_0[6]_i_1 
       (.I0(\dac02_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_15_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_15_0_reg[0] ),
        .O(slv_rden_r_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac02_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac02_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac02_dg_mult_control_0[2]_i_1 
       (.I0(\dac02_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac02_dg_q_value_0[15]_i_1 
       (.I0(\dac02_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac02_dg_type_0[3]_i_1 
       (.I0(\dac02_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac03_dg_i_value_0[15]_i_1 
       (.I0(\dac03_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac03_dg_inc_0[6]_i_1 
       (.I0(\dac03_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac03_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac03_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac03_dg_mult_control_0[2]_i_1 
       (.I0(\dac03_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac03_dg_q_value_0[15]_i_1 
       (.I0(\dac03_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac03_dg_type_0[3]_i_1 
       (.I0(\dac03_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(dest_out),
        .O(clk2_valid_pulse_reg_3));
  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__2 drp_2_axi_in_progress_i
       (.clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .dac0axi_map_wready(dac0axi_map_wready),
        .dac0slv_rden(dac0slv_rden),
        .dac0slv_rden_reg(dac0slv_rden_reg),
        .dest_out(slv_wren_clear),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_access_valid_hold_reg),
        .src_in(src_in),
        .\syncstages_ff_reg[0] (clk2_ready));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_hshk_pls_gen" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen__xdcDup__2
   (slv_wren_done_pulse,
    clk2_valid_pulse_reg_0,
    E,
    clk2_valid_pulse_reg_1,
    clk2_valid_pulse_reg_2,
    clk2_valid_pulse_reg_3,
    clk2_valid_pulse_reg_4,
    clk2_valid_pulse_reg_5,
    clk2_valid_pulse_reg_6,
    clk2_valid_pulse_reg_7,
    clk2_valid_pulse_reg_8,
    clk2_valid_pulse_reg_9,
    clk2_valid_pulse_reg_10,
    clk2_valid_pulse_reg_11,
    clk2_valid_pulse_reg_12,
    clk2_valid_pulse_reg_13,
    clk2_valid_pulse_reg_14,
    clk2_valid_pulse_reg_15,
    clk2_valid_pulse_reg_16,
    clk2_valid_pulse_reg_17,
    clk2_valid_pulse_reg_18,
    slv_rden_r_reg,
    slv_rden_r_reg_0,
    slv_rden_r_reg_1,
    slv_rden_r_reg_2,
    slv_rden_r_reg_3,
    slv_rden_r_reg_4,
    slv_rden_r_reg_5,
    slv_rden_r_reg_6,
    slv_rden_r_reg_7,
    slv_rden_r_reg_8,
    slv_rden_r_reg_9,
    slv_rden_r_reg_10,
    slv_rden_r_reg_11,
    slv_rden_r_reg_12,
    slv_rden_r_reg_13,
    slv_rden_r_reg_14,
    slv_rden_r_reg_15,
    slv_rden_r_reg_16,
    slv_rden_r_reg_17,
    slv_rden_r_reg_18,
    slv_rden_r_reg_19,
    slv_rden_r_reg_20,
    slv_rden_r_reg_21,
    slv_rden_r_reg_22,
    slv_rden_r_reg_23,
    slv_rden_r_reg_24,
    slv_rden_r_reg_25,
    slv_rden_r_reg_26,
    slv_rden_r_reg_27,
    slv_rden_r_reg_28,
    slv_rden_r_reg_29,
    slv_rden_r_reg_30,
    slv_rden_r_reg_31,
    slv_rden_r_reg_32,
    slv_rden_r_reg_33,
    slv_rden_r_reg_34,
    slv_rden_r_reg_35,
    slv_rden_r_reg_36,
    slv_rden_r_reg_37,
    slv_rden_r_reg_38,
    slv_rden_r_reg_39,
    slv_rden_r_reg_40,
    slv_rden_r_reg_41,
    slv_rden_r_reg_42,
    slv_rden_r_reg_43,
    slv_rden_r_reg_44,
    slv_rden_r_reg_45,
    dac10_dg_enable_01,
    dac1slv_rden_reg,
    src_in,
    s_axi_aclk,
    p_0_in,
    \dac13_dg_mult_control_0_reg[2] ,
    slv_access_valid_hold_reg,
    s_axi_aresetn,
    \dac13_dg_q_value_0_reg[15] ,
    \dac13_dg_i_value_0_reg[15] ,
    \dac13_dg_type_0_reg[3] ,
    \dac13_dg_inc_0_reg[6] ,
    \dac12_dg_mult_control_0_reg[2] ,
    \dac12_dg_q_value_0_reg[15] ,
    \dac12_dg_i_value_0_reg[15] ,
    \dac12_dg_control_0_reg[7] ,
    \dac12_dg_type_0_reg[3] ,
    \dac12_dg_inc_0_reg[6] ,
    \dac11_dg_mult_control_0_reg[2] ,
    \dac11_dg_q_value_0_reg[15] ,
    \dac11_dg_i_value_0_reg[15] ,
    \dac11_dg_control_0_reg[7] ,
    \dac11_dg_type_0_reg[3] ,
    \dac11_dg_inc_0_reg[6] ,
    Q,
    \dac12_dg_control_0_reg[7]_0 ,
    \dac11_dg_control_0_reg[7]_0 ,
    \dac13_dg_init_12_0_reg[0] ,
    \dac13_dg_init_14_0_reg[0] ,
    \dac13_dg_init_13_0_reg[0] ,
    \dac13_dg_init_11_0_reg[0] ,
    \dac13_dg_init_10_0_reg[0] ,
    \dac13_dg_init_9_0_reg[0] ,
    \dac13_dg_init_8_0_reg[0] ,
    \dac13_dg_init_7_0_reg[0] ,
    \dac13_dg_init_6_0_reg[0] ,
    \dac13_dg_init_5_0_reg[0] ,
    \dac13_dg_init_4_0_reg[0] ,
    \dac13_dg_init_3_0_reg[0] ,
    \dac13_dg_init_2_0_reg[0] ,
    \dac13_dg_init_1_0_reg[0] ,
    \dac13_dg_init_0_0_reg[0] ,
    \dac12_dg_init_15_0_reg[0] ,
    \dac12_dg_init_14_0_reg[0] ,
    \dac12_dg_init_13_0_reg[0] ,
    \dac12_dg_init_12_0_reg[0] ,
    \dac12_dg_init_11_0_reg[0] ,
    \dac12_dg_init_10_0_reg[0] ,
    \dac12_dg_init_9_0_reg[0] ,
    \dac12_dg_init_8_0_reg[0] ,
    \dac12_dg_init_7_0_reg[0] ,
    \dac12_dg_init_6_0_reg[0] ,
    \dac12_dg_init_5_0_reg[0] ,
    \dac12_dg_init_4_0_reg[0] ,
    \dac12_dg_init_3_0_reg[0] ,
    \dac12_dg_init_2_0_reg[0] ,
    \dac12_dg_init_1_0_reg[0] ,
    \dac12_dg_init_0_0_reg[0] ,
    \dac12_dg_enable_0_reg[0] ,
    \dac11_dg_init_14_0_reg[0] ,
    \dac11_dg_init_13_0_reg[0] ,
    \dac11_dg_init_12_0_reg[0] ,
    \dac11_dg_init_11_0_reg[0] ,
    \dac11_dg_init_10_0_reg[0] ,
    \dac11_dg_init_9_0_reg[0] ,
    \dac11_dg_init_8_0_reg[0] ,
    \dac11_dg_init_6_0_reg[0] ,
    \dac11_dg_init_5_0_reg[0] ,
    \dac11_dg_init_4_0_reg[0] ,
    \dac11_dg_init_3_0_reg[0] ,
    \dac11_dg_init_2_0_reg[0] ,
    \dac11_dg_init_1_0_reg[0] ,
    \dac11_dg_init_0_0_reg[0] ,
    \dac11_dg_enable_0_reg[0] ,
    dac1slv_rden,
    s_axi_wvalid,
    dac1axi_map_wready);
  output slv_wren_done_pulse;
  output clk2_valid_pulse_reg_0;
  output [0:0]E;
  output [0:0]clk2_valid_pulse_reg_1;
  output [0:0]clk2_valid_pulse_reg_2;
  output clk2_valid_pulse_reg_3;
  output clk2_valid_pulse_reg_4;
  output [0:0]clk2_valid_pulse_reg_5;
  output [0:0]clk2_valid_pulse_reg_6;
  output [0:0]clk2_valid_pulse_reg_7;
  output clk2_valid_pulse_reg_8;
  output clk2_valid_pulse_reg_9;
  output clk2_valid_pulse_reg_10;
  output [0:0]clk2_valid_pulse_reg_11;
  output [0:0]clk2_valid_pulse_reg_12;
  output [0:0]clk2_valid_pulse_reg_13;
  output clk2_valid_pulse_reg_14;
  output clk2_valid_pulse_reg_15;
  output clk2_valid_pulse_reg_16;
  output clk2_valid_pulse_reg_17;
  output clk2_valid_pulse_reg_18;
  output [0:0]slv_rden_r_reg;
  output [0:0]slv_rden_r_reg_0;
  output [0:0]slv_rden_r_reg_1;
  output [0:0]slv_rden_r_reg_2;
  output [0:0]slv_rden_r_reg_3;
  output [0:0]slv_rden_r_reg_4;
  output [0:0]slv_rden_r_reg_5;
  output [0:0]slv_rden_r_reg_6;
  output [0:0]slv_rden_r_reg_7;
  output [0:0]slv_rden_r_reg_8;
  output [0:0]slv_rden_r_reg_9;
  output [0:0]slv_rden_r_reg_10;
  output [0:0]slv_rden_r_reg_11;
  output [0:0]slv_rden_r_reg_12;
  output [0:0]slv_rden_r_reg_13;
  output [0:0]slv_rden_r_reg_14;
  output [0:0]slv_rden_r_reg_15;
  output [0:0]slv_rden_r_reg_16;
  output [0:0]slv_rden_r_reg_17;
  output [0:0]slv_rden_r_reg_18;
  output [0:0]slv_rden_r_reg_19;
  output [0:0]slv_rden_r_reg_20;
  output [0:0]slv_rden_r_reg_21;
  output [0:0]slv_rden_r_reg_22;
  output [0:0]slv_rden_r_reg_23;
  output [0:0]slv_rden_r_reg_24;
  output [0:0]slv_rden_r_reg_25;
  output [0:0]slv_rden_r_reg_26;
  output [0:0]slv_rden_r_reg_27;
  output [0:0]slv_rden_r_reg_28;
  output [0:0]slv_rden_r_reg_29;
  output [0:0]slv_rden_r_reg_30;
  output [0:0]slv_rden_r_reg_31;
  output [0:0]slv_rden_r_reg_32;
  output [0:0]slv_rden_r_reg_33;
  output [0:0]slv_rden_r_reg_34;
  output [0:0]slv_rden_r_reg_35;
  output [0:0]slv_rden_r_reg_36;
  output [0:0]slv_rden_r_reg_37;
  output [0:0]slv_rden_r_reg_38;
  output [0:0]slv_rden_r_reg_39;
  output [0:0]slv_rden_r_reg_40;
  output [0:0]slv_rden_r_reg_41;
  output [0:0]slv_rden_r_reg_42;
  output [0:0]slv_rden_r_reg_43;
  output [0:0]slv_rden_r_reg_44;
  output [0:0]slv_rden_r_reg_45;
  output dac10_dg_enable_01;
  output dac1slv_rden_reg;
  input src_in;
  input s_axi_aclk;
  input p_0_in;
  input \dac13_dg_mult_control_0_reg[2] ;
  input slv_access_valid_hold_reg;
  input s_axi_aresetn;
  input \dac13_dg_q_value_0_reg[15] ;
  input \dac13_dg_i_value_0_reg[15] ;
  input \dac13_dg_type_0_reg[3] ;
  input \dac13_dg_inc_0_reg[6] ;
  input \dac12_dg_mult_control_0_reg[2] ;
  input \dac12_dg_q_value_0_reg[15] ;
  input \dac12_dg_i_value_0_reg[15] ;
  input \dac12_dg_control_0_reg[7] ;
  input \dac12_dg_type_0_reg[3] ;
  input \dac12_dg_inc_0_reg[6] ;
  input \dac11_dg_mult_control_0_reg[2] ;
  input \dac11_dg_q_value_0_reg[15] ;
  input \dac11_dg_i_value_0_reg[15] ;
  input \dac11_dg_control_0_reg[7] ;
  input \dac11_dg_type_0_reg[3] ;
  input \dac11_dg_inc_0_reg[6] ;
  input [0:0]Q;
  input \dac12_dg_control_0_reg[7]_0 ;
  input \dac11_dg_control_0_reg[7]_0 ;
  input \dac13_dg_init_12_0_reg[0] ;
  input \dac13_dg_init_14_0_reg[0] ;
  input \dac13_dg_init_13_0_reg[0] ;
  input \dac13_dg_init_11_0_reg[0] ;
  input \dac13_dg_init_10_0_reg[0] ;
  input \dac13_dg_init_9_0_reg[0] ;
  input \dac13_dg_init_8_0_reg[0] ;
  input \dac13_dg_init_7_0_reg[0] ;
  input \dac13_dg_init_6_0_reg[0] ;
  input \dac13_dg_init_5_0_reg[0] ;
  input \dac13_dg_init_4_0_reg[0] ;
  input \dac13_dg_init_3_0_reg[0] ;
  input \dac13_dg_init_2_0_reg[0] ;
  input \dac13_dg_init_1_0_reg[0] ;
  input \dac13_dg_init_0_0_reg[0] ;
  input \dac12_dg_init_15_0_reg[0] ;
  input \dac12_dg_init_14_0_reg[0] ;
  input \dac12_dg_init_13_0_reg[0] ;
  input \dac12_dg_init_12_0_reg[0] ;
  input \dac12_dg_init_11_0_reg[0] ;
  input \dac12_dg_init_10_0_reg[0] ;
  input \dac12_dg_init_9_0_reg[0] ;
  input \dac12_dg_init_8_0_reg[0] ;
  input \dac12_dg_init_7_0_reg[0] ;
  input \dac12_dg_init_6_0_reg[0] ;
  input \dac12_dg_init_5_0_reg[0] ;
  input \dac12_dg_init_4_0_reg[0] ;
  input \dac12_dg_init_3_0_reg[0] ;
  input \dac12_dg_init_2_0_reg[0] ;
  input \dac12_dg_init_1_0_reg[0] ;
  input \dac12_dg_init_0_0_reg[0] ;
  input \dac12_dg_enable_0_reg[0] ;
  input \dac11_dg_init_14_0_reg[0] ;
  input \dac11_dg_init_13_0_reg[0] ;
  input \dac11_dg_init_12_0_reg[0] ;
  input \dac11_dg_init_11_0_reg[0] ;
  input \dac11_dg_init_10_0_reg[0] ;
  input \dac11_dg_init_9_0_reg[0] ;
  input \dac11_dg_init_8_0_reg[0] ;
  input \dac11_dg_init_6_0_reg[0] ;
  input \dac11_dg_init_5_0_reg[0] ;
  input \dac11_dg_init_4_0_reg[0] ;
  input \dac11_dg_init_3_0_reg[0] ;
  input \dac11_dg_init_2_0_reg[0] ;
  input \dac11_dg_init_1_0_reg[0] ;
  input \dac11_dg_init_0_0_reg[0] ;
  input \dac11_dg_enable_0_reg[0] ;
  input dac1slv_rden;
  input s_axi_wvalid;
  input dac1axi_map_wready;

  wire [0:0]E;
  wire [0:0]Q;
  wire axi_2_drp_valid_i_n_0;
  wire axi_2_drp_valid_i_n_2;
  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg_0;
  wire [0:0]clk2_valid_pulse_reg_1;
  wire clk2_valid_pulse_reg_10;
  wire [0:0]clk2_valid_pulse_reg_11;
  wire [0:0]clk2_valid_pulse_reg_12;
  wire [0:0]clk2_valid_pulse_reg_13;
  wire clk2_valid_pulse_reg_14;
  wire clk2_valid_pulse_reg_15;
  wire clk2_valid_pulse_reg_16;
  wire clk2_valid_pulse_reg_17;
  wire clk2_valid_pulse_reg_18;
  wire [0:0]clk2_valid_pulse_reg_2;
  wire clk2_valid_pulse_reg_3;
  wire clk2_valid_pulse_reg_4;
  wire [0:0]clk2_valid_pulse_reg_5;
  wire [0:0]clk2_valid_pulse_reg_6;
  wire [0:0]clk2_valid_pulse_reg_7;
  wire clk2_valid_pulse_reg_8;
  wire clk2_valid_pulse_reg_9;
  wire clk2_valid_sync_r;
  wire dac10_dg_enable_01;
  wire \dac11_dg_control_0_reg[7] ;
  wire \dac11_dg_control_0_reg[7]_0 ;
  wire \dac11_dg_enable_0_reg[0] ;
  wire \dac11_dg_i_value_0_reg[15] ;
  wire \dac11_dg_inc_0_reg[6] ;
  wire \dac11_dg_init_0_0_reg[0] ;
  wire \dac11_dg_init_10_0_reg[0] ;
  wire \dac11_dg_init_11_0_reg[0] ;
  wire \dac11_dg_init_12_0_reg[0] ;
  wire \dac11_dg_init_13_0_reg[0] ;
  wire \dac11_dg_init_14_0_reg[0] ;
  wire \dac11_dg_init_1_0_reg[0] ;
  wire \dac11_dg_init_2_0_reg[0] ;
  wire \dac11_dg_init_3_0_reg[0] ;
  wire \dac11_dg_init_4_0_reg[0] ;
  wire \dac11_dg_init_5_0_reg[0] ;
  wire \dac11_dg_init_6_0_reg[0] ;
  wire \dac11_dg_init_8_0_reg[0] ;
  wire \dac11_dg_init_9_0_reg[0] ;
  wire \dac11_dg_mult_control_0_reg[2] ;
  wire \dac11_dg_q_value_0_reg[15] ;
  wire \dac11_dg_type_0_reg[3] ;
  wire \dac12_dg_control_0_reg[7] ;
  wire \dac12_dg_control_0_reg[7]_0 ;
  wire \dac12_dg_enable_0_reg[0] ;
  wire \dac12_dg_i_value_0_reg[15] ;
  wire \dac12_dg_inc_0_reg[6] ;
  wire \dac12_dg_init_0_0_reg[0] ;
  wire \dac12_dg_init_10_0_reg[0] ;
  wire \dac12_dg_init_11_0_reg[0] ;
  wire \dac12_dg_init_12_0_reg[0] ;
  wire \dac12_dg_init_13_0_reg[0] ;
  wire \dac12_dg_init_14_0_reg[0] ;
  wire \dac12_dg_init_15_0_reg[0] ;
  wire \dac12_dg_init_1_0_reg[0] ;
  wire \dac12_dg_init_2_0_reg[0] ;
  wire \dac12_dg_init_3_0_reg[0] ;
  wire \dac12_dg_init_4_0_reg[0] ;
  wire \dac12_dg_init_5_0_reg[0] ;
  wire \dac12_dg_init_6_0_reg[0] ;
  wire \dac12_dg_init_7_0_reg[0] ;
  wire \dac12_dg_init_8_0_reg[0] ;
  wire \dac12_dg_init_9_0_reg[0] ;
  wire \dac12_dg_mult_control_0_reg[2] ;
  wire \dac12_dg_q_value_0_reg[15] ;
  wire \dac12_dg_type_0_reg[3] ;
  wire \dac13_dg_i_value_0_reg[15] ;
  wire \dac13_dg_inc_0_reg[6] ;
  wire \dac13_dg_init_0_0_reg[0] ;
  wire \dac13_dg_init_10_0_reg[0] ;
  wire \dac13_dg_init_11_0_reg[0] ;
  wire \dac13_dg_init_12_0_reg[0] ;
  wire \dac13_dg_init_13_0_reg[0] ;
  wire \dac13_dg_init_14_0_reg[0] ;
  wire \dac13_dg_init_1_0_reg[0] ;
  wire \dac13_dg_init_2_0_reg[0] ;
  wire \dac13_dg_init_3_0_reg[0] ;
  wire \dac13_dg_init_4_0_reg[0] ;
  wire \dac13_dg_init_5_0_reg[0] ;
  wire \dac13_dg_init_6_0_reg[0] ;
  wire \dac13_dg_init_7_0_reg[0] ;
  wire \dac13_dg_init_8_0_reg[0] ;
  wire \dac13_dg_init_9_0_reg[0] ;
  wire \dac13_dg_mult_control_0_reg[2] ;
  wire \dac13_dg_q_value_0_reg[15] ;
  wire \dac13_dg_type_0_reg[3] ;
  wire dac1axi_map_wready;
  wire dac1slv_rden;
  wire dac1slv_rden_reg;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire [0:0]slv_rden_r_reg;
  wire [0:0]slv_rden_r_reg_0;
  wire [0:0]slv_rden_r_reg_1;
  wire [0:0]slv_rden_r_reg_10;
  wire [0:0]slv_rden_r_reg_11;
  wire [0:0]slv_rden_r_reg_12;
  wire [0:0]slv_rden_r_reg_13;
  wire [0:0]slv_rden_r_reg_14;
  wire [0:0]slv_rden_r_reg_15;
  wire [0:0]slv_rden_r_reg_16;
  wire [0:0]slv_rden_r_reg_17;
  wire [0:0]slv_rden_r_reg_18;
  wire [0:0]slv_rden_r_reg_19;
  wire [0:0]slv_rden_r_reg_2;
  wire [0:0]slv_rden_r_reg_20;
  wire [0:0]slv_rden_r_reg_21;
  wire [0:0]slv_rden_r_reg_22;
  wire [0:0]slv_rden_r_reg_23;
  wire [0:0]slv_rden_r_reg_24;
  wire [0:0]slv_rden_r_reg_25;
  wire [0:0]slv_rden_r_reg_26;
  wire [0:0]slv_rden_r_reg_27;
  wire [0:0]slv_rden_r_reg_28;
  wire [0:0]slv_rden_r_reg_29;
  wire [0:0]slv_rden_r_reg_3;
  wire [0:0]slv_rden_r_reg_30;
  wire [0:0]slv_rden_r_reg_31;
  wire [0:0]slv_rden_r_reg_32;
  wire [0:0]slv_rden_r_reg_33;
  wire [0:0]slv_rden_r_reg_34;
  wire [0:0]slv_rden_r_reg_35;
  wire [0:0]slv_rden_r_reg_36;
  wire [0:0]slv_rden_r_reg_37;
  wire [0:0]slv_rden_r_reg_38;
  wire [0:0]slv_rden_r_reg_39;
  wire [0:0]slv_rden_r_reg_4;
  wire [0:0]slv_rden_r_reg_40;
  wire [0:0]slv_rden_r_reg_41;
  wire [0:0]slv_rden_r_reg_42;
  wire [0:0]slv_rden_r_reg_43;
  wire [0:0]slv_rden_r_reg_44;
  wire [0:0]slv_rden_r_reg_45;
  wire [0:0]slv_rden_r_reg_5;
  wire [0:0]slv_rden_r_reg_6;
  wire [0:0]slv_rden_r_reg_7;
  wire [0:0]slv_rden_r_reg_8;
  wire [0:0]slv_rden_r_reg_9;
  wire slv_wren_clear;
  wire slv_wren_done_pulse;
  wire src_in;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__3 axi_2_drp_valid_i
       (.clk2_ready_reg(clk2_valid_pulse_reg_0),
        .clk2_ready_reg_0(clk2_ready),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_pulse_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .dest_out(axi_2_drp_valid_i_n_0),
        .s_axi_aclk(s_axi_aclk),
        .src_in(src_in));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(slv_wren_done_pulse),
        .R(p_0_in));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_wren_clear),
        .Q(clk1_ready_sync_r),
        .R(p_0_in));
  FDRE clk2_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(p_0_in));
  FDRE clk2_valid_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(clk2_valid_pulse_reg_0),
        .R(p_0_in));
  FDRE clk2_valid_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_0),
        .Q(clk2_valid_sync_r),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    \dac10_dg_enable_0[15]_i_2 
       (.I0(clk2_valid_pulse_reg_0),
        .I1(slv_access_valid_hold_reg),
        .O(dac10_dg_enable_01));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac11_dg_control_0[6]_i_1 
       (.I0(\dac11_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_14));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac11_dg_control_0[7]_i_1 
       (.I0(\dac11_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .I4(Q),
        .I5(\dac11_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_45));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac11_dg_i_value_0[15]_i_1 
       (.I0(\dac11_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac11_dg_inc_0[6]_i_1 
       (.I0(\dac11_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_32));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_43));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_42));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_41));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_40));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_38));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_37));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac11_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac11_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac11_dg_mult_control_0[2]_i_1 
       (.I0(\dac11_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac11_dg_q_value_0[15]_i_1 
       (.I0(\dac11_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac11_dg_type_0[3]_i_1 
       (.I0(\dac11_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac12_dg_control_0[6]_i_1 
       (.I0(\dac12_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_8));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac12_dg_control_0[7]_i_1 
       (.I0(\dac12_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .I4(Q),
        .I5(\dac12_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac12_dg_i_value_0[15]_i_1 
       (.I0(\dac12_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac12_dg_inc_0[6]_i_1 
       (.I0(\dac12_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_15_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_15_0_reg[0] ),
        .O(slv_rden_r_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac12_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac12_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac12_dg_mult_control_0[2]_i_1 
       (.I0(\dac12_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac12_dg_q_value_0[15]_i_1 
       (.I0(\dac12_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac12_dg_type_0[3]_i_1 
       (.I0(\dac12_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac13_dg_i_value_0[15]_i_1 
       (.I0(\dac13_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac13_dg_inc_0[6]_i_1 
       (.I0(\dac13_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac13_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac13_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac13_dg_mult_control_0[2]_i_1 
       (.I0(\dac13_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac13_dg_q_value_0[15]_i_1 
       (.I0(\dac13_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac13_dg_type_0[3]_i_1 
       (.I0(\dac13_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_3));
  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__4 drp_2_axi_in_progress_i
       (.clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .dac1axi_map_wready(dac1axi_map_wready),
        .dac1slv_rden(dac1slv_rden),
        .dac1slv_rden_reg(dac1slv_rden_reg),
        .dest_out(slv_wren_clear),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_access_valid_hold_reg),
        .src_in(src_in),
        .\syncstages_ff_reg[0] (clk2_ready));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_hshk_pls_gen" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_hshk_pls_gen__xdcDup__3
   (clk2_valid_pulse_reg_0,
    E,
    clk2_valid_pulse_reg_1,
    clk2_valid_pulse_reg_2,
    clk2_valid_pulse_reg_3,
    clk2_valid_pulse_reg_4,
    clk2_valid_pulse_reg_5,
    clk2_valid_pulse_reg_6,
    clk2_valid_pulse_reg_7,
    clk2_valid_pulse_reg_8,
    clk2_valid_pulse_reg_9,
    clk2_valid_pulse_reg_10,
    clk2_valid_pulse_reg_11,
    clk2_valid_pulse_reg_12,
    clk2_valid_pulse_reg_13,
    clk2_valid_pulse_reg_14,
    clk2_valid_pulse_reg_15,
    clk2_valid_pulse_reg_16,
    clk2_valid_pulse_reg_17,
    clk2_valid_pulse_reg_18,
    slv_rden_r_reg,
    clk1_ready_pulse_reg_0,
    slv_rden_r_reg_0,
    slv_rden_r_reg_1,
    slv_rden_r_reg_2,
    slv_rden_r_reg_3,
    slv_rden_r_reg_4,
    slv_rden_r_reg_5,
    slv_rden_r_reg_6,
    slv_rden_r_reg_7,
    slv_rden_r_reg_8,
    slv_rden_r_reg_9,
    slv_rden_r_reg_10,
    slv_rden_r_reg_11,
    slv_rden_r_reg_12,
    slv_rden_r_reg_13,
    slv_rden_r_reg_14,
    slv_rden_r_reg_15,
    slv_rden_r_reg_16,
    slv_rden_r_reg_17,
    slv_rden_r_reg_18,
    slv_rden_r_reg_19,
    slv_rden_r_reg_20,
    slv_rden_r_reg_21,
    slv_rden_r_reg_22,
    slv_rden_r_reg_23,
    slv_rden_r_reg_24,
    slv_rden_r_reg_25,
    slv_rden_r_reg_26,
    slv_rden_r_reg_27,
    slv_rden_r_reg_28,
    slv_rden_r_reg_29,
    slv_rden_r_reg_30,
    slv_rden_r_reg_31,
    slv_rden_r_reg_32,
    slv_rden_r_reg_33,
    slv_rden_r_reg_34,
    slv_rden_r_reg_35,
    slv_rden_r_reg_36,
    slv_rden_r_reg_37,
    slv_rden_r_reg_38,
    slv_rden_r_reg_39,
    slv_rden_r_reg_40,
    slv_rden_r_reg_41,
    slv_rden_r_reg_42,
    slv_rden_r_reg_43,
    slv_rden_r_reg_44,
    slv_rden_r_reg_45,
    slv_rden_r_reg_46,
    dac20_dg_enable_01,
    dac2slv_rden_reg,
    src_in,
    s_axi_aclk,
    p_0_in,
    \dac23_dg_mult_control_0_reg[2] ,
    slv_access_valid_hold_reg,
    s_axi_aresetn,
    \dac23_dg_q_value_0_reg[15] ,
    \dac23_dg_i_value_0_reg[15] ,
    \dac23_dg_type_0_reg[3] ,
    \dac23_dg_inc_0_reg[6] ,
    \dac22_dg_mult_control_0_reg[2] ,
    \dac22_dg_q_value_0_reg[15] ,
    \dac22_dg_i_value_0_reg[15] ,
    \dac22_dg_control_0_reg[7] ,
    \dac22_dg_type_0_reg[3] ,
    \dac22_dg_inc_0_reg[6] ,
    \dac21_dg_mult_control_0_reg[2] ,
    \dac21_dg_q_value_0_reg[15] ,
    \dac21_dg_i_value_0_reg[15] ,
    \dac21_dg_control_0_reg[7] ,
    \dac21_dg_type_0_reg[3] ,
    \dac21_dg_inc_0_reg[6] ,
    Q,
    \dac22_dg_control_0_reg[7]_0 ,
    \dac21_dg_control_0_reg[7]_0 ,
    slv_rden_r_0,
    slv_wren_done_pulse,
    \axi_rresp[1]_i_5 ,
    slv_wren_done_pulse_1,
    slv_rden_r_2,
    \dac23_dg_init_12_0_reg[0] ,
    \dac23_dg_init_14_0_reg[0] ,
    \dac23_dg_init_13_0_reg[0] ,
    \dac23_dg_init_11_0_reg[0] ,
    \dac23_dg_init_10_0_reg[0] ,
    \dac23_dg_init_9_0_reg[0] ,
    \dac23_dg_init_8_0_reg[0] ,
    \dac23_dg_init_7_0_reg[0] ,
    \dac23_dg_init_6_0_reg[0] ,
    \dac23_dg_init_5_0_reg[0] ,
    \dac23_dg_init_4_0_reg[0] ,
    \dac23_dg_init_3_0_reg[0] ,
    \dac23_dg_init_2_0_reg[0] ,
    \dac23_dg_init_1_0_reg[0] ,
    \dac23_dg_init_0_0_reg[0] ,
    \dac22_dg_init_15_0_reg[0] ,
    \dac22_dg_init_14_0_reg[0] ,
    \dac22_dg_init_13_0_reg[0] ,
    \dac22_dg_init_12_0_reg[0] ,
    \dac22_dg_init_11_0_reg[0] ,
    \dac22_dg_init_10_0_reg[0] ,
    \dac22_dg_init_9_0_reg[0] ,
    \dac22_dg_init_8_0_reg[0] ,
    \dac22_dg_init_7_0_reg[0] ,
    \dac22_dg_init_6_0_reg[0] ,
    \dac22_dg_init_5_0_reg[0] ,
    \dac22_dg_init_4_0_reg[0] ,
    \dac22_dg_init_3_0_reg[0] ,
    \dac22_dg_init_2_0_reg[0] ,
    \dac22_dg_init_1_0_reg[0] ,
    \dac22_dg_init_0_0_reg[0] ,
    \dac22_dg_enable_0_reg[0] ,
    \dac21_dg_init_14_0_reg[0] ,
    \dac21_dg_init_13_0_reg[0] ,
    \dac21_dg_init_12_0_reg[0] ,
    \dac21_dg_init_11_0_reg[0] ,
    \dac21_dg_init_10_0_reg[0] ,
    \dac21_dg_init_9_0_reg[0] ,
    \dac21_dg_init_8_0_reg[0] ,
    \dac21_dg_init_6_0_reg[0] ,
    \dac21_dg_init_5_0_reg[0] ,
    \dac21_dg_init_4_0_reg[0] ,
    \dac21_dg_init_3_0_reg[0] ,
    \dac21_dg_init_2_0_reg[0] ,
    \dac21_dg_init_1_0_reg[0] ,
    \dac21_dg_init_0_0_reg[0] ,
    \dac21_dg_enable_0_reg[0] ,
    dac2slv_rden,
    s_axi_wvalid,
    dac2axi_map_wready);
  output clk2_valid_pulse_reg_0;
  output [0:0]E;
  output [0:0]clk2_valid_pulse_reg_1;
  output [0:0]clk2_valid_pulse_reg_2;
  output clk2_valid_pulse_reg_3;
  output clk2_valid_pulse_reg_4;
  output [0:0]clk2_valid_pulse_reg_5;
  output [0:0]clk2_valid_pulse_reg_6;
  output [0:0]clk2_valid_pulse_reg_7;
  output clk2_valid_pulse_reg_8;
  output clk2_valid_pulse_reg_9;
  output clk2_valid_pulse_reg_10;
  output [0:0]clk2_valid_pulse_reg_11;
  output [0:0]clk2_valid_pulse_reg_12;
  output [0:0]clk2_valid_pulse_reg_13;
  output clk2_valid_pulse_reg_14;
  output clk2_valid_pulse_reg_15;
  output clk2_valid_pulse_reg_16;
  output clk2_valid_pulse_reg_17;
  output clk2_valid_pulse_reg_18;
  output slv_rden_r_reg;
  output clk1_ready_pulse_reg_0;
  output [0:0]slv_rden_r_reg_0;
  output [0:0]slv_rden_r_reg_1;
  output [0:0]slv_rden_r_reg_2;
  output [0:0]slv_rden_r_reg_3;
  output [0:0]slv_rden_r_reg_4;
  output [0:0]slv_rden_r_reg_5;
  output [0:0]slv_rden_r_reg_6;
  output [0:0]slv_rden_r_reg_7;
  output [0:0]slv_rden_r_reg_8;
  output [0:0]slv_rden_r_reg_9;
  output [0:0]slv_rden_r_reg_10;
  output [0:0]slv_rden_r_reg_11;
  output [0:0]slv_rden_r_reg_12;
  output [0:0]slv_rden_r_reg_13;
  output [0:0]slv_rden_r_reg_14;
  output [0:0]slv_rden_r_reg_15;
  output [0:0]slv_rden_r_reg_16;
  output [0:0]slv_rden_r_reg_17;
  output [0:0]slv_rden_r_reg_18;
  output [0:0]slv_rden_r_reg_19;
  output [0:0]slv_rden_r_reg_20;
  output [0:0]slv_rden_r_reg_21;
  output [0:0]slv_rden_r_reg_22;
  output [0:0]slv_rden_r_reg_23;
  output [0:0]slv_rden_r_reg_24;
  output [0:0]slv_rden_r_reg_25;
  output [0:0]slv_rden_r_reg_26;
  output [0:0]slv_rden_r_reg_27;
  output [0:0]slv_rden_r_reg_28;
  output [0:0]slv_rden_r_reg_29;
  output [0:0]slv_rden_r_reg_30;
  output [0:0]slv_rden_r_reg_31;
  output [0:0]slv_rden_r_reg_32;
  output [0:0]slv_rden_r_reg_33;
  output [0:0]slv_rden_r_reg_34;
  output [0:0]slv_rden_r_reg_35;
  output [0:0]slv_rden_r_reg_36;
  output [0:0]slv_rden_r_reg_37;
  output [0:0]slv_rden_r_reg_38;
  output [0:0]slv_rden_r_reg_39;
  output [0:0]slv_rden_r_reg_40;
  output [0:0]slv_rden_r_reg_41;
  output [0:0]slv_rden_r_reg_42;
  output [0:0]slv_rden_r_reg_43;
  output [0:0]slv_rden_r_reg_44;
  output [0:0]slv_rden_r_reg_45;
  output [0:0]slv_rden_r_reg_46;
  output dac20_dg_enable_01;
  output dac2slv_rden_reg;
  input src_in;
  input s_axi_aclk;
  input p_0_in;
  input \dac23_dg_mult_control_0_reg[2] ;
  input slv_access_valid_hold_reg;
  input s_axi_aresetn;
  input \dac23_dg_q_value_0_reg[15] ;
  input \dac23_dg_i_value_0_reg[15] ;
  input \dac23_dg_type_0_reg[3] ;
  input \dac23_dg_inc_0_reg[6] ;
  input \dac22_dg_mult_control_0_reg[2] ;
  input \dac22_dg_q_value_0_reg[15] ;
  input \dac22_dg_i_value_0_reg[15] ;
  input \dac22_dg_control_0_reg[7] ;
  input \dac22_dg_type_0_reg[3] ;
  input \dac22_dg_inc_0_reg[6] ;
  input \dac21_dg_mult_control_0_reg[2] ;
  input \dac21_dg_q_value_0_reg[15] ;
  input \dac21_dg_i_value_0_reg[15] ;
  input \dac21_dg_control_0_reg[7] ;
  input \dac21_dg_type_0_reg[3] ;
  input \dac21_dg_inc_0_reg[6] ;
  input [0:0]Q;
  input \dac22_dg_control_0_reg[7]_0 ;
  input \dac21_dg_control_0_reg[7]_0 ;
  input slv_rden_r_0;
  input slv_wren_done_pulse;
  input [0:0]\axi_rresp[1]_i_5 ;
  input slv_wren_done_pulse_1;
  input slv_rden_r_2;
  input \dac23_dg_init_12_0_reg[0] ;
  input \dac23_dg_init_14_0_reg[0] ;
  input \dac23_dg_init_13_0_reg[0] ;
  input \dac23_dg_init_11_0_reg[0] ;
  input \dac23_dg_init_10_0_reg[0] ;
  input \dac23_dg_init_9_0_reg[0] ;
  input \dac23_dg_init_8_0_reg[0] ;
  input \dac23_dg_init_7_0_reg[0] ;
  input \dac23_dg_init_6_0_reg[0] ;
  input \dac23_dg_init_5_0_reg[0] ;
  input \dac23_dg_init_4_0_reg[0] ;
  input \dac23_dg_init_3_0_reg[0] ;
  input \dac23_dg_init_2_0_reg[0] ;
  input \dac23_dg_init_1_0_reg[0] ;
  input \dac23_dg_init_0_0_reg[0] ;
  input \dac22_dg_init_15_0_reg[0] ;
  input \dac22_dg_init_14_0_reg[0] ;
  input \dac22_dg_init_13_0_reg[0] ;
  input \dac22_dg_init_12_0_reg[0] ;
  input \dac22_dg_init_11_0_reg[0] ;
  input \dac22_dg_init_10_0_reg[0] ;
  input \dac22_dg_init_9_0_reg[0] ;
  input \dac22_dg_init_8_0_reg[0] ;
  input \dac22_dg_init_7_0_reg[0] ;
  input \dac22_dg_init_6_0_reg[0] ;
  input \dac22_dg_init_5_0_reg[0] ;
  input \dac22_dg_init_4_0_reg[0] ;
  input \dac22_dg_init_3_0_reg[0] ;
  input \dac22_dg_init_2_0_reg[0] ;
  input \dac22_dg_init_1_0_reg[0] ;
  input \dac22_dg_init_0_0_reg[0] ;
  input \dac22_dg_enable_0_reg[0] ;
  input \dac21_dg_init_14_0_reg[0] ;
  input \dac21_dg_init_13_0_reg[0] ;
  input \dac21_dg_init_12_0_reg[0] ;
  input \dac21_dg_init_11_0_reg[0] ;
  input \dac21_dg_init_10_0_reg[0] ;
  input \dac21_dg_init_9_0_reg[0] ;
  input \dac21_dg_init_8_0_reg[0] ;
  input \dac21_dg_init_6_0_reg[0] ;
  input \dac21_dg_init_5_0_reg[0] ;
  input \dac21_dg_init_4_0_reg[0] ;
  input \dac21_dg_init_3_0_reg[0] ;
  input \dac21_dg_init_2_0_reg[0] ;
  input \dac21_dg_init_1_0_reg[0] ;
  input \dac21_dg_init_0_0_reg[0] ;
  input \dac21_dg_enable_0_reg[0] ;
  input dac2slv_rden;
  input s_axi_wvalid;
  input dac2axi_map_wready;

  wire [0:0]E;
  wire [0:0]Q;
  wire axi_2_drp_valid_i_n_0;
  wire axi_2_drp_valid_i_n_2;
  wire [0:0]\axi_rresp[1]_i_5 ;
  wire clk1_ready_pulse0;
  wire clk1_ready_pulse_reg_0;
  wire clk1_ready_sync_r;
  wire clk2_ready;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg_0;
  wire [0:0]clk2_valid_pulse_reg_1;
  wire clk2_valid_pulse_reg_10;
  wire [0:0]clk2_valid_pulse_reg_11;
  wire [0:0]clk2_valid_pulse_reg_12;
  wire [0:0]clk2_valid_pulse_reg_13;
  wire clk2_valid_pulse_reg_14;
  wire clk2_valid_pulse_reg_15;
  wire clk2_valid_pulse_reg_16;
  wire clk2_valid_pulse_reg_17;
  wire clk2_valid_pulse_reg_18;
  wire [0:0]clk2_valid_pulse_reg_2;
  wire clk2_valid_pulse_reg_3;
  wire clk2_valid_pulse_reg_4;
  wire [0:0]clk2_valid_pulse_reg_5;
  wire [0:0]clk2_valid_pulse_reg_6;
  wire [0:0]clk2_valid_pulse_reg_7;
  wire clk2_valid_pulse_reg_8;
  wire clk2_valid_pulse_reg_9;
  wire clk2_valid_sync_r;
  wire dac20_dg_enable_01;
  wire \dac21_dg_control_0_reg[7] ;
  wire \dac21_dg_control_0_reg[7]_0 ;
  wire \dac21_dg_enable_0_reg[0] ;
  wire \dac21_dg_i_value_0_reg[15] ;
  wire \dac21_dg_inc_0_reg[6] ;
  wire \dac21_dg_init_0_0_reg[0] ;
  wire \dac21_dg_init_10_0_reg[0] ;
  wire \dac21_dg_init_11_0_reg[0] ;
  wire \dac21_dg_init_12_0_reg[0] ;
  wire \dac21_dg_init_13_0_reg[0] ;
  wire \dac21_dg_init_14_0_reg[0] ;
  wire \dac21_dg_init_1_0_reg[0] ;
  wire \dac21_dg_init_2_0_reg[0] ;
  wire \dac21_dg_init_3_0_reg[0] ;
  wire \dac21_dg_init_4_0_reg[0] ;
  wire \dac21_dg_init_5_0_reg[0] ;
  wire \dac21_dg_init_6_0_reg[0] ;
  wire \dac21_dg_init_8_0_reg[0] ;
  wire \dac21_dg_init_9_0_reg[0] ;
  wire \dac21_dg_mult_control_0_reg[2] ;
  wire \dac21_dg_q_value_0_reg[15] ;
  wire \dac21_dg_type_0_reg[3] ;
  wire \dac22_dg_control_0_reg[7] ;
  wire \dac22_dg_control_0_reg[7]_0 ;
  wire \dac22_dg_enable_0_reg[0] ;
  wire \dac22_dg_i_value_0_reg[15] ;
  wire \dac22_dg_inc_0_reg[6] ;
  wire \dac22_dg_init_0_0_reg[0] ;
  wire \dac22_dg_init_10_0_reg[0] ;
  wire \dac22_dg_init_11_0_reg[0] ;
  wire \dac22_dg_init_12_0_reg[0] ;
  wire \dac22_dg_init_13_0_reg[0] ;
  wire \dac22_dg_init_14_0_reg[0] ;
  wire \dac22_dg_init_15_0_reg[0] ;
  wire \dac22_dg_init_1_0_reg[0] ;
  wire \dac22_dg_init_2_0_reg[0] ;
  wire \dac22_dg_init_3_0_reg[0] ;
  wire \dac22_dg_init_4_0_reg[0] ;
  wire \dac22_dg_init_5_0_reg[0] ;
  wire \dac22_dg_init_6_0_reg[0] ;
  wire \dac22_dg_init_7_0_reg[0] ;
  wire \dac22_dg_init_8_0_reg[0] ;
  wire \dac22_dg_init_9_0_reg[0] ;
  wire \dac22_dg_mult_control_0_reg[2] ;
  wire \dac22_dg_q_value_0_reg[15] ;
  wire \dac22_dg_type_0_reg[3] ;
  wire \dac23_dg_i_value_0_reg[15] ;
  wire \dac23_dg_inc_0_reg[6] ;
  wire \dac23_dg_init_0_0_reg[0] ;
  wire \dac23_dg_init_10_0_reg[0] ;
  wire \dac23_dg_init_11_0_reg[0] ;
  wire \dac23_dg_init_12_0_reg[0] ;
  wire \dac23_dg_init_13_0_reg[0] ;
  wire \dac23_dg_init_14_0_reg[0] ;
  wire \dac23_dg_init_1_0_reg[0] ;
  wire \dac23_dg_init_2_0_reg[0] ;
  wire \dac23_dg_init_3_0_reg[0] ;
  wire \dac23_dg_init_4_0_reg[0] ;
  wire \dac23_dg_init_5_0_reg[0] ;
  wire \dac23_dg_init_6_0_reg[0] ;
  wire \dac23_dg_init_7_0_reg[0] ;
  wire \dac23_dg_init_8_0_reg[0] ;
  wire \dac23_dg_init_9_0_reg[0] ;
  wire \dac23_dg_mult_control_0_reg[2] ;
  wire \dac23_dg_q_value_0_reg[15] ;
  wire \dac23_dg_type_0_reg[3] ;
  wire dac2axi_map_wready;
  wire dac2slv_rden;
  wire dac2slv_rden_reg;
  wire p_0_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire slv_rden_r_0;
  wire slv_rden_r_2;
  wire slv_rden_r_reg;
  wire [0:0]slv_rden_r_reg_0;
  wire [0:0]slv_rden_r_reg_1;
  wire [0:0]slv_rden_r_reg_10;
  wire [0:0]slv_rden_r_reg_11;
  wire [0:0]slv_rden_r_reg_12;
  wire [0:0]slv_rden_r_reg_13;
  wire [0:0]slv_rden_r_reg_14;
  wire [0:0]slv_rden_r_reg_15;
  wire [0:0]slv_rden_r_reg_16;
  wire [0:0]slv_rden_r_reg_17;
  wire [0:0]slv_rden_r_reg_18;
  wire [0:0]slv_rden_r_reg_19;
  wire [0:0]slv_rden_r_reg_2;
  wire [0:0]slv_rden_r_reg_20;
  wire [0:0]slv_rden_r_reg_21;
  wire [0:0]slv_rden_r_reg_22;
  wire [0:0]slv_rden_r_reg_23;
  wire [0:0]slv_rden_r_reg_24;
  wire [0:0]slv_rden_r_reg_25;
  wire [0:0]slv_rden_r_reg_26;
  wire [0:0]slv_rden_r_reg_27;
  wire [0:0]slv_rden_r_reg_28;
  wire [0:0]slv_rden_r_reg_29;
  wire [0:0]slv_rden_r_reg_3;
  wire [0:0]slv_rden_r_reg_30;
  wire [0:0]slv_rden_r_reg_31;
  wire [0:0]slv_rden_r_reg_32;
  wire [0:0]slv_rden_r_reg_33;
  wire [0:0]slv_rden_r_reg_34;
  wire [0:0]slv_rden_r_reg_35;
  wire [0:0]slv_rden_r_reg_36;
  wire [0:0]slv_rden_r_reg_37;
  wire [0:0]slv_rden_r_reg_38;
  wire [0:0]slv_rden_r_reg_39;
  wire [0:0]slv_rden_r_reg_4;
  wire [0:0]slv_rden_r_reg_40;
  wire [0:0]slv_rden_r_reg_41;
  wire [0:0]slv_rden_r_reg_42;
  wire [0:0]slv_rden_r_reg_43;
  wire [0:0]slv_rden_r_reg_44;
  wire [0:0]slv_rden_r_reg_45;
  wire [0:0]slv_rden_r_reg_46;
  wire [0:0]slv_rden_r_reg_5;
  wire [0:0]slv_rden_r_reg_6;
  wire [0:0]slv_rden_r_reg_7;
  wire [0:0]slv_rden_r_reg_8;
  wire [0:0]slv_rden_r_reg_9;
  wire slv_wren_clear;
  wire slv_wren_done_pulse;
  wire slv_wren_done_pulse_0;
  wire slv_wren_done_pulse_1;
  wire src_in;

  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__5 axi_2_drp_valid_i
       (.clk2_ready_reg(clk2_valid_pulse_reg_0),
        .clk2_ready_reg_0(clk2_ready),
        .clk2_valid_pulse0(clk2_valid_pulse0),
        .clk2_valid_pulse_reg(axi_2_drp_valid_i_n_2),
        .clk2_valid_sync_r(clk2_valid_sync_r),
        .dest_out(axi_2_drp_valid_i_n_0),
        .s_axi_aclk(s_axi_aclk),
        .src_in(src_in));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axi_bresp[1]_i_5 
       (.I0(slv_access_valid_hold_reg),
        .I1(slv_wren_done_pulse_0),
        .I2(slv_rden_r_0),
        .I3(slv_wren_done_pulse),
        .O(slv_rden_r_reg));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \axi_rresp[1]_i_6 
       (.I0(slv_wren_done_pulse_0),
        .I1(slv_access_valid_hold_reg),
        .I2(\axi_rresp[1]_i_5 ),
        .I3(slv_wren_done_pulse_1),
        .I4(slv_rden_r_2),
        .O(clk1_ready_pulse_reg_0));
  FDRE clk1_ready_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk1_ready_pulse0),
        .Q(slv_wren_done_pulse_0),
        .R(p_0_in));
  FDRE clk1_ready_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(slv_wren_clear),
        .Q(clk1_ready_sync_r),
        .R(p_0_in));
  FDRE clk2_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_2),
        .Q(clk2_ready),
        .R(p_0_in));
  FDRE clk2_valid_pulse_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clk2_valid_pulse0),
        .Q(clk2_valid_pulse_reg_0),
        .R(p_0_in));
  FDRE clk2_valid_sync_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_2_drp_valid_i_n_0),
        .Q(clk2_valid_sync_r),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac20_dg_enable_0[15]_i_2 
       (.I0(clk2_valid_pulse_reg_0),
        .I1(slv_access_valid_hold_reg),
        .O(dac20_dg_enable_01));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac21_dg_control_0[6]_i_1 
       (.I0(\dac21_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_14));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac21_dg_control_0[7]_i_1 
       (.I0(\dac21_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .I4(Q),
        .I5(\dac21_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_46));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac21_dg_i_value_0[15]_i_1 
       (.I0(\dac21_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac21_dg_inc_0[6]_i_1 
       (.I0(\dac21_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_45));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_36));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_34));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_33));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_32));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_43));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_42));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_41));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_40));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_38));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac21_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac21_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_37));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac21_dg_mult_control_0[2]_i_1 
       (.I0(\dac21_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac21_dg_q_value_0[15]_i_1 
       (.I0(\dac21_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac21_dg_type_0[3]_i_1 
       (.I0(\dac21_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac22_dg_control_0[6]_i_1 
       (.I0(\dac22_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_8));
  LUT6 #(
    .INIT(64'hFF00F70008000000)) 
    \dac22_dg_control_0[7]_i_1 
       (.I0(\dac22_dg_control_0_reg[7] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .I4(Q),
        .I5(\dac22_dg_control_0_reg[7]_0 ),
        .O(clk2_valid_pulse_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_enable_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_enable_0_reg[0] ),
        .O(slv_rden_r_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac22_dg_i_value_0[15]_i_1 
       (.I0(\dac22_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac22_dg_inc_0[6]_i_1 
       (.I0(\dac22_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_30));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_20));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_19));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_18));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_17));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_16));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_15_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_15_0_reg[0] ),
        .O(slv_rden_r_reg_15));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_28));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_27));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_26));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_25));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_24));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_23));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_22));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac22_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac22_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_21));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac22_dg_mult_control_0[2]_i_1 
       (.I0(\dac22_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac22_dg_q_value_0[15]_i_1 
       (.I0(\dac22_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac22_dg_type_0[3]_i_1 
       (.I0(\dac22_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac23_dg_i_value_0[15]_i_1 
       (.I0(\dac23_dg_i_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac23_dg_inc_0[6]_i_1 
       (.I0(\dac23_dg_inc_0_reg[6] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_0_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_0_0_reg[0] ),
        .O(slv_rden_r_reg_14));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_10_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_10_0_reg[0] ),
        .O(slv_rden_r_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_11_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_11_0_reg[0] ),
        .O(slv_rden_r_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_12_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_12_0_reg[0] ),
        .O(slv_rden_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_13_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_13_0_reg[0] ),
        .O(slv_rden_r_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_14_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_14_0_reg[0] ),
        .O(slv_rden_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_1_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_1_0_reg[0] ),
        .O(slv_rden_r_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_2_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_2_0_reg[0] ),
        .O(slv_rden_r_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_3_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_3_0_reg[0] ),
        .O(slv_rden_r_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_4_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_4_0_reg[0] ),
        .O(slv_rden_r_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_5_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_5_0_reg[0] ),
        .O(slv_rden_r_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_6_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_6_0_reg[0] ),
        .O(slv_rden_r_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_7_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_7_0_reg[0] ),
        .O(slv_rden_r_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_8_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_8_0_reg[0] ),
        .O(slv_rden_r_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dac23_dg_init_9_0[15]_i_1 
       (.I0(slv_access_valid_hold_reg),
        .I1(clk2_valid_pulse_reg_0),
        .I2(\dac23_dg_init_9_0_reg[0] ),
        .O(slv_rden_r_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac23_dg_mult_control_0[2]_i_1 
       (.I0(\dac23_dg_mult_control_0_reg[2] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac23_dg_q_value_0[15]_i_1 
       (.I0(\dac23_dg_q_value_0_reg[15] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \dac23_dg_type_0[3]_i_1 
       (.I0(\dac23_dg_type_0_reg[3] ),
        .I1(clk2_valid_pulse_reg_0),
        .I2(slv_access_valid_hold_reg),
        .I3(s_axi_aresetn),
        .O(clk2_valid_pulse_reg_3));
  project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__6 drp_2_axi_in_progress_i
       (.clk1_ready_pulse0(clk1_ready_pulse0),
        .clk1_ready_sync_r(clk1_ready_sync_r),
        .dac2axi_map_wready(dac2axi_map_wready),
        .dac2slv_rden(dac2slv_rden),
        .dac2slv_rden_reg(dac2slv_rden_reg),
        .dest_out(slv_wren_clear),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wvalid(s_axi_wvalid),
        .slv_access_valid_hold_reg(slv_access_valid_hold_reg),
        .src_in(src_in),
        .\syncstages_ff_reg[0] (clk2_ready));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync
   (dest_out,
    clk1_ready_pulse0,
    dac3slv_rden_reg,
    \syncstages_ff_reg[0] ,
    s_axi_aclk,
    clk1_ready_sync_r,
    dac3slv_rden,
    slv_access_valid_hold_reg,
    dac3axi_map_wready,
    s_axi_wvalid,
    src_in);
  output dest_out;
  output clk1_ready_pulse0;
  output dac3slv_rden_reg;
  input \syncstages_ff_reg[0] ;
  input s_axi_aclk;
  input clk1_ready_sync_r;
  input dac3slv_rden;
  input slv_access_valid_hold_reg;
  input dac3axi_map_wready;
  input s_axi_wvalid;
  input src_in;

  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire dac3axi_map_wready;
  wire dac3slv_rden;
  wire dac3slv_rden_reg;
  wire dest_out;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire src_in;
  wire \syncstages_ff_reg[0] ;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1__2
       (.I0(clk1_ready_sync_r),
        .I1(dest_out),
        .O(clk1_ready_pulse0));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    slv_access_valid_hold_i_1__2
       (.I0(dac3slv_rden),
        .I1(slv_access_valid_hold_reg),
        .I2(dac3axi_map_wready),
        .I3(s_axi_wvalid),
        .I4(dest_out),
        .I5(src_in),
        .O(dac3slv_rden_reg));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__1
   (dest_out,
    clk2_valid_pulse0,
    clk2_valid_pulse_reg,
    src_in,
    m0_axis_clock,
    clk2_valid_sync_r,
    clk2_ready_reg,
    clk2_ready_reg_0);
  output dest_out;
  output clk2_valid_pulse0;
  output clk2_valid_pulse_reg;
  input src_in;
  input m0_axis_clock;
  input clk2_valid_sync_r;
  input clk2_ready_reg;
  input clk2_ready_reg_0;

  wire clk2_ready_reg;
  wire clk2_ready_reg_0;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg;
  wire clk2_valid_sync_r;
  wire dest_out;
  wire m0_axis_clock;
  wire src_in;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__10 cdc_i
       (.dest_clk(m0_axis_clock),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(src_in));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    clk2_ready_i_1
       (.I0(clk2_ready_reg),
        .I1(dest_out),
        .I2(clk2_ready_reg_0),
        .O(clk2_valid_pulse_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1
       (.I0(dest_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__2
   (dest_out,
    clk1_ready_pulse0,
    dac0slv_rden_reg,
    \syncstages_ff_reg[0] ,
    s_axi_aclk,
    clk1_ready_sync_r,
    dac0slv_rden,
    slv_access_valid_hold_reg,
    s_axi_wvalid,
    dac0axi_map_wready,
    src_in);
  output dest_out;
  output clk1_ready_pulse0;
  output dac0slv_rden_reg;
  input \syncstages_ff_reg[0] ;
  input s_axi_aclk;
  input clk1_ready_sync_r;
  input dac0slv_rden;
  input slv_access_valid_hold_reg;
  input s_axi_wvalid;
  input dac0axi_map_wready;
  input src_in;

  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire dac0axi_map_wready;
  wire dac0slv_rden;
  wire dac0slv_rden_reg;
  wire dest_out;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire src_in;
  wire \syncstages_ff_reg[0] ;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__11 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1
       (.I0(clk1_ready_sync_r),
        .I1(dest_out),
        .O(clk1_ready_pulse0));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    slv_access_valid_hold_i_1
       (.I0(dac0slv_rden),
        .I1(slv_access_valid_hold_reg),
        .I2(s_axi_wvalid),
        .I3(dac0axi_map_wready),
        .I4(dest_out),
        .I5(src_in),
        .O(dac0slv_rden_reg));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__3
   (dest_out,
    clk2_valid_pulse0,
    clk2_valid_pulse_reg,
    src_in,
    s_axi_aclk,
    clk2_valid_sync_r,
    clk2_ready_reg,
    clk2_ready_reg_0);
  output dest_out;
  output clk2_valid_pulse0;
  output clk2_valid_pulse_reg;
  input src_in;
  input s_axi_aclk;
  input clk2_valid_sync_r;
  input clk2_ready_reg;
  input clk2_ready_reg_0;

  wire clk2_ready_reg;
  wire clk2_ready_reg_0;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg;
  wire clk2_valid_sync_r;
  wire dest_out;
  wire s_axi_aclk;
  wire src_in;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__12 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(src_in));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    clk2_ready_i_1__0
       (.I0(clk2_ready_reg),
        .I1(dest_out),
        .I2(clk2_ready_reg_0),
        .O(clk2_valid_pulse_reg));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1__0
       (.I0(dest_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__4
   (dest_out,
    clk1_ready_pulse0,
    dac1slv_rden_reg,
    \syncstages_ff_reg[0] ,
    s_axi_aclk,
    clk1_ready_sync_r,
    dac1slv_rden,
    slv_access_valid_hold_reg,
    s_axi_wvalid,
    dac1axi_map_wready,
    src_in);
  output dest_out;
  output clk1_ready_pulse0;
  output dac1slv_rden_reg;
  input \syncstages_ff_reg[0] ;
  input s_axi_aclk;
  input clk1_ready_sync_r;
  input dac1slv_rden;
  input slv_access_valid_hold_reg;
  input s_axi_wvalid;
  input dac1axi_map_wready;
  input src_in;

  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire dac1axi_map_wready;
  wire dac1slv_rden;
  wire dac1slv_rden_reg;
  wire dest_out;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire src_in;
  wire \syncstages_ff_reg[0] ;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__13 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1__0
       (.I0(clk1_ready_sync_r),
        .I1(dest_out),
        .O(clk1_ready_pulse0));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    slv_access_valid_hold_i_1__0
       (.I0(dac1slv_rden),
        .I1(slv_access_valid_hold_reg),
        .I2(s_axi_wvalid),
        .I3(dac1axi_map_wready),
        .I4(dest_out),
        .I5(src_in),
        .O(dac1slv_rden_reg));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__5
   (dest_out,
    clk2_valid_pulse0,
    clk2_valid_pulse_reg,
    src_in,
    s_axi_aclk,
    clk2_valid_sync_r,
    clk2_ready_reg,
    clk2_ready_reg_0);
  output dest_out;
  output clk2_valid_pulse0;
  output clk2_valid_pulse_reg;
  input src_in;
  input s_axi_aclk;
  input clk2_valid_sync_r;
  input clk2_ready_reg;
  input clk2_ready_reg_0;

  wire clk2_ready_reg;
  wire clk2_ready_reg_0;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg;
  wire clk2_valid_sync_r;
  wire dest_out;
  wire s_axi_aclk;
  wire src_in;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__14 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(src_in));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    clk2_ready_i_1__1
       (.I0(clk2_ready_reg),
        .I1(dest_out),
        .I2(clk2_ready_reg_0),
        .O(clk2_valid_pulse_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1__1
       (.I0(dest_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__6
   (dest_out,
    clk1_ready_pulse0,
    dac2slv_rden_reg,
    \syncstages_ff_reg[0] ,
    s_axi_aclk,
    clk1_ready_sync_r,
    dac2slv_rden,
    slv_access_valid_hold_reg,
    s_axi_wvalid,
    dac2axi_map_wready,
    src_in);
  output dest_out;
  output clk1_ready_pulse0;
  output dac2slv_rden_reg;
  input \syncstages_ff_reg[0] ;
  input s_axi_aclk;
  input clk1_ready_sync_r;
  input dac2slv_rden;
  input slv_access_valid_hold_reg;
  input s_axi_wvalid;
  input dac2axi_map_wready;
  input src_in;

  wire clk1_ready_pulse0;
  wire clk1_ready_sync_r;
  wire dac2axi_map_wready;
  wire dac2slv_rden;
  wire dac2slv_rden_reg;
  wire dest_out;
  wire s_axi_aclk;
  wire s_axi_wvalid;
  wire slv_access_valid_hold_reg;
  wire src_in;
  wire \syncstages_ff_reg[0] ;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__15 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(\syncstages_ff_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    clk1_ready_pulse_i_1__1
       (.I0(clk1_ready_sync_r),
        .I1(dest_out),
        .O(clk1_ready_pulse0));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    slv_access_valid_hold_i_1__1
       (.I0(dac2slv_rden),
        .I1(slv_access_valid_hold_reg),
        .I2(s_axi_wvalid),
        .I3(dac2axi_map_wready),
        .I4(dest_out),
        .I5(src_in),
        .O(dac2slv_rden_reg));
endmodule

(* ORIG_REF_NAME = "rfdac_exdes_ctrl_sync" *) 
module project_1_dac_source_i_0_rfdac_exdes_ctrl_sync__xdcDup__7
   (dest_out,
    clk2_valid_pulse0,
    clk2_valid_pulse_reg,
    src_in,
    s_axi_aclk,
    clk2_valid_sync_r,
    clk2_ready_reg,
    clk2_ready_reg_0);
  output dest_out;
  output clk2_valid_pulse0;
  output clk2_valid_pulse_reg;
  input src_in;
  input s_axi_aclk;
  input clk2_valid_sync_r;
  input clk2_ready_reg;
  input clk2_ready_reg_0;

  wire clk2_ready_reg;
  wire clk2_ready_reg_0;
  wire clk2_valid_pulse0;
  wire clk2_valid_pulse_reg;
  wire clk2_valid_sync_r;
  wire dest_out;
  wire s_axi_aclk;
  wire src_in;

  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  project_1_dac_source_i_0_xpm_cdc_single__16 cdc_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(src_in));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    clk2_ready_i_1__2
       (.I0(clk2_ready_reg),
        .I1(dest_out),
        .I2(clk2_ready_reg_0),
        .O(clk2_valid_pulse_reg));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk2_valid_pulse_i_1__2
       (.I0(dest_out),
        .I1(clk2_valid_sync_r),
        .O(clk2_valid_pulse0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__11
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__12
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__13
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__14
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__15
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__16
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module project_1_dac_source_i_0_xpm_cdc_single__9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
