Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys --block-symbol-file --output-directory=/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Driver/hps_fpga.qsys
Progress: Reading input file
Progress: Adding VP_0 [VP 1.0]
Progress: Parameterizing module VP_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding vectorial_mem_0 [vectorial_mem 1.0]
Progress: Parameterizing module vectorial_mem_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_fpga.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_fpga.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_fpga.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_fpga.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_fpga.hps_fpga: Must be the only master for slave VP_0.avalon_master because waitrequest is missing 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga.qsys --synthesis=VERILOG --output-directory=/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Driver/hps_fpga.qsys
Progress: Reading input file
Progress: Adding VP_0 [VP 1.0]
Progress: Parameterizing module VP_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Adding vectorial_mem_0 [vectorial_mem 1.0]
Progress: Parameterizing module vectorial_mem_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_fpga.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_fpga.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_fpga.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_fpga.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_fpga.hps_fpga: Must be the only master for slave VP_0.avalon_master because waitrequest is missing 
Info: hps_fpga: Generating hps_fpga "hps_fpga" for QUARTUS_SYNTH
Info: VP_0: "hps_fpga" instantiated VP "VP_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "hps_fpga" instantiated altera_hps "hps_0"
Info: vectorial_mem_0: "hps_fpga" instantiated vectorial_mem "vectorial_mem_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hps_fpga" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "hps_fpga" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: VP_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "VP_0_avalon_master_translator"
Info: vectorial_mem_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "vectorial_mem_0_avalon_slave_0_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: VP_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "VP_0_avalon_master_agent"
Info: vectorial_mem_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "vectorial_mem_0_avalon_slave_0_agent"
Info: vectorial_mem_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "vectorial_mem_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: vectorial_mem_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "vectorial_mem_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/hps_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: hps_fpga: Done "hps_fpga" with 24 modules, 82 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
