
two.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e3c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003f48  08003f48  00004f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f80  08003f80  00005068  2**0
                  CONTENTS
  4 .ARM          00000000  08003f80  08003f80  00005068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f80  08003f80  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f80  08003f80  00004f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f84  08003f84  00004f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003f88  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006dc  20000068  08003ff0  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000744  08003ff0  00005744  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000112dc  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e8  00000000  00000000  0001636d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  00018d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1e  00000000  00000000  00019f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ea2  00000000  00000000  0001ad66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001489c  00000000  00000000  00033c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f7ea  00000000  00000000  000484a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7c8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005218  00000000  00000000  000d7cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000dceec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003f30 	.word	0x08003f30

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003f30 	.word	0x08003f30

0800014c <__aeabi_f2iz>:
 800014c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000150:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000154:	d30f      	bcc.n	8000176 <__aeabi_f2iz+0x2a>
 8000156:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800015a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800015e:	d90d      	bls.n	800017c <__aeabi_f2iz+0x30>
 8000160:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000164:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000168:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800016c:	fa23 f002 	lsr.w	r0, r3, r2
 8000170:	bf18      	it	ne
 8000172:	4240      	negne	r0, r0
 8000174:	4770      	bx	lr
 8000176:	f04f 0000 	mov.w	r0, #0
 800017a:	4770      	bx	lr
 800017c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000180:	d101      	bne.n	8000186 <__aeabi_f2iz+0x3a>
 8000182:	0242      	lsls	r2, r0, #9
 8000184:	d105      	bne.n	8000192 <__aeabi_f2iz+0x46>
 8000186:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800018a:	bf08      	it	eq
 800018c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000190:	4770      	bx	lr
 8000192:	f04f 0000 	mov.w	r0, #0
 8000196:	4770      	bx	lr

08000198 <isTemperSensorInit>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);	
}
#else

uint8_t isTemperSensorInit(){
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
	     return m_init;
 800019c:	4b02      	ldr	r3, [pc, #8]	@ (80001a8 <isTemperSensorInit+0x10>)
 800019e:	781b      	ldrb	r3, [r3, #0]
}
 80001a0:	4618      	mov	r0, r3
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr
 80001a8:	20000094 	.word	0x20000094

080001ac <isBusy>:

uint8_t isBusy(){
 80001ac:	b580      	push	{r7, lr}
 80001ae:	af00      	add	r7, sp, #0
	return isBusyLine();
 80001b0:	f000 f80e 	bl	80001d0 <isBusyLine>
 80001b4:	4603      	mov	r3, r0
	//return m_busy;
}
 80001b6:	4618      	mov	r0, r3
 80001b8:	bd80      	pop	{r7, pc}
	...

080001bc <getCurrentTemper>:
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
}


float getCurrentTemper(){
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0
     return temperSensor.Temperature;
 80001c0:	4b02      	ldr	r3, [pc, #8]	@ (80001cc <getCurrentTemper+0x10>)
 80001c2:	689b      	ldr	r3, [r3, #8]
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bc80      	pop	{r7}
 80001ca:	4770      	bx	lr
 80001cc:	20000084 	.word	0x20000084

080001d0 <isBusyLine>:
#include "onewire.h"
#include "ds18b20Config.h"
//#include "tim.h"

static uint8_t m_busy_line = 0;
uint8_t isBusyLine(){
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
	return m_busy_line;
 80001d4:	4b02      	ldr	r3, [pc, #8]	@ (80001e0 <isBusyLine+0x10>)
 80001d6:	781b      	ldrb	r3, [r3, #0]
}
 80001d8:	4618      	mov	r0, r3
 80001da:	46bd      	mov	sp, r7
 80001dc:	bc80      	pop	{r7}
 80001de:	4770      	bx	lr
 80001e0:	20000095 	.word	0x20000095

080001e4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80001ea:	f000 f905 	bl	80003f8 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&H_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80001ee:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80001f2:	2201      	movs	r2, #1
 80001f4:	2178      	movs	r1, #120	@ 0x78
 80001f6:	485b      	ldr	r0, [pc, #364]	@ (8000364 <SSD1306_Init+0x180>)
 80001f8:	f001 fc90 	bl	8001b1c <HAL_I2C_IsDeviceReady>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d001      	beq.n	8000206 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8000202:	2300      	movs	r3, #0
 8000204:	e0a9      	b.n	800035a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8000206:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800020a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800020c:	e002      	b.n	8000214 <SSD1306_Init+0x30>
		p--;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	3b01      	subs	r3, #1
 8000212:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	2b00      	cmp	r3, #0
 8000218:	d1f9      	bne.n	800020e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800021a:	22ae      	movs	r2, #174	@ 0xae
 800021c:	2100      	movs	r1, #0
 800021e:	2078      	movs	r0, #120	@ 0x78
 8000220:	f000 f964 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8000224:	2220      	movs	r2, #32
 8000226:	2100      	movs	r1, #0
 8000228:	2078      	movs	r0, #120	@ 0x78
 800022a:	f000 f95f 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800022e:	2210      	movs	r2, #16
 8000230:	2100      	movs	r1, #0
 8000232:	2078      	movs	r0, #120	@ 0x78
 8000234:	f000 f95a 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000238:	22b0      	movs	r2, #176	@ 0xb0
 800023a:	2100      	movs	r1, #0
 800023c:	2078      	movs	r0, #120	@ 0x78
 800023e:	f000 f955 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8000242:	22c8      	movs	r2, #200	@ 0xc8
 8000244:	2100      	movs	r1, #0
 8000246:	2078      	movs	r0, #120	@ 0x78
 8000248:	f000 f950 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800024c:	2200      	movs	r2, #0
 800024e:	2100      	movs	r1, #0
 8000250:	2078      	movs	r0, #120	@ 0x78
 8000252:	f000 f94b 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8000256:	2210      	movs	r2, #16
 8000258:	2100      	movs	r1, #0
 800025a:	2078      	movs	r0, #120	@ 0x78
 800025c:	f000 f946 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000260:	2240      	movs	r2, #64	@ 0x40
 8000262:	2100      	movs	r1, #0
 8000264:	2078      	movs	r0, #120	@ 0x78
 8000266:	f000 f941 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800026a:	2281      	movs	r2, #129	@ 0x81
 800026c:	2100      	movs	r1, #0
 800026e:	2078      	movs	r0, #120	@ 0x78
 8000270:	f000 f93c 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000274:	22ff      	movs	r2, #255	@ 0xff
 8000276:	2100      	movs	r1, #0
 8000278:	2078      	movs	r0, #120	@ 0x78
 800027a:	f000 f937 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800027e:	22a1      	movs	r2, #161	@ 0xa1
 8000280:	2100      	movs	r1, #0
 8000282:	2078      	movs	r0, #120	@ 0x78
 8000284:	f000 f932 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8000288:	22a6      	movs	r2, #166	@ 0xa6
 800028a:	2100      	movs	r1, #0
 800028c:	2078      	movs	r0, #120	@ 0x78
 800028e:	f000 f92d 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000292:	22a8      	movs	r2, #168	@ 0xa8
 8000294:	2100      	movs	r1, #0
 8000296:	2078      	movs	r0, #120	@ 0x78
 8000298:	f000 f928 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800029c:	223f      	movs	r2, #63	@ 0x3f
 800029e:	2100      	movs	r1, #0
 80002a0:	2078      	movs	r0, #120	@ 0x78
 80002a2:	f000 f923 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80002a6:	22a4      	movs	r2, #164	@ 0xa4
 80002a8:	2100      	movs	r1, #0
 80002aa:	2078      	movs	r0, #120	@ 0x78
 80002ac:	f000 f91e 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80002b0:	22d3      	movs	r2, #211	@ 0xd3
 80002b2:	2100      	movs	r1, #0
 80002b4:	2078      	movs	r0, #120	@ 0x78
 80002b6:	f000 f919 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80002ba:	2200      	movs	r2, #0
 80002bc:	2100      	movs	r1, #0
 80002be:	2078      	movs	r0, #120	@ 0x78
 80002c0:	f000 f914 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80002c4:	22d5      	movs	r2, #213	@ 0xd5
 80002c6:	2100      	movs	r1, #0
 80002c8:	2078      	movs	r0, #120	@ 0x78
 80002ca:	f000 f90f 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80002ce:	22f0      	movs	r2, #240	@ 0xf0
 80002d0:	2100      	movs	r1, #0
 80002d2:	2078      	movs	r0, #120	@ 0x78
 80002d4:	f000 f90a 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80002d8:	22d9      	movs	r2, #217	@ 0xd9
 80002da:	2100      	movs	r1, #0
 80002dc:	2078      	movs	r0, #120	@ 0x78
 80002de:	f000 f905 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80002e2:	2222      	movs	r2, #34	@ 0x22
 80002e4:	2100      	movs	r1, #0
 80002e6:	2078      	movs	r0, #120	@ 0x78
 80002e8:	f000 f900 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80002ec:	22da      	movs	r2, #218	@ 0xda
 80002ee:	2100      	movs	r1, #0
 80002f0:	2078      	movs	r0, #120	@ 0x78
 80002f2:	f000 f8fb 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80002f6:	2212      	movs	r2, #18
 80002f8:	2100      	movs	r1, #0
 80002fa:	2078      	movs	r0, #120	@ 0x78
 80002fc:	f000 f8f6 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000300:	22db      	movs	r2, #219	@ 0xdb
 8000302:	2100      	movs	r1, #0
 8000304:	2078      	movs	r0, #120	@ 0x78
 8000306:	f000 f8f1 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800030a:	2220      	movs	r2, #32
 800030c:	2100      	movs	r1, #0
 800030e:	2078      	movs	r0, #120	@ 0x78
 8000310:	f000 f8ec 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8000314:	228d      	movs	r2, #141	@ 0x8d
 8000316:	2100      	movs	r1, #0
 8000318:	2078      	movs	r0, #120	@ 0x78
 800031a:	f000 f8e7 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800031e:	2214      	movs	r2, #20
 8000320:	2100      	movs	r1, #0
 8000322:	2078      	movs	r0, #120	@ 0x78
 8000324:	f000 f8e2 	bl	80004ec <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000328:	22af      	movs	r2, #175	@ 0xaf
 800032a:	2100      	movs	r1, #0
 800032c:	2078      	movs	r0, #120	@ 0x78
 800032e:	f000 f8dd 	bl	80004ec <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8000332:	222e      	movs	r2, #46	@ 0x2e
 8000334:	2100      	movs	r1, #0
 8000336:	2078      	movs	r0, #120	@ 0x78
 8000338:	f000 f8d8 	bl	80004ec <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800033c:	2000      	movs	r0, #0
 800033e:	f000 f843 	bl	80003c8 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8000342:	f000 f813 	bl	800036c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8000346:	4b08      	ldr	r3, [pc, #32]	@ (8000368 <SSD1306_Init+0x184>)
 8000348:	2200      	movs	r2, #0
 800034a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800034c:	4b06      	ldr	r3, [pc, #24]	@ (8000368 <SSD1306_Init+0x184>)
 800034e:	2200      	movs	r2, #0
 8000350:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000352:	4b05      	ldr	r3, [pc, #20]	@ (8000368 <SSD1306_Init+0x184>)
 8000354:	2201      	movs	r2, #1
 8000356:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8000358:	2301      	movs	r3, #1
}
 800035a:	4618      	mov	r0, r3
 800035c:	3708      	adds	r7, #8
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	200004c0 	.word	0x200004c0
 8000368:	20000498 	.word	0x20000498

0800036c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8000372:	2300      	movs	r3, #0
 8000374:	71fb      	strb	r3, [r7, #7]
 8000376:	e01d      	b.n	80003b4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	3b50      	subs	r3, #80	@ 0x50
 800037c:	b2db      	uxtb	r3, r3
 800037e:	461a      	mov	r2, r3
 8000380:	2100      	movs	r1, #0
 8000382:	2078      	movs	r0, #120	@ 0x78
 8000384:	f000 f8b2 	bl	80004ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8000388:	2200      	movs	r2, #0
 800038a:	2100      	movs	r1, #0
 800038c:	2078      	movs	r0, #120	@ 0x78
 800038e:	f000 f8ad 	bl	80004ec <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000392:	2210      	movs	r2, #16
 8000394:	2100      	movs	r1, #0
 8000396:	2078      	movs	r0, #120	@ 0x78
 8000398:	f000 f8a8 	bl	80004ec <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	01db      	lsls	r3, r3, #7
 80003a0:	4a08      	ldr	r2, [pc, #32]	@ (80003c4 <SSD1306_UpdateScreen+0x58>)
 80003a2:	441a      	add	r2, r3
 80003a4:	2380      	movs	r3, #128	@ 0x80
 80003a6:	2140      	movs	r1, #64	@ 0x40
 80003a8:	2078      	movs	r0, #120	@ 0x78
 80003aa:	f000 f839 	bl	8000420 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80003ae:	79fb      	ldrb	r3, [r7, #7]
 80003b0:	3301      	adds	r3, #1
 80003b2:	71fb      	strb	r3, [r7, #7]
 80003b4:	79fb      	ldrb	r3, [r7, #7]
 80003b6:	2b07      	cmp	r3, #7
 80003b8:	d9de      	bls.n	8000378 <SSD1306_UpdateScreen+0xc>
	}
}
 80003ba:	bf00      	nop
 80003bc:	bf00      	nop
 80003be:	3708      	adds	r7, #8
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	20000098 	.word	0x20000098

080003c8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	4603      	mov	r3, r0
 80003d0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80003d2:	79fb      	ldrb	r3, [r7, #7]
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d101      	bne.n	80003dc <SSD1306_Fill+0x14>
 80003d8:	2300      	movs	r3, #0
 80003da:	e000      	b.n	80003de <SSD1306_Fill+0x16>
 80003dc:	23ff      	movs	r3, #255	@ 0xff
 80003de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80003e2:	4619      	mov	r1, r3
 80003e4:	4803      	ldr	r0, [pc, #12]	@ (80003f4 <SSD1306_Fill+0x2c>)
 80003e6:	f003 faf5 	bl	80039d4 <memset>
}
 80003ea:	bf00      	nop
 80003ec:	3708      	adds	r7, #8
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}
 80003f2:	bf00      	nop
 80003f4:	20000098 	.word	0x20000098

080003f8 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80003fe:	4b07      	ldr	r3, [pc, #28]	@ (800041c <ssd1306_I2C_Init+0x24>)
 8000400:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000402:	e002      	b.n	800040a <ssd1306_I2C_Init+0x12>
		p--;
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	3b01      	subs	r3, #1
 8000408:	607b      	str	r3, [r7, #4]
	while(p>0)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	2b00      	cmp	r3, #0
 800040e:	d1f9      	bne.n	8000404 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&H_I2C);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000410:	bf00      	nop
 8000412:	bf00      	nop
 8000414:	370c      	adds	r7, #12
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr
 800041c:	0003d090 	.word	0x0003d090

08000420 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000420:	b590      	push	{r4, r7, lr}
 8000422:	b0c7      	sub	sp, #284	@ 0x11c
 8000424:	af02      	add	r7, sp, #8
 8000426:	4604      	mov	r4, r0
 8000428:	4608      	mov	r0, r1
 800042a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800042e:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000432:	600a      	str	r2, [r1, #0]
 8000434:	4619      	mov	r1, r3
 8000436:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800043a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800043e:	4622      	mov	r2, r4
 8000440:	701a      	strb	r2, [r3, #0]
 8000442:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000446:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800044a:	4602      	mov	r2, r0
 800044c:	701a      	strb	r2, [r3, #0]
 800044e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000452:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000456:	460a      	mov	r2, r1
 8000458:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800045a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800045e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000462:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000466:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 800046a:	7812      	ldrb	r2, [r2, #0]
 800046c:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800046e:	2300      	movs	r3, #0
 8000470:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000474:	e015      	b.n	80004a2 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8000476:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800047a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800047e:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8000482:	6812      	ldr	r2, [r2, #0]
 8000484:	441a      	add	r2, r3
 8000486:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800048a:	3301      	adds	r3, #1
 800048c:	7811      	ldrb	r1, [r2, #0]
 800048e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000492:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000496:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8000498:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800049c:	3301      	adds	r3, #1
 800049e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80004a2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80004a6:	b29b      	uxth	r3, r3
 80004a8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80004ac:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80004b0:	8812      	ldrh	r2, [r2, #0]
 80004b2:	429a      	cmp	r2, r3
 80004b4:	d8df      	bhi.n	8000476 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&H_I2C, address, dt, count+1, 10);
 80004b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80004ba:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80004be:	781b      	ldrb	r3, [r3, #0]
 80004c0:	b299      	uxth	r1, r3
 80004c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80004c6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80004ca:	881b      	ldrh	r3, [r3, #0]
 80004cc:	3301      	adds	r3, #1
 80004ce:	b29b      	uxth	r3, r3
 80004d0:	f107 020c 	add.w	r2, r7, #12
 80004d4:	200a      	movs	r0, #10
 80004d6:	9000      	str	r0, [sp, #0]
 80004d8:	4803      	ldr	r0, [pc, #12]	@ (80004e8 <ssd1306_I2C_WriteMulti+0xc8>)
 80004da:	f001 fa21 	bl	8001920 <HAL_I2C_Master_Transmit>
}
 80004de:	bf00      	nop
 80004e0:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd90      	pop	{r4, r7, pc}
 80004e8:	200004c0 	.word	0x200004c0

080004ec <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b086      	sub	sp, #24
 80004f0:	af02      	add	r7, sp, #8
 80004f2:	4603      	mov	r3, r0
 80004f4:	71fb      	strb	r3, [r7, #7]
 80004f6:	460b      	mov	r3, r1
 80004f8:	71bb      	strb	r3, [r7, #6]
 80004fa:	4613      	mov	r3, r2
 80004fc:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80004fe:	79bb      	ldrb	r3, [r7, #6]
 8000500:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8000502:	797b      	ldrb	r3, [r7, #5]
 8000504:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&H_I2C, address, dt, 2, 10);
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	b299      	uxth	r1, r3
 800050a:	f107 020c 	add.w	r2, r7, #12
 800050e:	230a      	movs	r3, #10
 8000510:	9300      	str	r3, [sp, #0]
 8000512:	2302      	movs	r3, #2
 8000514:	4803      	ldr	r0, [pc, #12]	@ (8000524 <ssd1306_I2C_Write+0x38>)
 8000516:	f001 fa03 	bl	8001920 <HAL_I2C_Master_Transmit>
}
 800051a:	bf00      	nop
 800051c:	3710      	adds	r7, #16
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	200004c0 	.word	0x200004c0

08000528 <send>:
	_LED_0F[26] = 0xC1; //U
	_LED_0F[27] = 0x91; //Y
	_LED_0F[28] = 0xFE; //hight -
}

void send(uint8_t X) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	4603      	mov	r3, r0
 8000530:	71fb      	strb	r3, [r7, #7]

	for (int i = 8; i >= 1; i--) {
 8000532:	2308      	movs	r3, #8
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	e022      	b.n	800057e <send+0x56>
		if (X & 0x80) {
 8000538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053c:	2b00      	cmp	r3, #0
 800053e:	da06      	bge.n	800054e <send+0x26>
			HAL_GPIO_WritePin(FND_DIO_GPIO_Port, FND_DIO_Pin, HIGH);
 8000540:	2201      	movs	r2, #1
 8000542:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000546:	4812      	ldr	r0, [pc, #72]	@ (8000590 <send+0x68>)
 8000548:	f001 f86c 	bl	8001624 <HAL_GPIO_WritePin>
 800054c:	e005      	b.n	800055a <send+0x32>
		} else {
			HAL_GPIO_WritePin(FND_DIO_GPIO_Port, FND_DIO_Pin, LOW);
 800054e:	2200      	movs	r2, #0
 8000550:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000554:	480e      	ldr	r0, [pc, #56]	@ (8000590 <send+0x68>)
 8000556:	f001 f865 	bl	8001624 <HAL_GPIO_WritePin>
		}
		X <<= 1;
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(FND_SCLK_GPIO_Port, FND_SCLK_Pin, HIGH);
 8000560:	2201      	movs	r2, #1
 8000562:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000566:	480a      	ldr	r0, [pc, #40]	@ (8000590 <send+0x68>)
 8000568:	f001 f85c 	bl	8001624 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(FND_SCLK_GPIO_Port, FND_SCLK_Pin, LOW);
 800056c:	2200      	movs	r2, #0
 800056e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000572:	4807      	ldr	r0, [pc, #28]	@ (8000590 <send+0x68>)
 8000574:	f001 f856 	bl	8001624 <HAL_GPIO_WritePin>
	for (int i = 8; i >= 1; i--) {
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	3b01      	subs	r3, #1
 800057c:	60fb      	str	r3, [r7, #12]
 800057e:	68fb      	ldr	r3, [r7, #12]
 8000580:	2b00      	cmp	r3, #0
 8000582:	dcd9      	bgt.n	8000538 <send+0x10>
	}
}
 8000584:	bf00      	nop
 8000586:	bf00      	nop
 8000588:	3710      	adds	r7, #16
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40010c00 	.word	0x40010c00

08000594 <send_port>:

void send_port(uint8_t X, uint8_t port) {
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	460a      	mov	r2, r1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	4613      	mov	r3, r2
 80005a2:	71bb      	strb	r3, [r7, #6]
	send(X);
 80005a4:	79fb      	ldrb	r3, [r7, #7]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f7ff ffbe 	bl	8000528 <send>
	send(port);
 80005ac:	79bb      	ldrb	r3, [r7, #6]
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff ffba 	bl	8000528 <send>
	HAL_GPIO_WritePin(FND_RCLK_GPIO_Port, FND_RCLK_Pin, LOW);
 80005b4:	2200      	movs	r2, #0
 80005b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ba:	4806      	ldr	r0, [pc, #24]	@ (80005d4 <send_port+0x40>)
 80005bc:	f001 f832 	bl	8001624 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_RCLK_GPIO_Port, FND_RCLK_Pin, HIGH);
 80005c0:	2201      	movs	r2, #1
 80005c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005c6:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <send_port+0x40>)
 80005c8:	f001 f82c 	bl	8001624 <HAL_GPIO_WritePin>
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40010c00 	.word	0x40010c00

080005d8 <digit4_temper>:
			send_port(_LED_0F[n4], 0b1000);
	}
}

static uint8_t m_tempercount = 0;
void digit4_temper(int temper) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	int n1, n2, n3, n4;
	n1 = (int) temper % 10;
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	4b55      	ldr	r3, [pc, #340]	@ (8000738 <digit4_temper+0x160>)
 80005e4:	fb83 1302 	smull	r1, r3, r3, r2
 80005e8:	1099      	asrs	r1, r3, #2
 80005ea:	17d3      	asrs	r3, r2, #31
 80005ec:	1ac9      	subs	r1, r1, r3
 80005ee:	460b      	mov	r3, r1
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	440b      	add	r3, r1
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	1ad3      	subs	r3, r2, r3
 80005f8:	617b      	str	r3, [r7, #20]
	n2 = (int) ((temper % 100)) / 10;
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	4b4f      	ldr	r3, [pc, #316]	@ (800073c <digit4_temper+0x164>)
 80005fe:	fb83 1302 	smull	r1, r3, r3, r2
 8000602:	1159      	asrs	r1, r3, #5
 8000604:	17d3      	asrs	r3, r2, #31
 8000606:	1acb      	subs	r3, r1, r3
 8000608:	2164      	movs	r1, #100	@ 0x64
 800060a:	fb01 f303 	mul.w	r3, r1, r3
 800060e:	1ad3      	subs	r3, r2, r3
 8000610:	4a49      	ldr	r2, [pc, #292]	@ (8000738 <digit4_temper+0x160>)
 8000612:	fb82 1203 	smull	r1, r2, r2, r3
 8000616:	1092      	asrs	r2, r2, #2
 8000618:	17db      	asrs	r3, r3, #31
 800061a:	1ad3      	subs	r3, r2, r3
 800061c:	613b      	str	r3, [r7, #16]
	n3 = (int) ((temper % 1000)) / 100;
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	4b47      	ldr	r3, [pc, #284]	@ (8000740 <digit4_temper+0x168>)
 8000622:	fb83 1302 	smull	r1, r3, r3, r2
 8000626:	1199      	asrs	r1, r3, #6
 8000628:	17d3      	asrs	r3, r2, #31
 800062a:	1acb      	subs	r3, r1, r3
 800062c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000630:	fb01 f303 	mul.w	r3, r1, r3
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	4a41      	ldr	r2, [pc, #260]	@ (800073c <digit4_temper+0x164>)
 8000638:	fb82 1203 	smull	r1, r2, r2, r3
 800063c:	1152      	asrs	r2, r2, #5
 800063e:	17db      	asrs	r3, r3, #31
 8000640:	1ad3      	subs	r3, r2, r3
 8000642:	60fb      	str	r3, [r7, #12]
	n4 = (int) ((temper % 10000)) / 1000;
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	4b3f      	ldr	r3, [pc, #252]	@ (8000744 <digit4_temper+0x16c>)
 8000648:	fb83 1302 	smull	r1, r3, r3, r2
 800064c:	1319      	asrs	r1, r3, #12
 800064e:	17d3      	asrs	r3, r2, #31
 8000650:	1acb      	subs	r3, r1, r3
 8000652:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000656:	fb01 f303 	mul.w	r3, r1, r3
 800065a:	1ad3      	subs	r3, r2, r3
 800065c:	4a38      	ldr	r2, [pc, #224]	@ (8000740 <digit4_temper+0x168>)
 800065e:	fb82 1203 	smull	r1, r2, r2, r3
 8000662:	1192      	asrs	r2, r2, #6
 8000664:	17db      	asrs	r3, r3, #31
 8000666:	1ad3      	subs	r3, r2, r3
 8000668:	60bb      	str	r3, [r7, #8]

	switch (m_tempercount) {
 800066a:	4b37      	ldr	r3, [pc, #220]	@ (8000748 <digit4_temper+0x170>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b03      	cmp	r3, #3
 8000670:	d835      	bhi.n	80006de <digit4_temper+0x106>
 8000672:	a201      	add	r2, pc, #4	@ (adr r2, 8000678 <digit4_temper+0xa0>)
 8000674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000678:	08000689 	.word	0x08000689
 800067c:	0800069b 	.word	0x0800069b
 8000680:	080006ad 	.word	0x080006ad
 8000684:	080006c5 	.word	0x080006c5
	case 0:
		send_port(_LED_0F[n1], 0b0001);
 8000688:	4a30      	ldr	r2, [pc, #192]	@ (800074c <digit4_temper+0x174>)
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	4413      	add	r3, r2
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2101      	movs	r1, #1
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ff7e 	bl	8000594 <send_port>
		break;
 8000698:	e022      	b.n	80006e0 <digit4_temper+0x108>
	case 1:
		send_port(_LED_0F[n2], 0b0010);
 800069a:	4a2c      	ldr	r2, [pc, #176]	@ (800074c <digit4_temper+0x174>)
 800069c:	693b      	ldr	r3, [r7, #16]
 800069e:	4413      	add	r3, r2
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2102      	movs	r1, #2
 80006a4:	4618      	mov	r0, r3
 80006a6:	f7ff ff75 	bl	8000594 <send_port>
		break;
 80006aa:	e019      	b.n	80006e0 <digit4_temper+0x108>
	case 2:
		if (temper > 99){
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	2b63      	cmp	r3, #99	@ 0x63
 80006b0:	dd08      	ble.n	80006c4 <digit4_temper+0xec>
			send_port(_LED_0F[n3], 0b0100);
 80006b2:	4a26      	ldr	r2, [pc, #152]	@ (800074c <digit4_temper+0x174>)
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2104      	movs	r1, #4
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ff69 	bl	8000594 <send_port>
		break;
 80006c2:	e00d      	b.n	80006e0 <digit4_temper+0x108>
		}
    case 3:
		if (temper > 999){
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80006ca:	db08      	blt.n	80006de <digit4_temper+0x106>
			send_port(_LED_0F[n4], 0b1000);
 80006cc:	4a1f      	ldr	r2, [pc, #124]	@ (800074c <digit4_temper+0x174>)
 80006ce:	68bb      	ldr	r3, [r7, #8]
 80006d0:	4413      	add	r3, r2
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2108      	movs	r1, #8
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff ff5c 	bl	8000594 <send_port>
		break;
 80006dc:	e000      	b.n	80006e0 <digit4_temper+0x108>
		}
	default:
		break;
 80006de:	bf00      	nop
	}

	m_tempercount++;
 80006e0:	4b19      	ldr	r3, [pc, #100]	@ (8000748 <digit4_temper+0x170>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	3301      	adds	r3, #1
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	4b17      	ldr	r3, [pc, #92]	@ (8000748 <digit4_temper+0x170>)
 80006ea:	701a      	strb	r2, [r3, #0]

	if (temper > 999 && m_tempercount >= 4) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80006f2:	db07      	blt.n	8000704 <digit4_temper+0x12c>
 80006f4:	4b14      	ldr	r3, [pc, #80]	@ (8000748 <digit4_temper+0x170>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2b03      	cmp	r3, #3
 80006fa:	d903      	bls.n	8000704 <digit4_temper+0x12c>
				m_tempercount = 0;
 80006fc:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <digit4_temper+0x170>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
 8000702:	e015      	b.n	8000730 <digit4_temper+0x158>
	}else if(temper > 99 && m_tempercount >= 3){
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2b63      	cmp	r3, #99	@ 0x63
 8000708:	dd07      	ble.n	800071a <digit4_temper+0x142>
 800070a:	4b0f      	ldr	r3, [pc, #60]	@ (8000748 <digit4_temper+0x170>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b02      	cmp	r3, #2
 8000710:	d903      	bls.n	800071a <digit4_temper+0x142>
				m_tempercount = 0;
 8000712:	4b0d      	ldr	r3, [pc, #52]	@ (8000748 <digit4_temper+0x170>)
 8000714:	2200      	movs	r2, #0
 8000716:	701a      	strb	r2, [r3, #0]
 8000718:	e00a      	b.n	8000730 <digit4_temper+0x158>
	}else if(temper <= 99 && m_tempercount >= 2){
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2b63      	cmp	r3, #99	@ 0x63
 800071e:	dc07      	bgt.n	8000730 <digit4_temper+0x158>
 8000720:	4b09      	ldr	r3, [pc, #36]	@ (8000748 <digit4_temper+0x170>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d903      	bls.n	8000730 <digit4_temper+0x158>
				m_tempercount = 0;
 8000728:	4b07      	ldr	r3, [pc, #28]	@ (8000748 <digit4_temper+0x170>)
 800072a:	2200      	movs	r2, #0
 800072c:	701a      	strb	r2, [r3, #0]
			}

}
 800072e:	e7ff      	b.n	8000730 <digit4_temper+0x158>
 8000730:	bf00      	nop
 8000732:	3718      	adds	r7, #24
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	66666667 	.word	0x66666667
 800073c:	51eb851f 	.word	0x51eb851f
 8000740:	10624dd3 	.word	0x10624dd3
 8000744:	68db8bad 	.word	0x68db8bad
 8000748:	200004bd 	.word	0x200004bd
 800074c:	200004a0 	.word	0x200004a0

08000750 <_write>:
TIM_HandleTypeDef htim3;

UART_HandleTypeDef huart1;

/* USER CODE BEGIN PV */
int _write(int file, char *p, int len){
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	60f8      	str	r0, [r7, #12]
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)p, len, 10);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	b29a      	uxth	r2, r3
 8000760:	230a      	movs	r3, #10
 8000762:	68b9      	ldr	r1, [r7, #8]
 8000764:	4803      	ldr	r0, [pc, #12]	@ (8000774 <_write+0x24>)
 8000766:	f002 fd69 	bl	800323c <HAL_UART_Transmit>
  return len;
 800076a:	687b      	ldr	r3, [r7, #4]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	200005a4 	.word	0x200005a4

08000778 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077c:	f000 fc3a 	bl	8000ff4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000780:	f000 f81e 	bl	80007c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f000 f952 	bl	8000a2c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000788:	f000 f926 	bl	80009d8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800078c:	f000 f88c 	bl	80008a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000790:	f000 f8d6 	bl	8000940 <MX_TIM3_Init>
  MX_I2C2_Init();
 8000794:	f000 f85a 	bl	800084c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8000798:	f7ff fd24 	bl	80001e4 <SSD1306_Init>
  //  SSD1306_InvertDisplay(1);


   while (1)
  {
	   if(g_f_sw_up){
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <main+0x40>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d005      	beq.n	80007b0 <main+0x38>
		   printf("push sw_up\r\n");
 80007a4:	4805      	ldr	r0, [pc, #20]	@ (80007bc <main+0x44>)
 80007a6:	f003 f835 	bl	8003814 <puts>
		   g_f_sw_up = 0;
 80007aa:	4b03      	ldr	r3, [pc, #12]	@ (80007b8 <main+0x40>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
	   }

	  // HAL_UART_Transmit(&huart1,senddata, strlen(senddata), 1000);
	  HAL_Delay(10);
 80007b0:	200a      	movs	r0, #10
 80007b2:	f000 fc81 	bl	80010b8 <HAL_Delay>
	   if(g_f_sw_up){
 80007b6:	e7f1      	b.n	800079c <main+0x24>
 80007b8:	200004be 	.word	0x200004be
 80007bc:	08003f48 	.word	0x08003f48

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b090      	sub	sp, #64	@ 0x40
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 0318 	add.w	r3, r7, #24
 80007ca:	2228      	movs	r2, #40	@ 0x28
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f003 f900 	bl	80039d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	1d3b      	adds	r3, r7, #4
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e2:	2301      	movs	r3, #1
 80007e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007f0:	2301      	movs	r3, #1
 80007f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f4:	2302      	movs	r3, #2
 80007f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80007fe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000802:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000804:	f107 0318 	add.w	r3, r7, #24
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fd0f 	bl	800222c <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000814:	f000 f9d0 	bl	8000bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000818:	230f      	movs	r3, #15
 800081a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081c:	2302      	movs	r3, #2
 800081e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000824:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000828:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2102      	movs	r1, #2
 8000832:	4618      	mov	r0, r3
 8000834:	f001 ff7c 	bl	8002730 <HAL_RCC_ClockConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800083e:	f000 f9bb 	bl	8000bb8 <Error_Handler>
  }
}
 8000842:	bf00      	nop
 8000844:	3740      	adds	r7, #64	@ 0x40
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000850:	4b12      	ldr	r3, [pc, #72]	@ (800089c <MX_I2C2_Init+0x50>)
 8000852:	4a13      	ldr	r2, [pc, #76]	@ (80008a0 <MX_I2C2_Init+0x54>)
 8000854:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <MX_I2C2_Init+0x50>)
 8000858:	4a12      	ldr	r2, [pc, #72]	@ (80008a4 <MX_I2C2_Init+0x58>)
 800085a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800085c:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <MX_I2C2_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_I2C2_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000868:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <MX_I2C2_Init+0x50>)
 800086a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800086e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <MX_I2C2_Init+0x50>)
 8000872:	2200      	movs	r2, #0
 8000874:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000876:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_I2C2_Init+0x50>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087c:	4b07      	ldr	r3, [pc, #28]	@ (800089c <MX_I2C2_Init+0x50>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000882:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_I2C2_Init+0x50>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000888:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_I2C2_Init+0x50>)
 800088a:	f000 ff05 	bl	8001698 <HAL_I2C_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000894:	f000 f990 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	200004c0 	.word	0x200004c0
 80008a0:	40005800 	.word	0x40005800
 80008a4:	00061a80 	.word	0x00061a80

080008a8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b086      	sub	sp, #24
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008ae:	f107 0308 	add.w	r3, r7, #8
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008bc:	463b      	mov	r3, r7
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
 80008c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008c4:	4b1d      	ldr	r3, [pc, #116]	@ (800093c <MX_TIM2_Init+0x94>)
 80008c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = (72- 1);
 80008cc:	4b1b      	ldr	r3, [pc, #108]	@ (800093c <MX_TIM2_Init+0x94>)
 80008ce:	2247      	movs	r2, #71	@ 0x47
 80008d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d2:	4b1a      	ldr	r3, [pc, #104]	@ (800093c <MX_TIM2_Init+0x94>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF;
 80008d8:	4b18      	ldr	r3, [pc, #96]	@ (800093c <MX_TIM2_Init+0x94>)
 80008da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e0:	4b16      	ldr	r3, [pc, #88]	@ (800093c <MX_TIM2_Init+0x94>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e6:	4b15      	ldr	r3, [pc, #84]	@ (800093c <MX_TIM2_Init+0x94>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008ec:	4813      	ldr	r0, [pc, #76]	@ (800093c <MX_TIM2_Init+0x94>)
 80008ee:	f002 f8ad 	bl	8002a4c <HAL_TIM_Base_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80008f8:	f000 f95e 	bl	8000bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000900:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000902:	f107 0308 	add.w	r3, r7, #8
 8000906:	4619      	mov	r1, r3
 8000908:	480c      	ldr	r0, [pc, #48]	@ (800093c <MX_TIM2_Init+0x94>)
 800090a:	f002 f9de 	bl	8002cca <HAL_TIM_ConfigClockSource>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000914:	f000 f950 	bl	8000bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000918:	2300      	movs	r3, #0
 800091a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000920:	463b      	mov	r3, r7
 8000922:	4619      	mov	r1, r3
 8000924:	4805      	ldr	r0, [pc, #20]	@ (800093c <MX_TIM2_Init+0x94>)
 8000926:	f002 fbc9 	bl	80030bc <HAL_TIMEx_MasterConfigSynchronization>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000930:	f000 f942 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000514 	.word	0x20000514

08000940 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b086      	sub	sp, #24
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000946:	f107 0308 	add.w	r3, r7, #8
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
 8000952:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000954:	463b      	mov	r3, r7
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800095c:	4b1c      	ldr	r3, [pc, #112]	@ (80009d0 <MX_TIM3_Init+0x90>)
 800095e:	4a1d      	ldr	r2, [pc, #116]	@ (80009d4 <MX_TIM3_Init+0x94>)
 8000960:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8000962:	4b1b      	ldr	r3, [pc, #108]	@ (80009d0 <MX_TIM3_Init+0x90>)
 8000964:	2247      	movs	r2, #71	@ 0x47
 8000966:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000968:	4b19      	ldr	r3, [pc, #100]	@ (80009d0 <MX_TIM3_Init+0x90>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800096e:	4b18      	ldr	r3, [pc, #96]	@ (80009d0 <MX_TIM3_Init+0x90>)
 8000970:	2263      	movs	r2, #99	@ 0x63
 8000972:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000974:	4b16      	ldr	r3, [pc, #88]	@ (80009d0 <MX_TIM3_Init+0x90>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800097a:	4b15      	ldr	r3, [pc, #84]	@ (80009d0 <MX_TIM3_Init+0x90>)
 800097c:	2200      	movs	r2, #0
 800097e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000980:	4813      	ldr	r0, [pc, #76]	@ (80009d0 <MX_TIM3_Init+0x90>)
 8000982:	f002 f863 	bl	8002a4c <HAL_TIM_Base_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 800098c:	f000 f914 	bl	8000bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000990:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000994:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000996:	f107 0308 	add.w	r3, r7, #8
 800099a:	4619      	mov	r1, r3
 800099c:	480c      	ldr	r0, [pc, #48]	@ (80009d0 <MX_TIM3_Init+0x90>)
 800099e:	f002 f994 	bl	8002cca <HAL_TIM_ConfigClockSource>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80009a8:	f000 f906 	bl	8000bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ac:	2300      	movs	r3, #0
 80009ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009b0:	2300      	movs	r3, #0
 80009b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80009b4:	463b      	mov	r3, r7
 80009b6:	4619      	mov	r1, r3
 80009b8:	4805      	ldr	r0, [pc, #20]	@ (80009d0 <MX_TIM3_Init+0x90>)
 80009ba:	f002 fb7f 	bl	80030bc <HAL_TIMEx_MasterConfigSynchronization>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80009c4:	f000 f8f8 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	3718      	adds	r7, #24
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	2000055c 	.word	0x2000055c
 80009d4:	40000400 	.word	0x40000400

080009d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009dc:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009de:	4a12      	ldr	r2, [pc, #72]	@ (8000a28 <MX_USART1_UART_Init+0x50>)
 80009e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009e2:	4b10      	ldr	r3, [pc, #64]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009fc:	4b09      	ldr	r3, [pc, #36]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 80009fe:	220c      	movs	r2, #12
 8000a00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a02:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a08:	4b06      	ldr	r3, [pc, #24]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a0e:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <MX_USART1_UART_Init+0x4c>)
 8000a10:	f002 fbc4 	bl	800319c <HAL_UART_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a1a:	f000 f8cd 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	200005a4 	.word	0x200005a4
 8000a28:	40013800 	.word	0x40013800

08000a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a32:	f107 0310 	add.w	r3, r7, #16
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a40:	4b58      	ldr	r3, [pc, #352]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a42:	699b      	ldr	r3, [r3, #24]
 8000a44:	4a57      	ldr	r2, [pc, #348]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a46:	f043 0310 	orr.w	r3, r3, #16
 8000a4a:	6193      	str	r3, [r2, #24]
 8000a4c:	4b55      	ldr	r3, [pc, #340]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a4e:	699b      	ldr	r3, [r3, #24]
 8000a50:	f003 0310 	and.w	r3, r3, #16
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a58:	4b52      	ldr	r3, [pc, #328]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a5a:	699b      	ldr	r3, [r3, #24]
 8000a5c:	4a51      	ldr	r2, [pc, #324]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a5e:	f043 0320 	orr.w	r3, r3, #32
 8000a62:	6193      	str	r3, [r2, #24]
 8000a64:	4b4f      	ldr	r3, [pc, #316]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	f003 0320 	and.w	r3, r3, #32
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a70:	4b4c      	ldr	r3, [pc, #304]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	4a4b      	ldr	r2, [pc, #300]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a76:	f043 0304 	orr.w	r3, r3, #4
 8000a7a:	6193      	str	r3, [r2, #24]
 8000a7c:	4b49      	ldr	r3, [pc, #292]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	f003 0304 	and.w	r3, r3, #4
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a88:	4b46      	ldr	r3, [pc, #280]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	4a45      	ldr	r2, [pc, #276]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a8e:	f043 0308 	orr.w	r3, r3, #8
 8000a92:	6193      	str	r3, [r2, #24]
 8000a94:	4b43      	ldr	r3, [pc, #268]	@ (8000ba4 <MX_GPIO_Init+0x178>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	f003 0308 	and.w	r3, r3, #8
 8000a9c:	603b      	str	r3, [r7, #0]
 8000a9e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED_GPIO_Port, GPIO_LED_Pin, GPIO_PIN_SET);
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aa6:	4840      	ldr	r0, [pc, #256]	@ (8000ba8 <MX_GPIO_Init+0x17c>)
 8000aa8:	f000 fdbc 	bl	8001624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PA3_TEMP_DATA_GPIO_Port, PA3_TEMP_DATA_Pin, GPIO_PIN_SET);
 8000aac:	2201      	movs	r2, #1
 8000aae:	2108      	movs	r1, #8
 8000ab0:	483e      	ldr	r0, [pc, #248]	@ (8000bac <MX_GPIO_Init+0x180>)
 8000ab2:	f000 fdb7 	bl	8001624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FND_RCLK_Pin|FND_DIO_Pin|FND_SCLK_Pin|PB6_LED1_Pin, GPIO_PIN_SET);
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	f24e 0140 	movw	r1, #57408	@ 0xe040
 8000abc:	483c      	ldr	r0, [pc, #240]	@ (8000bb0 <MX_GPIO_Init+0x184>)
 8000abe:	f000 fdb1 	bl	8001624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PB5_RELAY_ON_OFF_CTRL_GPIO_Port, PB5_RELAY_ON_OFF_CTRL_Pin, GPIO_PIN_RESET);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2120      	movs	r1, #32
 8000ac6:	483a      	ldr	r0, [pc, #232]	@ (8000bb0 <MX_GPIO_Init+0x184>)
 8000ac8:	f000 fdac 	bl	8001624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_LED_Pin */
  GPIO_InitStruct.Pin = GPIO_LED_Pin;
 8000acc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ad0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ada:	2303      	movs	r3, #3
 8000adc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 0310 	add.w	r3, r7, #16
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4830      	ldr	r0, [pc, #192]	@ (8000ba8 <MX_GPIO_Init+0x17c>)
 8000ae6:	f000 fc19 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SW_Pin */
  GPIO_InitStruct.Pin = GPIO_SW_Pin;
 8000aea:	2301      	movs	r3, #1
 8000aec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aee:	2300      	movs	r3, #0
 8000af0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000af2:	2301      	movs	r3, #1
 8000af4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIO_SW_GPIO_Port, &GPIO_InitStruct);
 8000af6:	f107 0310 	add.w	r3, r7, #16
 8000afa:	4619      	mov	r1, r3
 8000afc:	482b      	ldr	r0, [pc, #172]	@ (8000bac <MX_GPIO_Init+0x180>)
 8000afe:	f000 fc0d 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3_TEMP_DATA_Pin */
  GPIO_InitStruct.Pin = PA3_TEMP_DATA_Pin;
 8000b02:	2308      	movs	r3, #8
 8000b04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b06:	2301      	movs	r3, #1
 8000b08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b0e:	2303      	movs	r3, #3
 8000b10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PA3_TEMP_DATA_GPIO_Port, &GPIO_InitStruct);
 8000b12:	f107 0310 	add.w	r3, r7, #16
 8000b16:	4619      	mov	r1, r3
 8000b18:	4824      	ldr	r0, [pc, #144]	@ (8000bac <MX_GPIO_Init+0x180>)
 8000b1a:	f000 fbff 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0_TEMP_SET_UP_Pin */
  GPIO_InitStruct.Pin = PB0_TEMP_SET_UP_Pin;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b22:	4b24      	ldr	r3, [pc, #144]	@ (8000bb4 <MX_GPIO_Init+0x188>)
 8000b24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b26:	2301      	movs	r3, #1
 8000b28:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PB0_TEMP_SET_UP_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 0310 	add.w	r3, r7, #16
 8000b2e:	4619      	mov	r1, r3
 8000b30:	481f      	ldr	r0, [pc, #124]	@ (8000bb0 <MX_GPIO_Init+0x184>)
 8000b32:	f000 fbf3 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pins : FND_RCLK_Pin FND_DIO_Pin FND_SCLK_Pin */
  GPIO_InitStruct.Pin = FND_RCLK_Pin|FND_DIO_Pin|FND_SCLK_Pin;
 8000b36:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000b3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b40:	2301      	movs	r3, #1
 8000b42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b44:	2303      	movs	r3, #3
 8000b46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b48:	f107 0310 	add.w	r3, r7, #16
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4818      	ldr	r0, [pc, #96]	@ (8000bb0 <MX_GPIO_Init+0x184>)
 8000b50:	f000 fbe4 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5_RELAY_ON_OFF_CTRL_Pin */
  GPIO_InitStruct.Pin = PB5_RELAY_ON_OFF_CTRL_Pin;
 8000b54:	2320      	movs	r3, #32
 8000b56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PB5_RELAY_ON_OFF_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000b64:	f107 0310 	add.w	r3, r7, #16
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4811      	ldr	r0, [pc, #68]	@ (8000bb0 <MX_GPIO_Init+0x184>)
 8000b6c:	f000 fbd6 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6_LED1_Pin */
  GPIO_InitStruct.Pin = PB6_LED1_Pin;
 8000b70:	2340      	movs	r3, #64	@ 0x40
 8000b72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PB6_LED1_GPIO_Port, &GPIO_InitStruct);
 8000b80:	f107 0310 	add.w	r3, r7, #16
 8000b84:	4619      	mov	r1, r3
 8000b86:	480a      	ldr	r0, [pc, #40]	@ (8000bb0 <MX_GPIO_Init+0x184>)
 8000b88:	f000 fbc8 	bl	800131c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2103      	movs	r1, #3
 8000b90:	2006      	movs	r0, #6
 8000b92:	f000 fb8c 	bl	80012ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000b96:	2006      	movs	r0, #6
 8000b98:	f000 fba5 	bl	80012e6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b9c:	bf00      	nop
 8000b9e:	3720      	adds	r7, #32
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40021000 	.word	0x40021000
 8000ba8:	40011000 	.word	0x40011000
 8000bac:	40010800 	.word	0x40010800
 8000bb0:	40010c00 	.word	0x40010c00
 8000bb4:	10210000 	.word	0x10210000

08000bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbc:	b672      	cpsid	i
}
 8000bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <Error_Handler+0x8>

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b085      	sub	sp, #20
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bca:	4b15      	ldr	r3, [pc, #84]	@ (8000c20 <HAL_MspInit+0x5c>)
 8000bcc:	699b      	ldr	r3, [r3, #24]
 8000bce:	4a14      	ldr	r2, [pc, #80]	@ (8000c20 <HAL_MspInit+0x5c>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6193      	str	r3, [r2, #24]
 8000bd6:	4b12      	ldr	r3, [pc, #72]	@ (8000c20 <HAL_MspInit+0x5c>)
 8000bd8:	699b      	ldr	r3, [r3, #24]
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c20 <HAL_MspInit+0x5c>)
 8000be4:	69db      	ldr	r3, [r3, #28]
 8000be6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c20 <HAL_MspInit+0x5c>)
 8000be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bec:	61d3      	str	r3, [r2, #28]
 8000bee:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <HAL_MspInit+0x5c>)
 8000bf0:	69db      	ldr	r3, [r3, #28]
 8000bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf6:	607b      	str	r3, [r7, #4]
 8000bf8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000c24 <HAL_MspInit+0x60>)
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	4a04      	ldr	r2, [pc, #16]	@ (8000c24 <HAL_MspInit+0x60>)
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c16:	bf00      	nop
 8000c18:	3714      	adds	r7, #20
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	40021000 	.word	0x40021000
 8000c24:	40010000 	.word	0x40010000

08000c28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	f107 0310 	add.w	r3, r7, #16
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a16      	ldr	r2, [pc, #88]	@ (8000c9c <HAL_I2C_MspInit+0x74>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d124      	bne.n	8000c92 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c48:	4b15      	ldr	r3, [pc, #84]	@ (8000ca0 <HAL_I2C_MspInit+0x78>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ca0 <HAL_I2C_MspInit+0x78>)
 8000c4e:	f043 0308 	orr.w	r3, r3, #8
 8000c52:	6193      	str	r3, [r2, #24]
 8000c54:	4b12      	ldr	r3, [pc, #72]	@ (8000ca0 <HAL_I2C_MspInit+0x78>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	f003 0308 	and.w	r3, r3, #8
 8000c5c:	60fb      	str	r3, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c60:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c66:	2312      	movs	r3, #18
 8000c68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c6a:	2303      	movs	r3, #3
 8000c6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c6e:	f107 0310 	add.w	r3, r7, #16
 8000c72:	4619      	mov	r1, r3
 8000c74:	480b      	ldr	r0, [pc, #44]	@ (8000ca4 <HAL_I2C_MspInit+0x7c>)
 8000c76:	f000 fb51 	bl	800131c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ca0 <HAL_I2C_MspInit+0x78>)
 8000c7c:	69db      	ldr	r3, [r3, #28]
 8000c7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ca0 <HAL_I2C_MspInit+0x78>)
 8000c80:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c84:	61d3      	str	r3, [r2, #28]
 8000c86:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <HAL_I2C_MspInit+0x78>)
 8000c88:	69db      	ldr	r3, [r3, #28]
 8000c8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000c92:	bf00      	nop
 8000c94:	3720      	adds	r7, #32
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40005800 	.word	0x40005800
 8000ca0:	40021000 	.word	0x40021000
 8000ca4:	40010c00 	.word	0x40010c00

08000ca8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cb8:	d114      	bne.n	8000ce4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cba:	4b19      	ldr	r3, [pc, #100]	@ (8000d20 <HAL_TIM_Base_MspInit+0x78>)
 8000cbc:	69db      	ldr	r3, [r3, #28]
 8000cbe:	4a18      	ldr	r2, [pc, #96]	@ (8000d20 <HAL_TIM_Base_MspInit+0x78>)
 8000cc0:	f043 0301 	orr.w	r3, r3, #1
 8000cc4:	61d3      	str	r3, [r2, #28]
 8000cc6:	4b16      	ldr	r3, [pc, #88]	@ (8000d20 <HAL_TIM_Base_MspInit+0x78>)
 8000cc8:	69db      	ldr	r3, [r3, #28]
 8000cca:	f003 0301 	and.w	r3, r3, #1
 8000cce:	60fb      	str	r3, [r7, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	201c      	movs	r0, #28
 8000cd8:	f000 fae9 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000cdc:	201c      	movs	r0, #28
 8000cde:	f000 fb02 	bl	80012e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000ce2:	e018      	b.n	8000d16 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a0e      	ldr	r2, [pc, #56]	@ (8000d24 <HAL_TIM_Base_MspInit+0x7c>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d113      	bne.n	8000d16 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000cee:	4b0c      	ldr	r3, [pc, #48]	@ (8000d20 <HAL_TIM_Base_MspInit+0x78>)
 8000cf0:	69db      	ldr	r3, [r3, #28]
 8000cf2:	4a0b      	ldr	r2, [pc, #44]	@ (8000d20 <HAL_TIM_Base_MspInit+0x78>)
 8000cf4:	f043 0302 	orr.w	r3, r3, #2
 8000cf8:	61d3      	str	r3, [r2, #28]
 8000cfa:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <HAL_TIM_Base_MspInit+0x78>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	60bb      	str	r3, [r7, #8]
 8000d04:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 10, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	210a      	movs	r1, #10
 8000d0a:	201d      	movs	r0, #29
 8000d0c:	f000 facf 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000d10:	201d      	movs	r0, #29
 8000d12:	f000 fae8 	bl	80012e6 <HAL_NVIC_EnableIRQ>
}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	40021000 	.word	0x40021000
 8000d24:	40000400 	.word	0x40000400

08000d28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b088      	sub	sp, #32
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a1c      	ldr	r2, [pc, #112]	@ (8000db4 <HAL_UART_MspInit+0x8c>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d131      	bne.n	8000dac <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d48:	4b1b      	ldr	r3, [pc, #108]	@ (8000db8 <HAL_UART_MspInit+0x90>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8000db8 <HAL_UART_MspInit+0x90>)
 8000d4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b18      	ldr	r3, [pc, #96]	@ (8000db8 <HAL_UART_MspInit+0x90>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d60:	4b15      	ldr	r3, [pc, #84]	@ (8000db8 <HAL_UART_MspInit+0x90>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a14      	ldr	r2, [pc, #80]	@ (8000db8 <HAL_UART_MspInit+0x90>)
 8000d66:	f043 0304 	orr.w	r3, r3, #4
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b12      	ldr	r3, [pc, #72]	@ (8000db8 <HAL_UART_MspInit+0x90>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0304 	and.w	r3, r3, #4
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d82:	2303      	movs	r3, #3
 8000d84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d86:	f107 0310 	add.w	r3, r7, #16
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	480b      	ldr	r0, [pc, #44]	@ (8000dbc <HAL_UART_MspInit+0x94>)
 8000d8e:	f000 fac5 	bl	800131c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	f107 0310 	add.w	r3, r7, #16
 8000da4:	4619      	mov	r1, r3
 8000da6:	4805      	ldr	r0, [pc, #20]	@ (8000dbc <HAL_UART_MspInit+0x94>)
 8000da8:	f000 fab8 	bl	800131c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000dac:	bf00      	nop
 8000dae:	3720      	adds	r7, #32
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40013800 	.word	0x40013800
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40010800 	.word	0x40010800

08000dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dc4:	bf00      	nop
 8000dc6:	e7fd      	b.n	8000dc4 <NMI_Handler+0x4>

08000dc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <HardFault_Handler+0x4>

08000dd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <MemManage_Handler+0x4>

08000dd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <BusFault_Handler+0x4>

08000de0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000de4:	bf00      	nop
 8000de6:	e7fd      	b.n	8000de4 <UsageFault_Handler+0x4>

08000de8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr

08000e00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr

08000e0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e10:	f000 f936 	bl	8001080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_TEMP_SET_UP_Pin);
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	f000 fc19 	bl	8001654 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

 g_f_sw_up = 1;
 8000e22:	4b02      	ldr	r3, [pc, #8]	@ (8000e2c <EXTI0_IRQHandler+0x14>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200004be 	.word	0x200004be

08000e30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  m_time ++;
 8000e34:	4b04      	ldr	r3, [pc, #16]	@ (8000e48 <TIM2_IRQHandler+0x18>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	4a03      	ldr	r2, [pc, #12]	@ (8000e48 <TIM2_IRQHandler+0x18>)
 8000e3c:	6013      	str	r3, [r2, #0]
  //}



  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e3e:	4803      	ldr	r0, [pc, #12]	@ (8000e4c <TIM2_IRQHandler+0x1c>)
 8000e40:	f001 fe53 	bl	8002aea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e44:	bf00      	nop
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	200005ec 	.word	0x200005ec
 8000e4c:	20000514 	.word	0x20000514

08000e50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
if(isTemperSensorInit() && !isBusy()){
 8000e54:	f7ff f9a0 	bl	8000198 <isTemperSensorInit>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d012      	beq.n	8000e84 <TIM3_IRQHandler+0x34>
 8000e5e:	f7ff f9a5 	bl	80001ac <isBusy>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d10d      	bne.n	8000e84 <TIM3_IRQHandler+0x34>
	digit4_temper((int)getCurrentTemper() * 10 );
 8000e68:	f7ff f9a8 	bl	80001bc <getCurrentTemper>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff f96c 	bl	800014c <__aeabi_f2iz>
 8000e74:	4602      	mov	r2, r0
 8000e76:	4613      	mov	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	4413      	add	r3, r2
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fbaa 	bl	80005d8 <digit4_temper>
}
//digit4_temper((int)getCurrentTemper() * 10 );

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000e84:	4802      	ldr	r0, [pc, #8]	@ (8000e90 <TIM3_IRQHandler+0x40>)
 8000e86:	f001 fe30 	bl	8002aea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	2000055c 	.word	0x2000055c

08000e94 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	617b      	str	r3, [r7, #20]
 8000ea4:	e00a      	b.n	8000ebc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ea6:	f3af 8000 	nop.w
 8000eaa:	4601      	mov	r1, r0
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	1c5a      	adds	r2, r3, #1
 8000eb0:	60ba      	str	r2, [r7, #8]
 8000eb2:	b2ca      	uxtb	r2, r1
 8000eb4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	dbf0      	blt.n	8000ea6 <_read+0x12>
  }

  return len;
 8000ec4:	687b      	ldr	r3, [r7, #4]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3718      	adds	r7, #24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	b083      	sub	sp, #12
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ed6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr

08000ee4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ef4:	605a      	str	r2, [r3, #4]
  return 0;
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr

08000f02 <_isatty>:

int _isatty(int file)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f0a:	2301      	movs	r3, #1
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bc80      	pop	{r7}
 8000f14:	4770      	bx	lr

08000f16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b085      	sub	sp, #20
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	60f8      	str	r0, [r7, #12]
 8000f1e:	60b9      	str	r1, [r7, #8]
 8000f20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3714      	adds	r7, #20
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr
	...

08000f30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f38:	4a14      	ldr	r2, [pc, #80]	@ (8000f8c <_sbrk+0x5c>)
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <_sbrk+0x60>)
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f44:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <_sbrk+0x64>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d102      	bne.n	8000f52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <_sbrk+0x64>)
 8000f4e:	4a12      	ldr	r2, [pc, #72]	@ (8000f98 <_sbrk+0x68>)
 8000f50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f52:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <_sbrk+0x64>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d207      	bcs.n	8000f70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f60:	f002 fd86 	bl	8003a70 <__errno>
 8000f64:	4603      	mov	r3, r0
 8000f66:	220c      	movs	r2, #12
 8000f68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6e:	e009      	b.n	8000f84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f70:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <_sbrk+0x64>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f76:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <_sbrk+0x64>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4a05      	ldr	r2, [pc, #20]	@ (8000f94 <_sbrk+0x64>)
 8000f80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f82:	68fb      	ldr	r3, [r7, #12]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20005000 	.word	0x20005000
 8000f90:	00000400 	.word	0x00000400
 8000f94:	200005f0 	.word	0x200005f0
 8000f98:	20000748 	.word	0x20000748

08000f9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr

08000fa8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fa8:	f7ff fff8 	bl	8000f9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fac:	480b      	ldr	r0, [pc, #44]	@ (8000fdc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000fae:	490c      	ldr	r1, [pc, #48]	@ (8000fe0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000fb0:	4a0c      	ldr	r2, [pc, #48]	@ (8000fe4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000fb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fb4:	e002      	b.n	8000fbc <LoopCopyDataInit>

08000fb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fba:	3304      	adds	r3, #4

08000fbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc0:	d3f9      	bcc.n	8000fb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fc2:	4a09      	ldr	r2, [pc, #36]	@ (8000fe8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fc4:	4c09      	ldr	r4, [pc, #36]	@ (8000fec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc8:	e001      	b.n	8000fce <LoopFillZerobss>

08000fca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fcc:	3204      	adds	r2, #4

08000fce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd0:	d3fb      	bcc.n	8000fca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fd2:	f002 fd53 	bl	8003a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fd6:	f7ff fbcf 	bl	8000778 <main>
  bx lr
 8000fda:	4770      	bx	lr
  ldr r0, =_sdata
 8000fdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fe0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000fe4:	08003f88 	.word	0x08003f88
  ldr r2, =_sbss
 8000fe8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000fec:	20000744 	.word	0x20000744

08000ff0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ff0:	e7fe      	b.n	8000ff0 <ADC1_2_IRQHandler>
	...

08000ff4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_Init+0x28>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a07      	ldr	r2, [pc, #28]	@ (800101c <HAL_Init+0x28>)
 8000ffe:	f043 0310 	orr.w	r3, r3, #16
 8001002:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 f947 	bl	8001298 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	200f      	movs	r0, #15
 800100c:	f000 f808 	bl	8001020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001010:	f7ff fdd8 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40022000 	.word	0x40022000

08001020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001028:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <HAL_InitTick+0x54>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <HAL_InitTick+0x58>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001036:	fbb3 f3f1 	udiv	r3, r3, r1
 800103a:	fbb2 f3f3 	udiv	r3, r2, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f95f 	bl	8001302 <HAL_SYSTICK_Config>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e00e      	b.n	800106c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b0f      	cmp	r3, #15
 8001052:	d80a      	bhi.n	800106a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001054:	2200      	movs	r2, #0
 8001056:	6879      	ldr	r1, [r7, #4]
 8001058:	f04f 30ff 	mov.w	r0, #4294967295
 800105c:	f000 f927 	bl	80012ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001060:	4a06      	ldr	r2, [pc, #24]	@ (800107c <HAL_InitTick+0x5c>)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	e000      	b.n	800106c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000000 	.word	0x20000000
 8001078:	20000008 	.word	0x20000008
 800107c:	20000004 	.word	0x20000004

08001080 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001084:	4b05      	ldr	r3, [pc, #20]	@ (800109c <HAL_IncTick+0x1c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	461a      	mov	r2, r3
 800108a:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <HAL_IncTick+0x20>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4413      	add	r3, r2
 8001090:	4a03      	ldr	r2, [pc, #12]	@ (80010a0 <HAL_IncTick+0x20>)
 8001092:	6013      	str	r3, [r2, #0]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr
 800109c:	20000008 	.word	0x20000008
 80010a0:	200005f4 	.word	0x200005f4

080010a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  return uwTick;
 80010a8:	4b02      	ldr	r3, [pc, #8]	@ (80010b4 <HAL_GetTick+0x10>)
 80010aa:	681b      	ldr	r3, [r3, #0]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	200005f4 	.word	0x200005f4

080010b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c0:	f7ff fff0 	bl	80010a4 <HAL_GetTick>
 80010c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d0:	d005      	beq.n	80010de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <HAL_Delay+0x44>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4413      	add	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010de:	bf00      	nop
 80010e0:	f7ff ffe0 	bl	80010a4 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d8f7      	bhi.n	80010e0 <HAL_Delay+0x28>
  {
  }
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000008 	.word	0x20000008

08001100 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001110:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <__NVIC_SetPriorityGrouping+0x44>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001116:	68ba      	ldr	r2, [r7, #8]
 8001118:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800111c:	4013      	ands	r3, r2
 800111e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001128:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800112c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001132:	4a04      	ldr	r2, [pc, #16]	@ (8001144 <__NVIC_SetPriorityGrouping+0x44>)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	60d3      	str	r3, [r2, #12]
}
 8001138:	bf00      	nop
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	e000ed00 	.word	0xe000ed00

08001148 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800114c:	4b04      	ldr	r3, [pc, #16]	@ (8001160 <__NVIC_GetPriorityGrouping+0x18>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	0a1b      	lsrs	r3, r3, #8
 8001152:	f003 0307 	and.w	r3, r3, #7
}
 8001156:	4618      	mov	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	bc80      	pop	{r7}
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	2b00      	cmp	r3, #0
 8001174:	db0b      	blt.n	800118e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	f003 021f 	and.w	r2, r3, #31
 800117c:	4906      	ldr	r1, [pc, #24]	@ (8001198 <__NVIC_EnableIRQ+0x34>)
 800117e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001182:	095b      	lsrs	r3, r3, #5
 8001184:	2001      	movs	r0, #1
 8001186:	fa00 f202 	lsl.w	r2, r0, r2
 800118a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	e000e100 	.word	0xe000e100

0800119c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	db0a      	blt.n	80011c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	490c      	ldr	r1, [pc, #48]	@ (80011e8 <__NVIC_SetPriority+0x4c>)
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	0112      	lsls	r2, r2, #4
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	440b      	add	r3, r1
 80011c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c4:	e00a      	b.n	80011dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4908      	ldr	r1, [pc, #32]	@ (80011ec <__NVIC_SetPriority+0x50>)
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	f003 030f 	and.w	r3, r3, #15
 80011d2:	3b04      	subs	r3, #4
 80011d4:	0112      	lsls	r2, r2, #4
 80011d6:	b2d2      	uxtb	r2, r2
 80011d8:	440b      	add	r3, r1
 80011da:	761a      	strb	r2, [r3, #24]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000e100 	.word	0xe000e100
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b089      	sub	sp, #36	@ 0x24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	f1c3 0307 	rsb	r3, r3, #7
 800120a:	2b04      	cmp	r3, #4
 800120c:	bf28      	it	cs
 800120e:	2304      	movcs	r3, #4
 8001210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3304      	adds	r3, #4
 8001216:	2b06      	cmp	r3, #6
 8001218:	d902      	bls.n	8001220 <NVIC_EncodePriority+0x30>
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3b03      	subs	r3, #3
 800121e:	e000      	b.n	8001222 <NVIC_EncodePriority+0x32>
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	f04f 32ff 	mov.w	r2, #4294967295
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43da      	mvns	r2, r3
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	401a      	ands	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001238:	f04f 31ff 	mov.w	r1, #4294967295
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	fa01 f303 	lsl.w	r3, r1, r3
 8001242:	43d9      	mvns	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	4313      	orrs	r3, r2
         );
}
 800124a:	4618      	mov	r0, r3
 800124c:	3724      	adds	r7, #36	@ 0x24
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3b01      	subs	r3, #1
 8001260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001264:	d301      	bcc.n	800126a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001266:	2301      	movs	r3, #1
 8001268:	e00f      	b.n	800128a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126a:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <SysTick_Config+0x40>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3b01      	subs	r3, #1
 8001270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001272:	210f      	movs	r1, #15
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f7ff ff90 	bl	800119c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800127c:	4b05      	ldr	r3, [pc, #20]	@ (8001294 <SysTick_Config+0x40>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001282:	4b04      	ldr	r3, [pc, #16]	@ (8001294 <SysTick_Config+0x40>)
 8001284:	2207      	movs	r2, #7
 8001286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	e000e010 	.word	0xe000e010

08001298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff2d 	bl	8001100 <__NVIC_SetPriorityGrouping>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b086      	sub	sp, #24
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	4603      	mov	r3, r0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012c0:	f7ff ff42 	bl	8001148 <__NVIC_GetPriorityGrouping>
 80012c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	68b9      	ldr	r1, [r7, #8]
 80012ca:	6978      	ldr	r0, [r7, #20]
 80012cc:	f7ff ff90 	bl	80011f0 <NVIC_EncodePriority>
 80012d0:	4602      	mov	r2, r0
 80012d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d6:	4611      	mov	r1, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff5f 	bl	800119c <__NVIC_SetPriority>
}
 80012de:	bf00      	nop
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4603      	mov	r3, r0
 80012ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ff35 	bl	8001164 <__NVIC_EnableIRQ>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffa2 	bl	8001254 <SysTick_Config>
 8001310:	4603      	mov	r3, r0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800131c:	b480      	push	{r7}
 800131e:	b08b      	sub	sp, #44	@ 0x2c
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001326:	2300      	movs	r3, #0
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800132e:	e169      	b.n	8001604 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001330:	2201      	movs	r2, #1
 8001332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	69fa      	ldr	r2, [r7, #28]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	429a      	cmp	r2, r3
 800134a:	f040 8158 	bne.w	80015fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	4a9a      	ldr	r2, [pc, #616]	@ (80015bc <HAL_GPIO_Init+0x2a0>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d05e      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001358:	4a98      	ldr	r2, [pc, #608]	@ (80015bc <HAL_GPIO_Init+0x2a0>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d875      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 800135e:	4a98      	ldr	r2, [pc, #608]	@ (80015c0 <HAL_GPIO_Init+0x2a4>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d058      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001364:	4a96      	ldr	r2, [pc, #600]	@ (80015c0 <HAL_GPIO_Init+0x2a4>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d86f      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 800136a:	4a96      	ldr	r2, [pc, #600]	@ (80015c4 <HAL_GPIO_Init+0x2a8>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d052      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001370:	4a94      	ldr	r2, [pc, #592]	@ (80015c4 <HAL_GPIO_Init+0x2a8>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d869      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 8001376:	4a94      	ldr	r2, [pc, #592]	@ (80015c8 <HAL_GPIO_Init+0x2ac>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d04c      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 800137c:	4a92      	ldr	r2, [pc, #584]	@ (80015c8 <HAL_GPIO_Init+0x2ac>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d863      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 8001382:	4a92      	ldr	r2, [pc, #584]	@ (80015cc <HAL_GPIO_Init+0x2b0>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d046      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001388:	4a90      	ldr	r2, [pc, #576]	@ (80015cc <HAL_GPIO_Init+0x2b0>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d85d      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 800138e:	2b12      	cmp	r3, #18
 8001390:	d82a      	bhi.n	80013e8 <HAL_GPIO_Init+0xcc>
 8001392:	2b12      	cmp	r3, #18
 8001394:	d859      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 8001396:	a201      	add	r2, pc, #4	@ (adr r2, 800139c <HAL_GPIO_Init+0x80>)
 8001398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800139c:	08001417 	.word	0x08001417
 80013a0:	080013f1 	.word	0x080013f1
 80013a4:	08001403 	.word	0x08001403
 80013a8:	08001445 	.word	0x08001445
 80013ac:	0800144b 	.word	0x0800144b
 80013b0:	0800144b 	.word	0x0800144b
 80013b4:	0800144b 	.word	0x0800144b
 80013b8:	0800144b 	.word	0x0800144b
 80013bc:	0800144b 	.word	0x0800144b
 80013c0:	0800144b 	.word	0x0800144b
 80013c4:	0800144b 	.word	0x0800144b
 80013c8:	0800144b 	.word	0x0800144b
 80013cc:	0800144b 	.word	0x0800144b
 80013d0:	0800144b 	.word	0x0800144b
 80013d4:	0800144b 	.word	0x0800144b
 80013d8:	0800144b 	.word	0x0800144b
 80013dc:	0800144b 	.word	0x0800144b
 80013e0:	080013f9 	.word	0x080013f9
 80013e4:	0800140d 	.word	0x0800140d
 80013e8:	4a79      	ldr	r2, [pc, #484]	@ (80015d0 <HAL_GPIO_Init+0x2b4>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d013      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013ee:	e02c      	b.n	800144a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	623b      	str	r3, [r7, #32]
          break;
 80013f6:	e029      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	3304      	adds	r3, #4
 80013fe:	623b      	str	r3, [r7, #32]
          break;
 8001400:	e024      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	3308      	adds	r3, #8
 8001408:	623b      	str	r3, [r7, #32]
          break;
 800140a:	e01f      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	330c      	adds	r3, #12
 8001412:	623b      	str	r3, [r7, #32]
          break;
 8001414:	e01a      	b.n	800144c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d102      	bne.n	8001424 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800141e:	2304      	movs	r3, #4
 8001420:	623b      	str	r3, [r7, #32]
          break;
 8001422:	e013      	b.n	800144c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d105      	bne.n	8001438 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800142c:	2308      	movs	r3, #8
 800142e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69fa      	ldr	r2, [r7, #28]
 8001434:	611a      	str	r2, [r3, #16]
          break;
 8001436:	e009      	b.n	800144c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001438:	2308      	movs	r3, #8
 800143a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69fa      	ldr	r2, [r7, #28]
 8001440:	615a      	str	r2, [r3, #20]
          break;
 8001442:	e003      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001444:	2300      	movs	r3, #0
 8001446:	623b      	str	r3, [r7, #32]
          break;
 8001448:	e000      	b.n	800144c <HAL_GPIO_Init+0x130>
          break;
 800144a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	2bff      	cmp	r3, #255	@ 0xff
 8001450:	d801      	bhi.n	8001456 <HAL_GPIO_Init+0x13a>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	e001      	b.n	800145a <HAL_GPIO_Init+0x13e>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3304      	adds	r3, #4
 800145a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	2bff      	cmp	r3, #255	@ 0xff
 8001460:	d802      	bhi.n	8001468 <HAL_GPIO_Init+0x14c>
 8001462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	e002      	b.n	800146e <HAL_GPIO_Init+0x152>
 8001468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146a:	3b08      	subs	r3, #8
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	210f      	movs	r1, #15
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	401a      	ands	r2, r3
 8001480:	6a39      	ldr	r1, [r7, #32]
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	fa01 f303 	lsl.w	r3, r1, r3
 8001488:	431a      	orrs	r2, r3
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 80b1 	beq.w	80015fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800149c:	4b4d      	ldr	r3, [pc, #308]	@ (80015d4 <HAL_GPIO_Init+0x2b8>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	4a4c      	ldr	r2, [pc, #304]	@ (80015d4 <HAL_GPIO_Init+0x2b8>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6193      	str	r3, [r2, #24]
 80014a8:	4b4a      	ldr	r3, [pc, #296]	@ (80015d4 <HAL_GPIO_Init+0x2b8>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	60bb      	str	r3, [r7, #8]
 80014b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014b4:	4a48      	ldr	r2, [pc, #288]	@ (80015d8 <HAL_GPIO_Init+0x2bc>)
 80014b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b8:	089b      	lsrs	r3, r3, #2
 80014ba:	3302      	adds	r3, #2
 80014bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	220f      	movs	r2, #15
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	43db      	mvns	r3, r3
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	4013      	ands	r3, r2
 80014d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a40      	ldr	r2, [pc, #256]	@ (80015dc <HAL_GPIO_Init+0x2c0>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d013      	beq.n	8001508 <HAL_GPIO_Init+0x1ec>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a3f      	ldr	r2, [pc, #252]	@ (80015e0 <HAL_GPIO_Init+0x2c4>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d00d      	beq.n	8001504 <HAL_GPIO_Init+0x1e8>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a3e      	ldr	r2, [pc, #248]	@ (80015e4 <HAL_GPIO_Init+0x2c8>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d007      	beq.n	8001500 <HAL_GPIO_Init+0x1e4>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4a3d      	ldr	r2, [pc, #244]	@ (80015e8 <HAL_GPIO_Init+0x2cc>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d101      	bne.n	80014fc <HAL_GPIO_Init+0x1e0>
 80014f8:	2303      	movs	r3, #3
 80014fa:	e006      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 80014fc:	2304      	movs	r3, #4
 80014fe:	e004      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 8001500:	2302      	movs	r3, #2
 8001502:	e002      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 8001508:	2300      	movs	r3, #0
 800150a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800150c:	f002 0203 	and.w	r2, r2, #3
 8001510:	0092      	lsls	r2, r2, #2
 8001512:	4093      	lsls	r3, r2
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	4313      	orrs	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800151a:	492f      	ldr	r1, [pc, #188]	@ (80015d8 <HAL_GPIO_Init+0x2bc>)
 800151c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151e:	089b      	lsrs	r3, r3, #2
 8001520:	3302      	adds	r3, #2
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d006      	beq.n	8001542 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001534:	4b2d      	ldr	r3, [pc, #180]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	492c      	ldr	r1, [pc, #176]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	4313      	orrs	r3, r2
 800153e:	608b      	str	r3, [r1, #8]
 8001540:	e006      	b.n	8001550 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001542:	4b2a      	ldr	r3, [pc, #168]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	43db      	mvns	r3, r3
 800154a:	4928      	ldr	r1, [pc, #160]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800154c:	4013      	ands	r3, r2
 800154e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d006      	beq.n	800156a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800155c:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800155e:	68da      	ldr	r2, [r3, #12]
 8001560:	4922      	ldr	r1, [pc, #136]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	60cb      	str	r3, [r1, #12]
 8001568:	e006      	b.n	8001578 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800156a:	4b20      	ldr	r3, [pc, #128]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800156c:	68da      	ldr	r2, [r3, #12]
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	43db      	mvns	r3, r3
 8001572:	491e      	ldr	r1, [pc, #120]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001574:	4013      	ands	r3, r2
 8001576:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d006      	beq.n	8001592 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001584:	4b19      	ldr	r3, [pc, #100]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	4918      	ldr	r1, [pc, #96]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	604b      	str	r3, [r1, #4]
 8001590:	e006      	b.n	80015a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001592:	4b16      	ldr	r3, [pc, #88]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	43db      	mvns	r3, r3
 800159a:	4914      	ldr	r1, [pc, #80]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800159c:	4013      	ands	r3, r2
 800159e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d021      	beq.n	80015f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015ac:	4b0f      	ldr	r3, [pc, #60]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	490e      	ldr	r1, [pc, #56]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	600b      	str	r3, [r1, #0]
 80015b8:	e021      	b.n	80015fe <HAL_GPIO_Init+0x2e2>
 80015ba:	bf00      	nop
 80015bc:	10320000 	.word	0x10320000
 80015c0:	10310000 	.word	0x10310000
 80015c4:	10220000 	.word	0x10220000
 80015c8:	10210000 	.word	0x10210000
 80015cc:	10120000 	.word	0x10120000
 80015d0:	10110000 	.word	0x10110000
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010000 	.word	0x40010000
 80015dc:	40010800 	.word	0x40010800
 80015e0:	40010c00 	.word	0x40010c00
 80015e4:	40011000 	.word	0x40011000
 80015e8:	40011400 	.word	0x40011400
 80015ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <HAL_GPIO_Init+0x304>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	43db      	mvns	r3, r3
 80015f8:	4909      	ldr	r1, [pc, #36]	@ (8001620 <HAL_GPIO_Init+0x304>)
 80015fa:	4013      	ands	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001600:	3301      	adds	r3, #1
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160a:	fa22 f303 	lsr.w	r3, r2, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	f47f ae8e 	bne.w	8001330 <HAL_GPIO_Init+0x14>
  }
}
 8001614:	bf00      	nop
 8001616:	bf00      	nop
 8001618:	372c      	adds	r7, #44	@ 0x2c
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	40010400 	.word	0x40010400

08001624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	460b      	mov	r3, r1
 800162e:	807b      	strh	r3, [r7, #2]
 8001630:	4613      	mov	r3, r2
 8001632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001634:	787b      	ldrb	r3, [r7, #1]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163a:	887a      	ldrh	r2, [r7, #2]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001640:	e003      	b.n	800164a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001642:	887b      	ldrh	r3, [r7, #2]
 8001644:	041a      	lsls	r2, r3, #16
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	611a      	str	r2, [r3, #16]
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800165e:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001660:	695a      	ldr	r2, [r3, #20]
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	4013      	ands	r3, r2
 8001666:	2b00      	cmp	r3, #0
 8001668:	d006      	beq.n	8001678 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800166a:	4a05      	ldr	r2, [pc, #20]	@ (8001680 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800166c:	88fb      	ldrh	r3, [r7, #6]
 800166e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001670:	88fb      	ldrh	r3, [r7, #6]
 8001672:	4618      	mov	r0, r3
 8001674:	f000 f806 	bl	8001684 <HAL_GPIO_EXTI_Callback>
  }
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40010400 	.word	0x40010400

08001684 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr

08001698 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e12b      	b.n	8001902 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d106      	bne.n	80016c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff fab2 	bl	8000c28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2224      	movs	r2, #36	@ 0x24
 80016c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 0201 	bic.w	r2, r2, #1
 80016da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80016ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80016fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80016fc:	f001 f960 	bl	80029c0 <HAL_RCC_GetPCLK1Freq>
 8001700:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4a81      	ldr	r2, [pc, #516]	@ (800190c <HAL_I2C_Init+0x274>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d807      	bhi.n	800171c <HAL_I2C_Init+0x84>
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4a80      	ldr	r2, [pc, #512]	@ (8001910 <HAL_I2C_Init+0x278>)
 8001710:	4293      	cmp	r3, r2
 8001712:	bf94      	ite	ls
 8001714:	2301      	movls	r3, #1
 8001716:	2300      	movhi	r3, #0
 8001718:	b2db      	uxtb	r3, r3
 800171a:	e006      	b.n	800172a <HAL_I2C_Init+0x92>
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	4a7d      	ldr	r2, [pc, #500]	@ (8001914 <HAL_I2C_Init+0x27c>)
 8001720:	4293      	cmp	r3, r2
 8001722:	bf94      	ite	ls
 8001724:	2301      	movls	r3, #1
 8001726:	2300      	movhi	r3, #0
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e0e7      	b.n	8001902 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4a78      	ldr	r2, [pc, #480]	@ (8001918 <HAL_I2C_Init+0x280>)
 8001736:	fba2 2303 	umull	r2, r3, r2, r3
 800173a:	0c9b      	lsrs	r3, r3, #18
 800173c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68ba      	ldr	r2, [r7, #8]
 800174e:	430a      	orrs	r2, r1
 8001750:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	4a6a      	ldr	r2, [pc, #424]	@ (800190c <HAL_I2C_Init+0x274>)
 8001762:	4293      	cmp	r3, r2
 8001764:	d802      	bhi.n	800176c <HAL_I2C_Init+0xd4>
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	3301      	adds	r3, #1
 800176a:	e009      	b.n	8001780 <HAL_I2C_Init+0xe8>
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001772:	fb02 f303 	mul.w	r3, r2, r3
 8001776:	4a69      	ldr	r2, [pc, #420]	@ (800191c <HAL_I2C_Init+0x284>)
 8001778:	fba2 2303 	umull	r2, r3, r2, r3
 800177c:	099b      	lsrs	r3, r3, #6
 800177e:	3301      	adds	r3, #1
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	6812      	ldr	r2, [r2, #0]
 8001784:	430b      	orrs	r3, r1
 8001786:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001792:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	495c      	ldr	r1, [pc, #368]	@ (800190c <HAL_I2C_Init+0x274>)
 800179c:	428b      	cmp	r3, r1
 800179e:	d819      	bhi.n	80017d4 <HAL_I2C_Init+0x13c>
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	1e59      	subs	r1, r3, #1
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80017ae:	1c59      	adds	r1, r3, #1
 80017b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80017b4:	400b      	ands	r3, r1
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d00a      	beq.n	80017d0 <HAL_I2C_Init+0x138>
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	1e59      	subs	r1, r3, #1
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80017c8:	3301      	adds	r3, #1
 80017ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017ce:	e051      	b.n	8001874 <HAL_I2C_Init+0x1dc>
 80017d0:	2304      	movs	r3, #4
 80017d2:	e04f      	b.n	8001874 <HAL_I2C_Init+0x1dc>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d111      	bne.n	8001800 <HAL_I2C_Init+0x168>
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	1e58      	subs	r0, r3, #1
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6859      	ldr	r1, [r3, #4]
 80017e4:	460b      	mov	r3, r1
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	440b      	add	r3, r1
 80017ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80017ee:	3301      	adds	r3, #1
 80017f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	bf0c      	ite	eq
 80017f8:	2301      	moveq	r3, #1
 80017fa:	2300      	movne	r3, #0
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	e012      	b.n	8001826 <HAL_I2C_Init+0x18e>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	1e58      	subs	r0, r3, #1
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6859      	ldr	r1, [r3, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	440b      	add	r3, r1
 800180e:	0099      	lsls	r1, r3, #2
 8001810:	440b      	add	r3, r1
 8001812:	fbb0 f3f3 	udiv	r3, r0, r3
 8001816:	3301      	adds	r3, #1
 8001818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800181c:	2b00      	cmp	r3, #0
 800181e:	bf0c      	ite	eq
 8001820:	2301      	moveq	r3, #1
 8001822:	2300      	movne	r3, #0
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <HAL_I2C_Init+0x196>
 800182a:	2301      	movs	r3, #1
 800182c:	e022      	b.n	8001874 <HAL_I2C_Init+0x1dc>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d10e      	bne.n	8001854 <HAL_I2C_Init+0x1bc>
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	1e58      	subs	r0, r3, #1
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6859      	ldr	r1, [r3, #4]
 800183e:	460b      	mov	r3, r1
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	440b      	add	r3, r1
 8001844:	fbb0 f3f3 	udiv	r3, r0, r3
 8001848:	3301      	adds	r3, #1
 800184a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800184e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001852:	e00f      	b.n	8001874 <HAL_I2C_Init+0x1dc>
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	1e58      	subs	r0, r3, #1
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6859      	ldr	r1, [r3, #4]
 800185c:	460b      	mov	r3, r1
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	0099      	lsls	r1, r3, #2
 8001864:	440b      	add	r3, r1
 8001866:	fbb0 f3f3 	udiv	r3, r0, r3
 800186a:	3301      	adds	r3, #1
 800186c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001870:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001874:	6879      	ldr	r1, [r7, #4]
 8001876:	6809      	ldr	r1, [r1, #0]
 8001878:	4313      	orrs	r3, r2
 800187a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	69da      	ldr	r2, [r3, #28]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a1b      	ldr	r3, [r3, #32]
 800188e:	431a      	orrs	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80018a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6911      	ldr	r1, [r2, #16]
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	68d2      	ldr	r2, [r2, #12]
 80018ae:	4311      	orrs	r1, r2
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	6812      	ldr	r2, [r2, #0]
 80018b4:	430b      	orrs	r3, r1
 80018b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	695a      	ldr	r2, [r3, #20]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	431a      	orrs	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	430a      	orrs	r2, r1
 80018d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f042 0201 	orr.w	r2, r2, #1
 80018e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2200      	movs	r2, #0
 80018e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2220      	movs	r2, #32
 80018ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	000186a0 	.word	0x000186a0
 8001910:	001e847f 	.word	0x001e847f
 8001914:	003d08ff 	.word	0x003d08ff
 8001918:	431bde83 	.word	0x431bde83
 800191c:	10624dd3 	.word	0x10624dd3

08001920 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b088      	sub	sp, #32
 8001924:	af02      	add	r7, sp, #8
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	607a      	str	r2, [r7, #4]
 800192a:	461a      	mov	r2, r3
 800192c:	460b      	mov	r3, r1
 800192e:	817b      	strh	r3, [r7, #10]
 8001930:	4613      	mov	r3, r2
 8001932:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001934:	f7ff fbb6 	bl	80010a4 <HAL_GetTick>
 8001938:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b20      	cmp	r3, #32
 8001944:	f040 80e0 	bne.w	8001b08 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	2319      	movs	r3, #25
 800194e:	2201      	movs	r2, #1
 8001950:	4970      	ldr	r1, [pc, #448]	@ (8001b14 <HAL_I2C_Master_Transmit+0x1f4>)
 8001952:	68f8      	ldr	r0, [r7, #12]
 8001954:	f000 fa92 	bl	8001e7c <I2C_WaitOnFlagUntilTimeout>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800195e:	2302      	movs	r3, #2
 8001960:	e0d3      	b.n	8001b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001968:	2b01      	cmp	r3, #1
 800196a:	d101      	bne.n	8001970 <HAL_I2C_Master_Transmit+0x50>
 800196c:	2302      	movs	r3, #2
 800196e:	e0cc      	b.n	8001b0a <HAL_I2C_Master_Transmit+0x1ea>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	2b01      	cmp	r3, #1
 8001984:	d007      	beq.n	8001996 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f042 0201 	orr.w	r2, r2, #1
 8001994:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2221      	movs	r2, #33	@ 0x21
 80019aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2210      	movs	r2, #16
 80019b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2200      	movs	r2, #0
 80019ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	893a      	ldrh	r2, [r7, #8]
 80019c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4a50      	ldr	r2, [pc, #320]	@ (8001b18 <HAL_I2C_Master_Transmit+0x1f8>)
 80019d6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80019d8:	8979      	ldrh	r1, [r7, #10]
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	6a3a      	ldr	r2, [r7, #32]
 80019de:	68f8      	ldr	r0, [r7, #12]
 80019e0:	f000 f9ca 	bl	8001d78 <I2C_MasterRequestWrite>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e08d      	b.n	8001b0a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	695b      	ldr	r3, [r3, #20]
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001a04:	e066      	b.n	8001ad4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	6a39      	ldr	r1, [r7, #32]
 8001a0a:	68f8      	ldr	r0, [r7, #12]
 8001a0c:	f000 fb50 	bl	80020b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d00d      	beq.n	8001a32 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	d107      	bne.n	8001a2e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a2c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e06b      	b.n	8001b0a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a36:	781a      	ldrb	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	695b      	ldr	r3, [r3, #20]
 8001a68:	f003 0304 	and.w	r3, r3, #4
 8001a6c:	2b04      	cmp	r3, #4
 8001a6e:	d11b      	bne.n	8001aa8 <HAL_I2C_Master_Transmit+0x188>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d017      	beq.n	8001aa8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a7c:	781a      	ldrb	r2, [r3, #0]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a88:	1c5a      	adds	r2, r3, #1
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	3b01      	subs	r3, #1
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	b29a      	uxth	r2, r3
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001aa8:	697a      	ldr	r2, [r7, #20]
 8001aaa:	6a39      	ldr	r1, [r7, #32]
 8001aac:	68f8      	ldr	r0, [r7, #12]
 8001aae:	f000 fb47 	bl	8002140 <I2C_WaitOnBTFFlagUntilTimeout>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d00d      	beq.n	8001ad4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abc:	2b04      	cmp	r3, #4
 8001abe:	d107      	bne.n	8001ad0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001ace:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e01a      	b.n	8001b0a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d194      	bne.n	8001a06 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2220      	movs	r2, #32
 8001af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001b04:	2300      	movs	r3, #0
 8001b06:	e000      	b.n	8001b0a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001b08:	2302      	movs	r3, #2
  }
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3718      	adds	r7, #24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	00100002 	.word	0x00100002
 8001b18:	ffff0000 	.word	0xffff0000

08001b1c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af02      	add	r7, sp, #8
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	607a      	str	r2, [r7, #4]
 8001b26:	603b      	str	r3, [r7, #0]
 8001b28:	460b      	mov	r3, r1
 8001b2a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001b2c:	f7ff faba 	bl	80010a4 <HAL_GetTick>
 8001b30:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	2b20      	cmp	r3, #32
 8001b40:	f040 8111 	bne.w	8001d66 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	2319      	movs	r3, #25
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	4988      	ldr	r1, [pc, #544]	@ (8001d70 <HAL_I2C_IsDeviceReady+0x254>)
 8001b4e:	68f8      	ldr	r0, [r7, #12]
 8001b50:	f000 f994 	bl	8001e7c <I2C_WaitOnFlagUntilTimeout>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	e104      	b.n	8001d68 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d101      	bne.n	8001b6c <HAL_I2C_IsDeviceReady+0x50>
 8001b68:	2302      	movs	r3, #2
 8001b6a:	e0fd      	b.n	8001d68 <HAL_I2C_IsDeviceReady+0x24c>
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d007      	beq.n	8001b92 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f042 0201 	orr.w	r2, r2, #1
 8001b90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ba0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2224      	movs	r2, #36	@ 0x24
 8001ba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2200      	movs	r2, #0
 8001bae:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	4a70      	ldr	r2, [pc, #448]	@ (8001d74 <HAL_I2C_IsDeviceReady+0x258>)
 8001bb4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001bc4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 f952 	bl	8001e7c <I2C_WaitOnFlagUntilTimeout>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d00d      	beq.n	8001bfa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001be8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001bec:	d103      	bne.n	8001bf6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bf4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e0b6      	b.n	8001d68 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001bfa:	897b      	ldrh	r3, [r7, #10]
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001c08:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001c0a:	f7ff fa4b 	bl	80010a4 <HAL_GetTick>
 8001c0e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	bf0c      	ite	eq
 8001c1e:	2301      	moveq	r3, #1
 8001c20:	2300      	movne	r3, #0
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	695b      	ldr	r3, [r3, #20]
 8001c2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c34:	bf0c      	ite	eq
 8001c36:	2301      	moveq	r3, #1
 8001c38:	2300      	movne	r3, #0
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001c3e:	e025      	b.n	8001c8c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001c40:	f7ff fa30 	bl	80010a4 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	683a      	ldr	r2, [r7, #0]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d302      	bcc.n	8001c56 <HAL_I2C_IsDeviceReady+0x13a>
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d103      	bne.n	8001c5e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	22a0      	movs	r2, #160	@ 0xa0
 8001c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	695b      	ldr	r3, [r3, #20]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	bf0c      	ite	eq
 8001c6c:	2301      	moveq	r3, #1
 8001c6e:	2300      	movne	r3, #0
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c82:	bf0c      	ite	eq
 8001c84:	2301      	moveq	r3, #1
 8001c86:	2300      	movne	r3, #0
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	2ba0      	cmp	r3, #160	@ 0xa0
 8001c96:	d005      	beq.n	8001ca4 <HAL_I2C_IsDeviceReady+0x188>
 8001c98:	7dfb      	ldrb	r3, [r7, #23]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d102      	bne.n	8001ca4 <HAL_I2C_IsDeviceReady+0x188>
 8001c9e:	7dbb      	ldrb	r3, [r7, #22]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0cd      	beq.n	8001c40 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d129      	bne.n	8001d0e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cc8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cca:	2300      	movs	r3, #0
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	2319      	movs	r3, #25
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4921      	ldr	r1, [pc, #132]	@ (8001d70 <HAL_I2C_IsDeviceReady+0x254>)
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f000 f8c6 	bl	8001e7c <I2C_WaitOnFlagUntilTimeout>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e036      	b.n	8001d68 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2220      	movs	r2, #32
 8001cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	e02c      	b.n	8001d68 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d1c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d26:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	2319      	movs	r3, #25
 8001d2e:	2201      	movs	r2, #1
 8001d30:	490f      	ldr	r1, [pc, #60]	@ (8001d70 <HAL_I2C_IsDeviceReady+0x254>)
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	f000 f8a2 	bl	8001e7c <I2C_WaitOnFlagUntilTimeout>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e012      	b.n	8001d68 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	3301      	adds	r3, #1
 8001d46:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	f4ff af32 	bcc.w	8001bb6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2220      	movs	r2, #32
 8001d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001d66:	2302      	movs	r3, #2
  }
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3720      	adds	r7, #32
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	00100002 	.word	0x00100002
 8001d74:	ffff0000 	.word	0xffff0000

08001d78 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af02      	add	r7, sp, #8
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	607a      	str	r2, [r7, #4]
 8001d82:	603b      	str	r3, [r7, #0]
 8001d84:	460b      	mov	r3, r1
 8001d86:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d006      	beq.n	8001da2 <I2C_MasterRequestWrite+0x2a>
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d003      	beq.n	8001da2 <I2C_MasterRequestWrite+0x2a>
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001da0:	d108      	bne.n	8001db4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	e00b      	b.n	8001dcc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001db8:	2b12      	cmp	r3, #18
 8001dba:	d107      	bne.n	8001dcc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f000 f84f 	bl	8001e7c <I2C_WaitOnFlagUntilTimeout>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00d      	beq.n	8001e00 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001df2:	d103      	bne.n	8001dfc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dfa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e035      	b.n	8001e6c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	691b      	ldr	r3, [r3, #16]
 8001e04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001e08:	d108      	bne.n	8001e1c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001e0a:	897b      	ldrh	r3, [r7, #10]
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	461a      	mov	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001e18:	611a      	str	r2, [r3, #16]
 8001e1a:	e01b      	b.n	8001e54 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001e1c:	897b      	ldrh	r3, [r7, #10]
 8001e1e:	11db      	asrs	r3, r3, #7
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	f003 0306 	and.w	r3, r3, #6
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	f063 030f 	orn	r3, r3, #15
 8001e2c:	b2da      	uxtb	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	490e      	ldr	r1, [pc, #56]	@ (8001e74 <I2C_MasterRequestWrite+0xfc>)
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f000 f898 	bl	8001f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e010      	b.n	8001e6c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001e4a:	897b      	ldrh	r3, [r7, #10]
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	4907      	ldr	r1, [pc, #28]	@ (8001e78 <I2C_MasterRequestWrite+0x100>)
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 f888 	bl	8001f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e000      	b.n	8001e6c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3718      	adds	r7, #24
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	00010008 	.word	0x00010008
 8001e78:	00010002 	.word	0x00010002

08001e7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	603b      	str	r3, [r7, #0]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e8c:	e048      	b.n	8001f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e94:	d044      	beq.n	8001f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e96:	f7ff f905 	bl	80010a4 <HAL_GetTick>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d302      	bcc.n	8001eac <I2C_WaitOnFlagUntilTimeout+0x30>
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d139      	bne.n	8001f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	0c1b      	lsrs	r3, r3, #16
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d10d      	bne.n	8001ed2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	695b      	ldr	r3, [r3, #20]
 8001ebc:	43da      	mvns	r2, r3
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	bf0c      	ite	eq
 8001ec8:	2301      	moveq	r3, #1
 8001eca:	2300      	movne	r3, #0
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	461a      	mov	r2, r3
 8001ed0:	e00c      	b.n	8001eec <I2C_WaitOnFlagUntilTimeout+0x70>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	43da      	mvns	r2, r3
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	4013      	ands	r3, r2
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	bf0c      	ite	eq
 8001ee4:	2301      	moveq	r3, #1
 8001ee6:	2300      	movne	r3, #0
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	461a      	mov	r2, r3
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d116      	bne.n	8001f20 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2220      	movs	r2, #32
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2200      	movs	r2, #0
 8001f04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0c:	f043 0220 	orr.w	r2, r3, #32
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e023      	b.n	8001f68 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	0c1b      	lsrs	r3, r3, #16
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d10d      	bne.n	8001f46 <I2C_WaitOnFlagUntilTimeout+0xca>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	695b      	ldr	r3, [r3, #20]
 8001f30:	43da      	mvns	r2, r3
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	4013      	ands	r3, r2
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	bf0c      	ite	eq
 8001f3c:	2301      	moveq	r3, #1
 8001f3e:	2300      	movne	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	461a      	mov	r2, r3
 8001f44:	e00c      	b.n	8001f60 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	43da      	mvns	r2, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	4013      	ands	r3, r2
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	bf0c      	ite	eq
 8001f58:	2301      	moveq	r3, #1
 8001f5a:	2300      	movne	r3, #0
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	461a      	mov	r2, r3
 8001f60:	79fb      	ldrb	r3, [r7, #7]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d093      	beq.n	8001e8e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
 8001f7c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f7e:	e071      	b.n	8002064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f8e:	d123      	bne.n	8001fd8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f9e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001fa8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2200      	movs	r2, #0
 8001fae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2220      	movs	r2, #32
 8001fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	f043 0204 	orr.w	r2, r3, #4
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e067      	b.n	80020a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fde:	d041      	beq.n	8002064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fe0:	f7ff f860 	bl	80010a4 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d302      	bcc.n	8001ff6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d136      	bne.n	8002064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	0c1b      	lsrs	r3, r3, #16
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d10c      	bne.n	800201a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	43da      	mvns	r2, r3
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	4013      	ands	r3, r2
 800200c:	b29b      	uxth	r3, r3
 800200e:	2b00      	cmp	r3, #0
 8002010:	bf14      	ite	ne
 8002012:	2301      	movne	r3, #1
 8002014:	2300      	moveq	r3, #0
 8002016:	b2db      	uxtb	r3, r3
 8002018:	e00b      	b.n	8002032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	43da      	mvns	r2, r3
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	4013      	ands	r3, r2
 8002026:	b29b      	uxth	r3, r3
 8002028:	2b00      	cmp	r3, #0
 800202a:	bf14      	ite	ne
 800202c:	2301      	movne	r3, #1
 800202e:	2300      	moveq	r3, #0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	2b00      	cmp	r3, #0
 8002034:	d016      	beq.n	8002064 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2220      	movs	r2, #32
 8002040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002050:	f043 0220 	orr.w	r2, r3, #32
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e021      	b.n	80020a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	0c1b      	lsrs	r3, r3, #16
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b01      	cmp	r3, #1
 800206c:	d10c      	bne.n	8002088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	695b      	ldr	r3, [r3, #20]
 8002074:	43da      	mvns	r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	4013      	ands	r3, r2
 800207a:	b29b      	uxth	r3, r3
 800207c:	2b00      	cmp	r3, #0
 800207e:	bf14      	ite	ne
 8002080:	2301      	movne	r3, #1
 8002082:	2300      	moveq	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	e00b      	b.n	80020a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	43da      	mvns	r2, r3
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	4013      	ands	r3, r2
 8002094:	b29b      	uxth	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	bf14      	ite	ne
 800209a:	2301      	movne	r3, #1
 800209c:	2300      	moveq	r3, #0
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f47f af6d 	bne.w	8001f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80020a6:	2300      	movs	r3, #0
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020bc:	e034      	b.n	8002128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f886 	bl	80021d0 <I2C_IsAcknowledgeFailed>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e034      	b.n	8002138 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d4:	d028      	beq.n	8002128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020d6:	f7fe ffe5 	bl	80010a4 <HAL_GetTick>
 80020da:	4602      	mov	r2, r0
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	1ad3      	subs	r3, r2, r3
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d302      	bcc.n	80020ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d11d      	bne.n	8002128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020f6:	2b80      	cmp	r3, #128	@ 0x80
 80020f8:	d016      	beq.n	8002128 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2220      	movs	r2, #32
 8002104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002114:	f043 0220 	orr.w	r2, r3, #32
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e007      	b.n	8002138 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	695b      	ldr	r3, [r3, #20]
 800212e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002132:	2b80      	cmp	r3, #128	@ 0x80
 8002134:	d1c3      	bne.n	80020be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800214c:	e034      	b.n	80021b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	f000 f83e 	bl	80021d0 <I2C_IsAcknowledgeFailed>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e034      	b.n	80021c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002164:	d028      	beq.n	80021b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002166:	f7fe ff9d 	bl	80010a4 <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	429a      	cmp	r2, r3
 8002174:	d302      	bcc.n	800217c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d11d      	bne.n	80021b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	f003 0304 	and.w	r3, r3, #4
 8002186:	2b04      	cmp	r3, #4
 8002188:	d016      	beq.n	80021b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a4:	f043 0220 	orr.w	r2, r3, #32
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e007      	b.n	80021c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	d1c3      	bne.n	800214e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3710      	adds	r7, #16
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	695b      	ldr	r3, [r3, #20]
 80021de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021e6:	d11b      	bne.n	8002220 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80021f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2220      	movs	r2, #32
 80021fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	f043 0204 	orr.w	r2, r3, #4
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002220:	2300      	movs	r3, #0
}
 8002222:	4618      	mov	r0, r3
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	bc80      	pop	{r7}
 800222a:	4770      	bx	lr

0800222c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d101      	bne.n	800223e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e272      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	f000 8087 	beq.w	800235a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800224c:	4b92      	ldr	r3, [pc, #584]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 030c 	and.w	r3, r3, #12
 8002254:	2b04      	cmp	r3, #4
 8002256:	d00c      	beq.n	8002272 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002258:	4b8f      	ldr	r3, [pc, #572]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f003 030c 	and.w	r3, r3, #12
 8002260:	2b08      	cmp	r3, #8
 8002262:	d112      	bne.n	800228a <HAL_RCC_OscConfig+0x5e>
 8002264:	4b8c      	ldr	r3, [pc, #560]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800226c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002270:	d10b      	bne.n	800228a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002272:	4b89      	ldr	r3, [pc, #548]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d06c      	beq.n	8002358 <HAL_RCC_OscConfig+0x12c>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d168      	bne.n	8002358 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e24c      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002292:	d106      	bne.n	80022a2 <HAL_RCC_OscConfig+0x76>
 8002294:	4b80      	ldr	r3, [pc, #512]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a7f      	ldr	r2, [pc, #508]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 800229a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800229e:	6013      	str	r3, [r2, #0]
 80022a0:	e02e      	b.n	8002300 <HAL_RCC_OscConfig+0xd4>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10c      	bne.n	80022c4 <HAL_RCC_OscConfig+0x98>
 80022aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a7a      	ldr	r2, [pc, #488]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	4b78      	ldr	r3, [pc, #480]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a77      	ldr	r2, [pc, #476]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	e01d      	b.n	8002300 <HAL_RCC_OscConfig+0xd4>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022cc:	d10c      	bne.n	80022e8 <HAL_RCC_OscConfig+0xbc>
 80022ce:	4b72      	ldr	r3, [pc, #456]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a71      	ldr	r2, [pc, #452]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	4b6f      	ldr	r3, [pc, #444]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a6e      	ldr	r2, [pc, #440]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	e00b      	b.n	8002300 <HAL_RCC_OscConfig+0xd4>
 80022e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	4b68      	ldr	r3, [pc, #416]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a67      	ldr	r2, [pc, #412]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80022fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d013      	beq.n	8002330 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7fe fecc 	bl	80010a4 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002310:	f7fe fec8 	bl	80010a4 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b64      	cmp	r3, #100	@ 0x64
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e200      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002322:	4b5d      	ldr	r3, [pc, #372]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d0f0      	beq.n	8002310 <HAL_RCC_OscConfig+0xe4>
 800232e:	e014      	b.n	800235a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7fe feb8 	bl	80010a4 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002338:	f7fe feb4 	bl	80010a4 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b64      	cmp	r3, #100	@ 0x64
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e1ec      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234a:	4b53      	ldr	r3, [pc, #332]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0x10c>
 8002356:	e000      	b.n	800235a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d063      	beq.n	800242e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002366:	4b4c      	ldr	r3, [pc, #304]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 030c 	and.w	r3, r3, #12
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00b      	beq.n	800238a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002372:	4b49      	ldr	r3, [pc, #292]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f003 030c 	and.w	r3, r3, #12
 800237a:	2b08      	cmp	r3, #8
 800237c:	d11c      	bne.n	80023b8 <HAL_RCC_OscConfig+0x18c>
 800237e:	4b46      	ldr	r3, [pc, #280]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d116      	bne.n	80023b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238a:	4b43      	ldr	r3, [pc, #268]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d005      	beq.n	80023a2 <HAL_RCC_OscConfig+0x176>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	691b      	ldr	r3, [r3, #16]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d001      	beq.n	80023a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e1c0      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a2:	4b3d      	ldr	r3, [pc, #244]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	695b      	ldr	r3, [r3, #20]
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	4939      	ldr	r1, [pc, #228]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b6:	e03a      	b.n	800242e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d020      	beq.n	8002402 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023c0:	4b36      	ldr	r3, [pc, #216]	@ (800249c <HAL_RCC_OscConfig+0x270>)
 80023c2:	2201      	movs	r2, #1
 80023c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c6:	f7fe fe6d 	bl	80010a4 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ce:	f7fe fe69 	bl	80010a4 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e1a1      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0f0      	beq.n	80023ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	695b      	ldr	r3, [r3, #20]
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	4927      	ldr	r1, [pc, #156]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	600b      	str	r3, [r1, #0]
 8002400:	e015      	b.n	800242e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002402:	4b26      	ldr	r3, [pc, #152]	@ (800249c <HAL_RCC_OscConfig+0x270>)
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002408:	f7fe fe4c 	bl	80010a4 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002410:	f7fe fe48 	bl	80010a4 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e180      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002422:	4b1d      	ldr	r3, [pc, #116]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0308 	and.w	r3, r3, #8
 8002436:	2b00      	cmp	r3, #0
 8002438:	d03a      	beq.n	80024b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	699b      	ldr	r3, [r3, #24]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d019      	beq.n	8002476 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002442:	4b17      	ldr	r3, [pc, #92]	@ (80024a0 <HAL_RCC_OscConfig+0x274>)
 8002444:	2201      	movs	r2, #1
 8002446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002448:	f7fe fe2c 	bl	80010a4 <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002450:	f7fe fe28 	bl	80010a4 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e160      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002462:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <HAL_RCC_OscConfig+0x26c>)
 8002464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d0f0      	beq.n	8002450 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800246e:	2001      	movs	r0, #1
 8002470:	f000 face 	bl	8002a10 <RCC_Delay>
 8002474:	e01c      	b.n	80024b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002476:	4b0a      	ldr	r3, [pc, #40]	@ (80024a0 <HAL_RCC_OscConfig+0x274>)
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247c:	f7fe fe12 	bl	80010a4 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002482:	e00f      	b.n	80024a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002484:	f7fe fe0e 	bl	80010a4 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d908      	bls.n	80024a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e146      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	42420000 	.word	0x42420000
 80024a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a4:	4b92      	ldr	r3, [pc, #584]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80024a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1e9      	bne.n	8002484 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 80a6 	beq.w	800260a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024be:	2300      	movs	r3, #0
 80024c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024c2:	4b8b      	ldr	r3, [pc, #556]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10d      	bne.n	80024ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ce:	4b88      	ldr	r3, [pc, #544]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	4a87      	ldr	r2, [pc, #540]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80024d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024d8:	61d3      	str	r3, [r2, #28]
 80024da:	4b85      	ldr	r3, [pc, #532]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e2:	60bb      	str	r3, [r7, #8]
 80024e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024e6:	2301      	movs	r3, #1
 80024e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ea:	4b82      	ldr	r3, [pc, #520]	@ (80026f4 <HAL_RCC_OscConfig+0x4c8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d118      	bne.n	8002528 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024f6:	4b7f      	ldr	r3, [pc, #508]	@ (80026f4 <HAL_RCC_OscConfig+0x4c8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a7e      	ldr	r2, [pc, #504]	@ (80026f4 <HAL_RCC_OscConfig+0x4c8>)
 80024fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002502:	f7fe fdcf 	bl	80010a4 <HAL_GetTick>
 8002506:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002508:	e008      	b.n	800251c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800250a:	f7fe fdcb 	bl	80010a4 <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b64      	cmp	r3, #100	@ 0x64
 8002516:	d901      	bls.n	800251c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e103      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251c:	4b75      	ldr	r3, [pc, #468]	@ (80026f4 <HAL_RCC_OscConfig+0x4c8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002524:	2b00      	cmp	r3, #0
 8002526:	d0f0      	beq.n	800250a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d106      	bne.n	800253e <HAL_RCC_OscConfig+0x312>
 8002530:	4b6f      	ldr	r3, [pc, #444]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	4a6e      	ldr	r2, [pc, #440]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	6213      	str	r3, [r2, #32]
 800253c:	e02d      	b.n	800259a <HAL_RCC_OscConfig+0x36e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d10c      	bne.n	8002560 <HAL_RCC_OscConfig+0x334>
 8002546:	4b6a      	ldr	r3, [pc, #424]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	4a69      	ldr	r2, [pc, #420]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 800254c:	f023 0301 	bic.w	r3, r3, #1
 8002550:	6213      	str	r3, [r2, #32]
 8002552:	4b67      	ldr	r3, [pc, #412]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	4a66      	ldr	r2, [pc, #408]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002558:	f023 0304 	bic.w	r3, r3, #4
 800255c:	6213      	str	r3, [r2, #32]
 800255e:	e01c      	b.n	800259a <HAL_RCC_OscConfig+0x36e>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	2b05      	cmp	r3, #5
 8002566:	d10c      	bne.n	8002582 <HAL_RCC_OscConfig+0x356>
 8002568:	4b61      	ldr	r3, [pc, #388]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	4a60      	ldr	r2, [pc, #384]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 800256e:	f043 0304 	orr.w	r3, r3, #4
 8002572:	6213      	str	r3, [r2, #32]
 8002574:	4b5e      	ldr	r3, [pc, #376]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	4a5d      	ldr	r2, [pc, #372]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	6213      	str	r3, [r2, #32]
 8002580:	e00b      	b.n	800259a <HAL_RCC_OscConfig+0x36e>
 8002582:	4b5b      	ldr	r3, [pc, #364]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002584:	6a1b      	ldr	r3, [r3, #32]
 8002586:	4a5a      	ldr	r2, [pc, #360]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002588:	f023 0301 	bic.w	r3, r3, #1
 800258c:	6213      	str	r3, [r2, #32]
 800258e:	4b58      	ldr	r3, [pc, #352]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002590:	6a1b      	ldr	r3, [r3, #32]
 8002592:	4a57      	ldr	r2, [pc, #348]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002594:	f023 0304 	bic.w	r3, r3, #4
 8002598:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d015      	beq.n	80025ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a2:	f7fe fd7f 	bl	80010a4 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a8:	e00a      	b.n	80025c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025aa:	f7fe fd7b 	bl	80010a4 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e0b1      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025c0:	4b4b      	ldr	r3, [pc, #300]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d0ee      	beq.n	80025aa <HAL_RCC_OscConfig+0x37e>
 80025cc:	e014      	b.n	80025f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ce:	f7fe fd69 	bl	80010a4 <HAL_GetTick>
 80025d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025d4:	e00a      	b.n	80025ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025d6:	f7fe fd65 	bl	80010a4 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e09b      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ec:	4b40      	ldr	r3, [pc, #256]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1ee      	bne.n	80025d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025f8:	7dfb      	ldrb	r3, [r7, #23]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d105      	bne.n	800260a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025fe:	4b3c      	ldr	r3, [pc, #240]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	4a3b      	ldr	r2, [pc, #236]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002604:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002608:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	2b00      	cmp	r3, #0
 8002610:	f000 8087 	beq.w	8002722 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002614:	4b36      	ldr	r3, [pc, #216]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 030c 	and.w	r3, r3, #12
 800261c:	2b08      	cmp	r3, #8
 800261e:	d061      	beq.n	80026e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	2b02      	cmp	r3, #2
 8002626:	d146      	bne.n	80026b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002628:	4b33      	ldr	r3, [pc, #204]	@ (80026f8 <HAL_RCC_OscConfig+0x4cc>)
 800262a:	2200      	movs	r2, #0
 800262c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262e:	f7fe fd39 	bl	80010a4 <HAL_GetTick>
 8002632:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002636:	f7fe fd35 	bl	80010a4 <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e06d      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002648:	4b29      	ldr	r3, [pc, #164]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1f0      	bne.n	8002636 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800265c:	d108      	bne.n	8002670 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800265e:	4b24      	ldr	r3, [pc, #144]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	4921      	ldr	r1, [pc, #132]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 800266c:	4313      	orrs	r3, r2
 800266e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002670:	4b1f      	ldr	r3, [pc, #124]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a19      	ldr	r1, [r3, #32]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002680:	430b      	orrs	r3, r1
 8002682:	491b      	ldr	r1, [pc, #108]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <HAL_RCC_OscConfig+0x4cc>)
 800268a:	2201      	movs	r2, #1
 800268c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268e:	f7fe fd09 	bl	80010a4 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002694:	e008      	b.n	80026a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002696:	f7fe fd05 	bl	80010a4 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e03d      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026a8:	4b11      	ldr	r3, [pc, #68]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d0f0      	beq.n	8002696 <HAL_RCC_OscConfig+0x46a>
 80026b4:	e035      	b.n	8002722 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b6:	4b10      	ldr	r3, [pc, #64]	@ (80026f8 <HAL_RCC_OscConfig+0x4cc>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026bc:	f7fe fcf2 	bl	80010a4 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c2:	e008      	b.n	80026d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c4:	f7fe fcee 	bl	80010a4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d901      	bls.n	80026d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e026      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d6:	4b06      	ldr	r3, [pc, #24]	@ (80026f0 <HAL_RCC_OscConfig+0x4c4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x498>
 80026e2:	e01e      	b.n	8002722 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	69db      	ldr	r3, [r3, #28]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d107      	bne.n	80026fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e019      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40007000 	.word	0x40007000
 80026f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026fc:	4b0b      	ldr	r3, [pc, #44]	@ (800272c <HAL_RCC_OscConfig+0x500>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a1b      	ldr	r3, [r3, #32]
 800270c:	429a      	cmp	r2, r3
 800270e:	d106      	bne.n	800271e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800271a:	429a      	cmp	r2, r3
 800271c:	d001      	beq.n	8002722 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e000      	b.n	8002724 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40021000 	.word	0x40021000

08002730 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d101      	bne.n	8002744 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e0d0      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002744:	4b6a      	ldr	r3, [pc, #424]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	429a      	cmp	r2, r3
 8002750:	d910      	bls.n	8002774 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002752:	4b67      	ldr	r3, [pc, #412]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f023 0207 	bic.w	r2, r3, #7
 800275a:	4965      	ldr	r1, [pc, #404]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	4313      	orrs	r3, r2
 8002760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002762:	4b63      	ldr	r3, [pc, #396]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d001      	beq.n	8002774 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e0b8      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d020      	beq.n	80027c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0304 	and.w	r3, r3, #4
 8002788:	2b00      	cmp	r3, #0
 800278a:	d005      	beq.n	8002798 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800278c:	4b59      	ldr	r3, [pc, #356]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	4a58      	ldr	r2, [pc, #352]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002792:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002796:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0308 	and.w	r3, r3, #8
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d005      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027a4:	4b53      	ldr	r3, [pc, #332]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	4a52      	ldr	r2, [pc, #328]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80027aa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80027ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b0:	4b50      	ldr	r3, [pc, #320]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	494d      	ldr	r1, [pc, #308]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80027be:	4313      	orrs	r3, r2
 80027c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d040      	beq.n	8002850 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d6:	4b47      	ldr	r3, [pc, #284]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d115      	bne.n	800280e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e07f      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d107      	bne.n	80027fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ee:	4b41      	ldr	r3, [pc, #260]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d109      	bne.n	800280e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e073      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027fe:	4b3d      	ldr	r3, [pc, #244]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e06b      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800280e:	4b39      	ldr	r3, [pc, #228]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f023 0203 	bic.w	r2, r3, #3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	4936      	ldr	r1, [pc, #216]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 800281c:	4313      	orrs	r3, r2
 800281e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002820:	f7fe fc40 	bl	80010a4 <HAL_GetTick>
 8002824:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002826:	e00a      	b.n	800283e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002828:	f7fe fc3c 	bl	80010a4 <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002836:	4293      	cmp	r3, r2
 8002838:	d901      	bls.n	800283e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e053      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800283e:	4b2d      	ldr	r3, [pc, #180]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 020c 	and.w	r2, r3, #12
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	429a      	cmp	r2, r3
 800284e:	d1eb      	bne.n	8002828 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002850:	4b27      	ldr	r3, [pc, #156]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0307 	and.w	r3, r3, #7
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	429a      	cmp	r2, r3
 800285c:	d210      	bcs.n	8002880 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800285e:	4b24      	ldr	r3, [pc, #144]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f023 0207 	bic.w	r2, r3, #7
 8002866:	4922      	ldr	r1, [pc, #136]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	4313      	orrs	r3, r2
 800286c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800286e:	4b20      	ldr	r3, [pc, #128]	@ (80028f0 <HAL_RCC_ClockConfig+0x1c0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0307 	and.w	r3, r3, #7
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d001      	beq.n	8002880 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e032      	b.n	80028e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	d008      	beq.n	800289e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800288c:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4916      	ldr	r1, [pc, #88]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 800289a:	4313      	orrs	r3, r2
 800289c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d009      	beq.n	80028be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028aa:	4b12      	ldr	r3, [pc, #72]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	00db      	lsls	r3, r3, #3
 80028b8:	490e      	ldr	r1, [pc, #56]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028be:	f000 f821 	bl	8002904 <HAL_RCC_GetSysClockFreq>
 80028c2:	4602      	mov	r2, r0
 80028c4:	4b0b      	ldr	r3, [pc, #44]	@ (80028f4 <HAL_RCC_ClockConfig+0x1c4>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	091b      	lsrs	r3, r3, #4
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	490a      	ldr	r1, [pc, #40]	@ (80028f8 <HAL_RCC_ClockConfig+0x1c8>)
 80028d0:	5ccb      	ldrb	r3, [r1, r3]
 80028d2:	fa22 f303 	lsr.w	r3, r2, r3
 80028d6:	4a09      	ldr	r2, [pc, #36]	@ (80028fc <HAL_RCC_ClockConfig+0x1cc>)
 80028d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028da:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_RCC_ClockConfig+0x1d0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe fb9e 	bl	8001020 <HAL_InitTick>

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40022000 	.word	0x40022000
 80028f4:	40021000 	.word	0x40021000
 80028f8:	08003f54 	.word	0x08003f54
 80028fc:	20000000 	.word	0x20000000
 8002900:	20000004 	.word	0x20000004

08002904 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002904:	b480      	push	{r7}
 8002906:	b087      	sub	sp, #28
 8002908:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800290a:	2300      	movs	r3, #0
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	2300      	movs	r3, #0
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
 8002916:	2300      	movs	r3, #0
 8002918:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800291a:	2300      	movs	r3, #0
 800291c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800291e:	4b1e      	ldr	r3, [pc, #120]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x94>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	2b04      	cmp	r3, #4
 800292c:	d002      	beq.n	8002934 <HAL_RCC_GetSysClockFreq+0x30>
 800292e:	2b08      	cmp	r3, #8
 8002930:	d003      	beq.n	800293a <HAL_RCC_GetSysClockFreq+0x36>
 8002932:	e027      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002934:	4b19      	ldr	r3, [pc, #100]	@ (800299c <HAL_RCC_GetSysClockFreq+0x98>)
 8002936:	613b      	str	r3, [r7, #16]
      break;
 8002938:	e027      	b.n	800298a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	0c9b      	lsrs	r3, r3, #18
 800293e:	f003 030f 	and.w	r3, r3, #15
 8002942:	4a17      	ldr	r2, [pc, #92]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002944:	5cd3      	ldrb	r3, [r2, r3]
 8002946:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d010      	beq.n	8002974 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002952:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x94>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	0c5b      	lsrs	r3, r3, #17
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	4a11      	ldr	r2, [pc, #68]	@ (80029a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800295e:	5cd3      	ldrb	r3, [r2, r3]
 8002960:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a0d      	ldr	r2, [pc, #52]	@ (800299c <HAL_RCC_GetSysClockFreq+0x98>)
 8002966:	fb03 f202 	mul.w	r2, r3, r2
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	e004      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a0c      	ldr	r2, [pc, #48]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002978:	fb02 f303 	mul.w	r3, r2, r3
 800297c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	613b      	str	r3, [r7, #16]
      break;
 8002982:	e002      	b.n	800298a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002984:	4b05      	ldr	r3, [pc, #20]	@ (800299c <HAL_RCC_GetSysClockFreq+0x98>)
 8002986:	613b      	str	r3, [r7, #16]
      break;
 8002988:	bf00      	nop
    }
  }
  return sysclockfreq;
 800298a:	693b      	ldr	r3, [r7, #16]
}
 800298c:	4618      	mov	r0, r3
 800298e:	371c      	adds	r7, #28
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40021000 	.word	0x40021000
 800299c:	007a1200 	.word	0x007a1200
 80029a0:	08003f6c 	.word	0x08003f6c
 80029a4:	08003f7c 	.word	0x08003f7c
 80029a8:	003d0900 	.word	0x003d0900

080029ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029b0:	4b02      	ldr	r3, [pc, #8]	@ (80029bc <HAL_RCC_GetHCLKFreq+0x10>)
 80029b2:	681b      	ldr	r3, [r3, #0]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr
 80029bc:	20000000 	.word	0x20000000

080029c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029c4:	f7ff fff2 	bl	80029ac <HAL_RCC_GetHCLKFreq>
 80029c8:	4602      	mov	r2, r0
 80029ca:	4b05      	ldr	r3, [pc, #20]	@ (80029e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	0a1b      	lsrs	r3, r3, #8
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	4903      	ldr	r1, [pc, #12]	@ (80029e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029d6:	5ccb      	ldrb	r3, [r1, r3]
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029dc:	4618      	mov	r0, r3
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	08003f64 	.word	0x08003f64

080029e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029ec:	f7ff ffde 	bl	80029ac <HAL_RCC_GetHCLKFreq>
 80029f0:	4602      	mov	r2, r0
 80029f2:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	0adb      	lsrs	r3, r3, #11
 80029f8:	f003 0307 	and.w	r3, r3, #7
 80029fc:	4903      	ldr	r1, [pc, #12]	@ (8002a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80029fe:	5ccb      	ldrb	r3, [r1, r3]
 8002a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	08003f64 	.word	0x08003f64

08002a10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a18:	4b0a      	ldr	r3, [pc, #40]	@ (8002a44 <RCC_Delay+0x34>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002a48 <RCC_Delay+0x38>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0a5b      	lsrs	r3, r3, #9
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	fb02 f303 	mul.w	r3, r2, r3
 8002a2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a2c:	bf00      	nop
  }
  while (Delay --);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1e5a      	subs	r2, r3, #1
 8002a32:	60fa      	str	r2, [r7, #12]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1f9      	bne.n	8002a2c <RCC_Delay+0x1c>
}
 8002a38:	bf00      	nop
 8002a3a:	bf00      	nop
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr
 8002a44:	20000000 	.word	0x20000000
 8002a48:	10624dd3 	.word	0x10624dd3

08002a4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e041      	b.n	8002ae2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d106      	bne.n	8002a78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7fe f918 	bl	8000ca8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3304      	adds	r3, #4
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	f000 fa12 	bl	8002eb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2201      	movs	r2, #1
 8002a94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b084      	sub	sp, #16
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d020      	beq.n	8002b4e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d01b      	beq.n	8002b4e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f06f 0202 	mvn.w	r2, #2
 8002b1e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f003 0303 	and.w	r3, r3, #3
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f9a1 	bl	8002e7c <HAL_TIM_IC_CaptureCallback>
 8002b3a:	e005      	b.n	8002b48 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 f994 	bl	8002e6a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	f000 f9a3 	bl	8002e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d020      	beq.n	8002b9a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d01b      	beq.n	8002b9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f06f 0204 	mvn.w	r2, #4
 8002b6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2202      	movs	r2, #2
 8002b70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f97b 	bl	8002e7c <HAL_TIM_IC_CaptureCallback>
 8002b86:	e005      	b.n	8002b94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f000 f96e 	bl	8002e6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f97d 	bl	8002e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	f003 0308 	and.w	r3, r3, #8
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d020      	beq.n	8002be6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d01b      	beq.n	8002be6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f06f 0208 	mvn.w	r2, #8
 8002bb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2204      	movs	r2, #4
 8002bbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	69db      	ldr	r3, [r3, #28]
 8002bc4:	f003 0303 	and.w	r3, r3, #3
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d003      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f000 f955 	bl	8002e7c <HAL_TIM_IC_CaptureCallback>
 8002bd2:	e005      	b.n	8002be0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 f948 	bl	8002e6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f957 	bl	8002e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d020      	beq.n	8002c32 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f003 0310 	and.w	r3, r3, #16
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d01b      	beq.n	8002c32 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f06f 0210 	mvn.w	r2, #16
 8002c02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2208      	movs	r2, #8
 8002c08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d003      	beq.n	8002c20 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f92f 	bl	8002e7c <HAL_TIM_IC_CaptureCallback>
 8002c1e:	e005      	b.n	8002c2c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f922 	bl	8002e6a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f000 f931 	bl	8002e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d00c      	beq.n	8002c56 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d007      	beq.n	8002c56 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f06f 0201 	mvn.w	r2, #1
 8002c4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 f901 	bl	8002e58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00c      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d007      	beq.n	8002c7a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002c72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 fa88 	bl	800318a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00c      	beq.n	8002c9e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f901 	bl	8002ea0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00c      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f003 0320 	and.w	r3, r3, #32
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d007      	beq.n	8002cc2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f06f 0220 	mvn.w	r2, #32
 8002cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 fa5b 	bl	8003178 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002cc2:	bf00      	nop
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b084      	sub	sp, #16
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
 8002cd2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_TIM_ConfigClockSource+0x1c>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e0b4      	b.n	8002e50 <HAL_TIM_ConfigClockSource+0x186>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d04:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d0c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d1e:	d03e      	beq.n	8002d9e <HAL_TIM_ConfigClockSource+0xd4>
 8002d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d24:	f200 8087 	bhi.w	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d2c:	f000 8086 	beq.w	8002e3c <HAL_TIM_ConfigClockSource+0x172>
 8002d30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d34:	d87f      	bhi.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d36:	2b70      	cmp	r3, #112	@ 0x70
 8002d38:	d01a      	beq.n	8002d70 <HAL_TIM_ConfigClockSource+0xa6>
 8002d3a:	2b70      	cmp	r3, #112	@ 0x70
 8002d3c:	d87b      	bhi.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d3e:	2b60      	cmp	r3, #96	@ 0x60
 8002d40:	d050      	beq.n	8002de4 <HAL_TIM_ConfigClockSource+0x11a>
 8002d42:	2b60      	cmp	r3, #96	@ 0x60
 8002d44:	d877      	bhi.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d46:	2b50      	cmp	r3, #80	@ 0x50
 8002d48:	d03c      	beq.n	8002dc4 <HAL_TIM_ConfigClockSource+0xfa>
 8002d4a:	2b50      	cmp	r3, #80	@ 0x50
 8002d4c:	d873      	bhi.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d4e:	2b40      	cmp	r3, #64	@ 0x40
 8002d50:	d058      	beq.n	8002e04 <HAL_TIM_ConfigClockSource+0x13a>
 8002d52:	2b40      	cmp	r3, #64	@ 0x40
 8002d54:	d86f      	bhi.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d56:	2b30      	cmp	r3, #48	@ 0x30
 8002d58:	d064      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x15a>
 8002d5a:	2b30      	cmp	r3, #48	@ 0x30
 8002d5c:	d86b      	bhi.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d5e:	2b20      	cmp	r3, #32
 8002d60:	d060      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x15a>
 8002d62:	2b20      	cmp	r3, #32
 8002d64:	d867      	bhi.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d05c      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x15a>
 8002d6a:	2b10      	cmp	r3, #16
 8002d6c:	d05a      	beq.n	8002e24 <HAL_TIM_ConfigClockSource+0x15a>
 8002d6e:	e062      	b.n	8002e36 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002d80:	f000 f97d 	bl	800307e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002d92:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	609a      	str	r2, [r3, #8]
      break;
 8002d9c:	e04f      	b.n	8002e3e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002dae:	f000 f966 	bl	800307e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dc0:	609a      	str	r2, [r3, #8]
      break;
 8002dc2:	e03c      	b.n	8002e3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	f000 f8dd 	bl	8002f90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2150      	movs	r1, #80	@ 0x50
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f000 f934 	bl	800304a <TIM_ITRx_SetConfig>
      break;
 8002de2:	e02c      	b.n	8002e3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002df0:	461a      	mov	r2, r3
 8002df2:	f000 f8fb 	bl	8002fec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2160      	movs	r1, #96	@ 0x60
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 f924 	bl	800304a <TIM_ITRx_SetConfig>
      break;
 8002e02:	e01c      	b.n	8002e3e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e10:	461a      	mov	r2, r3
 8002e12:	f000 f8bd 	bl	8002f90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2140      	movs	r1, #64	@ 0x40
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f000 f914 	bl	800304a <TIM_ITRx_SetConfig>
      break;
 8002e22:	e00c      	b.n	8002e3e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4610      	mov	r0, r2
 8002e30:	f000 f90b 	bl	800304a <TIM_ITRx_SetConfig>
      break;
 8002e34:	e003      	b.n	8002e3e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	73fb      	strb	r3, [r7, #15]
      break;
 8002e3a:	e000      	b.n	8002e3e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e3c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bc80      	pop	{r7}
 8002e68:	4770      	bx	lr

08002e6a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e6a:	b480      	push	{r7}
 8002e6c:	b083      	sub	sp, #12
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e72:	bf00      	nop
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr

08002e8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b083      	sub	sp, #12
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr

08002ea0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr
	...

08002eb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a2f      	ldr	r2, [pc, #188]	@ (8002f84 <TIM_Base_SetConfig+0xd0>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d00b      	beq.n	8002ee4 <TIM_Base_SetConfig+0x30>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ed2:	d007      	beq.n	8002ee4 <TIM_Base_SetConfig+0x30>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a2c      	ldr	r2, [pc, #176]	@ (8002f88 <TIM_Base_SetConfig+0xd4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d003      	beq.n	8002ee4 <TIM_Base_SetConfig+0x30>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a2b      	ldr	r2, [pc, #172]	@ (8002f8c <TIM_Base_SetConfig+0xd8>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d108      	bne.n	8002ef6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a22      	ldr	r2, [pc, #136]	@ (8002f84 <TIM_Base_SetConfig+0xd0>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d00b      	beq.n	8002f16 <TIM_Base_SetConfig+0x62>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f04:	d007      	beq.n	8002f16 <TIM_Base_SetConfig+0x62>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a1f      	ldr	r2, [pc, #124]	@ (8002f88 <TIM_Base_SetConfig+0xd4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d003      	beq.n	8002f16 <TIM_Base_SetConfig+0x62>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a1e      	ldr	r2, [pc, #120]	@ (8002f8c <TIM_Base_SetConfig+0xd8>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d108      	bne.n	8002f28 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a0d      	ldr	r2, [pc, #52]	@ (8002f84 <TIM_Base_SetConfig+0xd0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d103      	bne.n	8002f5c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	691a      	ldr	r2, [r3, #16]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0301 	and.w	r3, r3, #1
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d005      	beq.n	8002f7a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	f023 0201 	bic.w	r2, r3, #1
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	611a      	str	r2, [r3, #16]
  }
}
 8002f7a:	bf00      	nop
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bc80      	pop	{r7}
 8002f82:	4770      	bx	lr
 8002f84:	40012c00 	.word	0x40012c00
 8002f88:	40000400 	.word	0x40000400
 8002f8c:	40000800 	.word	0x40000800

08002f90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b087      	sub	sp, #28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	60b9      	str	r1, [r7, #8]
 8002f9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	f023 0201 	bic.w	r2, r3, #1
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	699b      	ldr	r3, [r3, #24]
 8002fb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	693a      	ldr	r2, [r7, #16]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	f023 030a 	bic.w	r3, r3, #10
 8002fcc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fce:	697a      	ldr	r2, [r7, #20]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	697a      	ldr	r2, [r7, #20]
 8002fe0:	621a      	str	r2, [r3, #32]
}
 8002fe2:	bf00      	nop
 8002fe4:	371c      	adds	r7, #28
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr

08002fec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b087      	sub	sp, #28
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	f023 0210 	bic.w	r2, r3, #16
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	699b      	ldr	r3, [r3, #24]
 800300e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003016:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	031b      	lsls	r3, r3, #12
 800301c:	693a      	ldr	r2, [r7, #16]
 800301e:	4313      	orrs	r3, r2
 8003020:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003028:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	4313      	orrs	r3, r2
 8003032:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	693a      	ldr	r2, [r7, #16]
 8003038:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	621a      	str	r2, [r3, #32]
}
 8003040:	bf00      	nop
 8003042:	371c      	adds	r7, #28
 8003044:	46bd      	mov	sp, r7
 8003046:	bc80      	pop	{r7}
 8003048:	4770      	bx	lr

0800304a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800304a:	b480      	push	{r7}
 800304c:	b085      	sub	sp, #20
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
 8003052:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003060:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4313      	orrs	r3, r2
 8003068:	f043 0307 	orr.w	r3, r3, #7
 800306c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	68fa      	ldr	r2, [r7, #12]
 8003072:	609a      	str	r2, [r3, #8]
}
 8003074:	bf00      	nop
 8003076:	3714      	adds	r7, #20
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr

0800307e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800307e:	b480      	push	{r7}
 8003080:	b087      	sub	sp, #28
 8003082:	af00      	add	r7, sp, #0
 8003084:	60f8      	str	r0, [r7, #12]
 8003086:	60b9      	str	r1, [r7, #8]
 8003088:	607a      	str	r2, [r7, #4]
 800308a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003098:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	021a      	lsls	r2, r3, #8
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	431a      	orrs	r2, r3
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	609a      	str	r2, [r3, #8]
}
 80030b2:	bf00      	nop
 80030b4:	371c      	adds	r7, #28
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr

080030bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d101      	bne.n	80030d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030d0:	2302      	movs	r3, #2
 80030d2:	e046      	b.n	8003162 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	4313      	orrs	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a16      	ldr	r2, [pc, #88]	@ (800316c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d00e      	beq.n	8003136 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003120:	d009      	beq.n	8003136 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a12      	ldr	r2, [pc, #72]	@ (8003170 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d004      	beq.n	8003136 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a10      	ldr	r2, [pc, #64]	@ (8003174 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d10c      	bne.n	8003150 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800313c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	4313      	orrs	r3, r2
 8003146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3714      	adds	r7, #20
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr
 800316c:	40012c00 	.word	0x40012c00
 8003170:	40000400 	.word	0x40000400
 8003174:	40000800 	.word	0x40000800

08003178 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr

0800318a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800318a:	b480      	push	{r7}
 800318c:	b083      	sub	sp, #12
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr

0800319c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e042      	b.n	8003234 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d106      	bne.n	80031c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f7fd fdb0 	bl	8000d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2224      	movs	r2, #36	@ 0x24
 80031cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 f971 	bl	80034c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	691a      	ldr	r2, [r3, #16]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695a      	ldr	r2, [r3, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003204:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003214:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2220      	movs	r2, #32
 8003228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3708      	adds	r7, #8
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b08a      	sub	sp, #40	@ 0x28
 8003240:	af02      	add	r7, sp, #8
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	603b      	str	r3, [r7, #0]
 8003248:	4613      	mov	r3, r2
 800324a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b20      	cmp	r3, #32
 800325a:	d175      	bne.n	8003348 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d002      	beq.n	8003268 <HAL_UART_Transmit+0x2c>
 8003262:	88fb      	ldrh	r3, [r7, #6]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d101      	bne.n	800326c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e06e      	b.n	800334a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2200      	movs	r2, #0
 8003270:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2221      	movs	r2, #33	@ 0x21
 8003276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800327a:	f7fd ff13 	bl	80010a4 <HAL_GetTick>
 800327e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	88fa      	ldrh	r2, [r7, #6]
 8003284:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	88fa      	ldrh	r2, [r7, #6]
 800328a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003294:	d108      	bne.n	80032a8 <HAL_UART_Transmit+0x6c>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d104      	bne.n	80032a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800329e:	2300      	movs	r3, #0
 80032a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	61bb      	str	r3, [r7, #24]
 80032a6:	e003      	b.n	80032b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80032ac:	2300      	movs	r3, #0
 80032ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80032b0:	e02e      	b.n	8003310 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	2200      	movs	r2, #0
 80032ba:	2180      	movs	r1, #128	@ 0x80
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f848 	bl	8003352 <UART_WaitOnFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2220      	movs	r2, #32
 80032cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e03a      	b.n	800334a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10b      	bne.n	80032f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	881b      	ldrh	r3, [r3, #0]
 80032de:	461a      	mov	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	3302      	adds	r3, #2
 80032ee:	61bb      	str	r3, [r7, #24]
 80032f0:	e007      	b.n	8003302 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	781a      	ldrb	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	3301      	adds	r3, #1
 8003300:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003306:	b29b      	uxth	r3, r3
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003314:	b29b      	uxth	r3, r3
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1cb      	bne.n	80032b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2200      	movs	r2, #0
 8003322:	2140      	movs	r1, #64	@ 0x40
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f000 f814 	bl	8003352 <UART_WaitOnFlagUntilTimeout>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e006      	b.n	800334a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2220      	movs	r2, #32
 8003340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	e000      	b.n	800334a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003348:	2302      	movs	r3, #2
  }
}
 800334a:	4618      	mov	r0, r3
 800334c:	3720      	adds	r7, #32
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b086      	sub	sp, #24
 8003356:	af00      	add	r7, sp, #0
 8003358:	60f8      	str	r0, [r7, #12]
 800335a:	60b9      	str	r1, [r7, #8]
 800335c:	603b      	str	r3, [r7, #0]
 800335e:	4613      	mov	r3, r2
 8003360:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003362:	e03b      	b.n	80033dc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003364:	6a3b      	ldr	r3, [r7, #32]
 8003366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800336a:	d037      	beq.n	80033dc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800336c:	f7fd fe9a 	bl	80010a4 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	6a3a      	ldr	r2, [r7, #32]
 8003378:	429a      	cmp	r2, r3
 800337a:	d302      	bcc.n	8003382 <UART_WaitOnFlagUntilTimeout+0x30>
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e03a      	b.n	80033fc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	f003 0304 	and.w	r3, r3, #4
 8003390:	2b00      	cmp	r3, #0
 8003392:	d023      	beq.n	80033dc <UART_WaitOnFlagUntilTimeout+0x8a>
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	2b80      	cmp	r3, #128	@ 0x80
 8003398:	d020      	beq.n	80033dc <UART_WaitOnFlagUntilTimeout+0x8a>
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b40      	cmp	r3, #64	@ 0x40
 800339e:	d01d      	beq.n	80033dc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0308 	and.w	r3, r3, #8
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d116      	bne.n	80033dc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033ae:	2300      	movs	r3, #0
 80033b0:	617b      	str	r3, [r7, #20]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	617b      	str	r3, [r7, #20]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f81d 	bl	8003404 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2208      	movs	r2, #8
 80033ce:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e00f      	b.n	80033fc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	4013      	ands	r3, r2
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	bf0c      	ite	eq
 80033ec:	2301      	moveq	r3, #1
 80033ee:	2300      	movne	r3, #0
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	79fb      	ldrb	r3, [r7, #7]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d0b4      	beq.n	8003364 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003404:	b480      	push	{r7}
 8003406:	b095      	sub	sp, #84	@ 0x54
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	330c      	adds	r3, #12
 8003412:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003416:	e853 3f00 	ldrex	r3, [r3]
 800341a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800341c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800341e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	330c      	adds	r3, #12
 800342a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800342c:	643a      	str	r2, [r7, #64]	@ 0x40
 800342e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003430:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003432:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003434:	e841 2300 	strex	r3, r2, [r1]
 8003438:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800343a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1e5      	bne.n	800340c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	3314      	adds	r3, #20
 8003446:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003448:	6a3b      	ldr	r3, [r7, #32]
 800344a:	e853 3f00 	ldrex	r3, [r3]
 800344e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f023 0301 	bic.w	r3, r3, #1
 8003456:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3314      	adds	r3, #20
 800345e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003460:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003462:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003464:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003466:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003468:	e841 2300 	strex	r3, r2, [r1]
 800346c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800346e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e5      	bne.n	8003440 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003478:	2b01      	cmp	r3, #1
 800347a:	d119      	bne.n	80034b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	330c      	adds	r3, #12
 8003482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	e853 3f00 	ldrex	r3, [r3]
 800348a:	60bb      	str	r3, [r7, #8]
   return(result);
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	f023 0310 	bic.w	r3, r3, #16
 8003492:	647b      	str	r3, [r7, #68]	@ 0x44
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	330c      	adds	r3, #12
 800349a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800349c:	61ba      	str	r2, [r7, #24]
 800349e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a0:	6979      	ldr	r1, [r7, #20]
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	e841 2300 	strex	r3, r2, [r1]
 80034a8:	613b      	str	r3, [r7, #16]
   return(result);
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1e5      	bne.n	800347c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2220      	movs	r2, #32
 80034b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80034be:	bf00      	nop
 80034c0:	3754      	adds	r7, #84	@ 0x54
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr

080034c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68da      	ldr	r2, [r3, #12]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	430a      	orrs	r2, r1
 80034e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689a      	ldr	r2, [r3, #8]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	431a      	orrs	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003502:	f023 030c 	bic.w	r3, r3, #12
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	6812      	ldr	r2, [r2, #0]
 800350a:	68b9      	ldr	r1, [r7, #8]
 800350c:	430b      	orrs	r3, r1
 800350e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	699a      	ldr	r2, [r3, #24]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	430a      	orrs	r2, r1
 8003524:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a2c      	ldr	r2, [pc, #176]	@ (80035dc <UART_SetConfig+0x114>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d103      	bne.n	8003538 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003530:	f7ff fa5a 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 8003534:	60f8      	str	r0, [r7, #12]
 8003536:	e002      	b.n	800353e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003538:	f7ff fa42 	bl	80029c0 <HAL_RCC_GetPCLK1Freq>
 800353c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	009a      	lsls	r2, r3, #2
 8003548:	441a      	add	r2, r3
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	fbb2 f3f3 	udiv	r3, r2, r3
 8003554:	4a22      	ldr	r2, [pc, #136]	@ (80035e0 <UART_SetConfig+0x118>)
 8003556:	fba2 2303 	umull	r2, r3, r2, r3
 800355a:	095b      	lsrs	r3, r3, #5
 800355c:	0119      	lsls	r1, r3, #4
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	4613      	mov	r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	4413      	add	r3, r2
 8003566:	009a      	lsls	r2, r3, #2
 8003568:	441a      	add	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	fbb2 f2f3 	udiv	r2, r2, r3
 8003574:	4b1a      	ldr	r3, [pc, #104]	@ (80035e0 <UART_SetConfig+0x118>)
 8003576:	fba3 0302 	umull	r0, r3, r3, r2
 800357a:	095b      	lsrs	r3, r3, #5
 800357c:	2064      	movs	r0, #100	@ 0x64
 800357e:	fb00 f303 	mul.w	r3, r0, r3
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	3332      	adds	r3, #50	@ 0x32
 8003588:	4a15      	ldr	r2, [pc, #84]	@ (80035e0 <UART_SetConfig+0x118>)
 800358a:	fba2 2303 	umull	r2, r3, r2, r3
 800358e:	095b      	lsrs	r3, r3, #5
 8003590:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003594:	4419      	add	r1, r3
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	009a      	lsls	r2, r3, #2
 80035a0:	441a      	add	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <UART_SetConfig+0x118>)
 80035ae:	fba3 0302 	umull	r0, r3, r3, r2
 80035b2:	095b      	lsrs	r3, r3, #5
 80035b4:	2064      	movs	r0, #100	@ 0x64
 80035b6:	fb00 f303 	mul.w	r3, r0, r3
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	011b      	lsls	r3, r3, #4
 80035be:	3332      	adds	r3, #50	@ 0x32
 80035c0:	4a07      	ldr	r2, [pc, #28]	@ (80035e0 <UART_SetConfig+0x118>)
 80035c2:	fba2 2303 	umull	r2, r3, r2, r3
 80035c6:	095b      	lsrs	r3, r3, #5
 80035c8:	f003 020f 	and.w	r2, r3, #15
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	440a      	add	r2, r1
 80035d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035d4:	bf00      	nop
 80035d6:	3710      	adds	r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40013800 	.word	0x40013800
 80035e0:	51eb851f 	.word	0x51eb851f

080035e4 <std>:
 80035e4:	2300      	movs	r3, #0
 80035e6:	b510      	push	{r4, lr}
 80035e8:	4604      	mov	r4, r0
 80035ea:	e9c0 3300 	strd	r3, r3, [r0]
 80035ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80035f2:	6083      	str	r3, [r0, #8]
 80035f4:	8181      	strh	r1, [r0, #12]
 80035f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80035f8:	81c2      	strh	r2, [r0, #14]
 80035fa:	6183      	str	r3, [r0, #24]
 80035fc:	4619      	mov	r1, r3
 80035fe:	2208      	movs	r2, #8
 8003600:	305c      	adds	r0, #92	@ 0x5c
 8003602:	f000 f9e7 	bl	80039d4 <memset>
 8003606:	4b0d      	ldr	r3, [pc, #52]	@ (800363c <std+0x58>)
 8003608:	6224      	str	r4, [r4, #32]
 800360a:	6263      	str	r3, [r4, #36]	@ 0x24
 800360c:	4b0c      	ldr	r3, [pc, #48]	@ (8003640 <std+0x5c>)
 800360e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003610:	4b0c      	ldr	r3, [pc, #48]	@ (8003644 <std+0x60>)
 8003612:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003614:	4b0c      	ldr	r3, [pc, #48]	@ (8003648 <std+0x64>)
 8003616:	6323      	str	r3, [r4, #48]	@ 0x30
 8003618:	4b0c      	ldr	r3, [pc, #48]	@ (800364c <std+0x68>)
 800361a:	429c      	cmp	r4, r3
 800361c:	d006      	beq.n	800362c <std+0x48>
 800361e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003622:	4294      	cmp	r4, r2
 8003624:	d002      	beq.n	800362c <std+0x48>
 8003626:	33d0      	adds	r3, #208	@ 0xd0
 8003628:	429c      	cmp	r4, r3
 800362a:	d105      	bne.n	8003638 <std+0x54>
 800362c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003634:	f000 ba46 	b.w	8003ac4 <__retarget_lock_init_recursive>
 8003638:	bd10      	pop	{r4, pc}
 800363a:	bf00      	nop
 800363c:	08003825 	.word	0x08003825
 8003640:	08003847 	.word	0x08003847
 8003644:	0800387f 	.word	0x0800387f
 8003648:	080038a3 	.word	0x080038a3
 800364c:	200005f8 	.word	0x200005f8

08003650 <stdio_exit_handler>:
 8003650:	4a02      	ldr	r2, [pc, #8]	@ (800365c <stdio_exit_handler+0xc>)
 8003652:	4903      	ldr	r1, [pc, #12]	@ (8003660 <stdio_exit_handler+0x10>)
 8003654:	4803      	ldr	r0, [pc, #12]	@ (8003664 <stdio_exit_handler+0x14>)
 8003656:	f000 b869 	b.w	800372c <_fwalk_sglue>
 800365a:	bf00      	nop
 800365c:	2000000c 	.word	0x2000000c
 8003660:	08003db9 	.word	0x08003db9
 8003664:	2000001c 	.word	0x2000001c

08003668 <cleanup_stdio>:
 8003668:	6841      	ldr	r1, [r0, #4]
 800366a:	4b0c      	ldr	r3, [pc, #48]	@ (800369c <cleanup_stdio+0x34>)
 800366c:	b510      	push	{r4, lr}
 800366e:	4299      	cmp	r1, r3
 8003670:	4604      	mov	r4, r0
 8003672:	d001      	beq.n	8003678 <cleanup_stdio+0x10>
 8003674:	f000 fba0 	bl	8003db8 <_fflush_r>
 8003678:	68a1      	ldr	r1, [r4, #8]
 800367a:	4b09      	ldr	r3, [pc, #36]	@ (80036a0 <cleanup_stdio+0x38>)
 800367c:	4299      	cmp	r1, r3
 800367e:	d002      	beq.n	8003686 <cleanup_stdio+0x1e>
 8003680:	4620      	mov	r0, r4
 8003682:	f000 fb99 	bl	8003db8 <_fflush_r>
 8003686:	68e1      	ldr	r1, [r4, #12]
 8003688:	4b06      	ldr	r3, [pc, #24]	@ (80036a4 <cleanup_stdio+0x3c>)
 800368a:	4299      	cmp	r1, r3
 800368c:	d004      	beq.n	8003698 <cleanup_stdio+0x30>
 800368e:	4620      	mov	r0, r4
 8003690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003694:	f000 bb90 	b.w	8003db8 <_fflush_r>
 8003698:	bd10      	pop	{r4, pc}
 800369a:	bf00      	nop
 800369c:	200005f8 	.word	0x200005f8
 80036a0:	20000660 	.word	0x20000660
 80036a4:	200006c8 	.word	0x200006c8

080036a8 <global_stdio_init.part.0>:
 80036a8:	b510      	push	{r4, lr}
 80036aa:	4b0b      	ldr	r3, [pc, #44]	@ (80036d8 <global_stdio_init.part.0+0x30>)
 80036ac:	4c0b      	ldr	r4, [pc, #44]	@ (80036dc <global_stdio_init.part.0+0x34>)
 80036ae:	4a0c      	ldr	r2, [pc, #48]	@ (80036e0 <global_stdio_init.part.0+0x38>)
 80036b0:	4620      	mov	r0, r4
 80036b2:	601a      	str	r2, [r3, #0]
 80036b4:	2104      	movs	r1, #4
 80036b6:	2200      	movs	r2, #0
 80036b8:	f7ff ff94 	bl	80035e4 <std>
 80036bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80036c0:	2201      	movs	r2, #1
 80036c2:	2109      	movs	r1, #9
 80036c4:	f7ff ff8e 	bl	80035e4 <std>
 80036c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80036cc:	2202      	movs	r2, #2
 80036ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80036d2:	2112      	movs	r1, #18
 80036d4:	f7ff bf86 	b.w	80035e4 <std>
 80036d8:	20000730 	.word	0x20000730
 80036dc:	200005f8 	.word	0x200005f8
 80036e0:	08003651 	.word	0x08003651

080036e4 <__sfp_lock_acquire>:
 80036e4:	4801      	ldr	r0, [pc, #4]	@ (80036ec <__sfp_lock_acquire+0x8>)
 80036e6:	f000 b9ee 	b.w	8003ac6 <__retarget_lock_acquire_recursive>
 80036ea:	bf00      	nop
 80036ec:	20000739 	.word	0x20000739

080036f0 <__sfp_lock_release>:
 80036f0:	4801      	ldr	r0, [pc, #4]	@ (80036f8 <__sfp_lock_release+0x8>)
 80036f2:	f000 b9e9 	b.w	8003ac8 <__retarget_lock_release_recursive>
 80036f6:	bf00      	nop
 80036f8:	20000739 	.word	0x20000739

080036fc <__sinit>:
 80036fc:	b510      	push	{r4, lr}
 80036fe:	4604      	mov	r4, r0
 8003700:	f7ff fff0 	bl	80036e4 <__sfp_lock_acquire>
 8003704:	6a23      	ldr	r3, [r4, #32]
 8003706:	b11b      	cbz	r3, 8003710 <__sinit+0x14>
 8003708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800370c:	f7ff bff0 	b.w	80036f0 <__sfp_lock_release>
 8003710:	4b04      	ldr	r3, [pc, #16]	@ (8003724 <__sinit+0x28>)
 8003712:	6223      	str	r3, [r4, #32]
 8003714:	4b04      	ldr	r3, [pc, #16]	@ (8003728 <__sinit+0x2c>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d1f5      	bne.n	8003708 <__sinit+0xc>
 800371c:	f7ff ffc4 	bl	80036a8 <global_stdio_init.part.0>
 8003720:	e7f2      	b.n	8003708 <__sinit+0xc>
 8003722:	bf00      	nop
 8003724:	08003669 	.word	0x08003669
 8003728:	20000730 	.word	0x20000730

0800372c <_fwalk_sglue>:
 800372c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003730:	4607      	mov	r7, r0
 8003732:	4688      	mov	r8, r1
 8003734:	4614      	mov	r4, r2
 8003736:	2600      	movs	r6, #0
 8003738:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800373c:	f1b9 0901 	subs.w	r9, r9, #1
 8003740:	d505      	bpl.n	800374e <_fwalk_sglue+0x22>
 8003742:	6824      	ldr	r4, [r4, #0]
 8003744:	2c00      	cmp	r4, #0
 8003746:	d1f7      	bne.n	8003738 <_fwalk_sglue+0xc>
 8003748:	4630      	mov	r0, r6
 800374a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800374e:	89ab      	ldrh	r3, [r5, #12]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d907      	bls.n	8003764 <_fwalk_sglue+0x38>
 8003754:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003758:	3301      	adds	r3, #1
 800375a:	d003      	beq.n	8003764 <_fwalk_sglue+0x38>
 800375c:	4629      	mov	r1, r5
 800375e:	4638      	mov	r0, r7
 8003760:	47c0      	blx	r8
 8003762:	4306      	orrs	r6, r0
 8003764:	3568      	adds	r5, #104	@ 0x68
 8003766:	e7e9      	b.n	800373c <_fwalk_sglue+0x10>

08003768 <_puts_r>:
 8003768:	6a03      	ldr	r3, [r0, #32]
 800376a:	b570      	push	{r4, r5, r6, lr}
 800376c:	4605      	mov	r5, r0
 800376e:	460e      	mov	r6, r1
 8003770:	6884      	ldr	r4, [r0, #8]
 8003772:	b90b      	cbnz	r3, 8003778 <_puts_r+0x10>
 8003774:	f7ff ffc2 	bl	80036fc <__sinit>
 8003778:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800377a:	07db      	lsls	r3, r3, #31
 800377c:	d405      	bmi.n	800378a <_puts_r+0x22>
 800377e:	89a3      	ldrh	r3, [r4, #12]
 8003780:	0598      	lsls	r0, r3, #22
 8003782:	d402      	bmi.n	800378a <_puts_r+0x22>
 8003784:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003786:	f000 f99e 	bl	8003ac6 <__retarget_lock_acquire_recursive>
 800378a:	89a3      	ldrh	r3, [r4, #12]
 800378c:	0719      	lsls	r1, r3, #28
 800378e:	d502      	bpl.n	8003796 <_puts_r+0x2e>
 8003790:	6923      	ldr	r3, [r4, #16]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d135      	bne.n	8003802 <_puts_r+0x9a>
 8003796:	4621      	mov	r1, r4
 8003798:	4628      	mov	r0, r5
 800379a:	f000 f8c5 	bl	8003928 <__swsetup_r>
 800379e:	b380      	cbz	r0, 8003802 <_puts_r+0x9a>
 80037a0:	f04f 35ff 	mov.w	r5, #4294967295
 80037a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80037a6:	07da      	lsls	r2, r3, #31
 80037a8:	d405      	bmi.n	80037b6 <_puts_r+0x4e>
 80037aa:	89a3      	ldrh	r3, [r4, #12]
 80037ac:	059b      	lsls	r3, r3, #22
 80037ae:	d402      	bmi.n	80037b6 <_puts_r+0x4e>
 80037b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80037b2:	f000 f989 	bl	8003ac8 <__retarget_lock_release_recursive>
 80037b6:	4628      	mov	r0, r5
 80037b8:	bd70      	pop	{r4, r5, r6, pc}
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	da04      	bge.n	80037c8 <_puts_r+0x60>
 80037be:	69a2      	ldr	r2, [r4, #24]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	dc17      	bgt.n	80037f4 <_puts_r+0x8c>
 80037c4:	290a      	cmp	r1, #10
 80037c6:	d015      	beq.n	80037f4 <_puts_r+0x8c>
 80037c8:	6823      	ldr	r3, [r4, #0]
 80037ca:	1c5a      	adds	r2, r3, #1
 80037cc:	6022      	str	r2, [r4, #0]
 80037ce:	7019      	strb	r1, [r3, #0]
 80037d0:	68a3      	ldr	r3, [r4, #8]
 80037d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80037d6:	3b01      	subs	r3, #1
 80037d8:	60a3      	str	r3, [r4, #8]
 80037da:	2900      	cmp	r1, #0
 80037dc:	d1ed      	bne.n	80037ba <_puts_r+0x52>
 80037de:	2b00      	cmp	r3, #0
 80037e0:	da11      	bge.n	8003806 <_puts_r+0x9e>
 80037e2:	4622      	mov	r2, r4
 80037e4:	210a      	movs	r1, #10
 80037e6:	4628      	mov	r0, r5
 80037e8:	f000 f85f 	bl	80038aa <__swbuf_r>
 80037ec:	3001      	adds	r0, #1
 80037ee:	d0d7      	beq.n	80037a0 <_puts_r+0x38>
 80037f0:	250a      	movs	r5, #10
 80037f2:	e7d7      	b.n	80037a4 <_puts_r+0x3c>
 80037f4:	4622      	mov	r2, r4
 80037f6:	4628      	mov	r0, r5
 80037f8:	f000 f857 	bl	80038aa <__swbuf_r>
 80037fc:	3001      	adds	r0, #1
 80037fe:	d1e7      	bne.n	80037d0 <_puts_r+0x68>
 8003800:	e7ce      	b.n	80037a0 <_puts_r+0x38>
 8003802:	3e01      	subs	r6, #1
 8003804:	e7e4      	b.n	80037d0 <_puts_r+0x68>
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	1c5a      	adds	r2, r3, #1
 800380a:	6022      	str	r2, [r4, #0]
 800380c:	220a      	movs	r2, #10
 800380e:	701a      	strb	r2, [r3, #0]
 8003810:	e7ee      	b.n	80037f0 <_puts_r+0x88>
	...

08003814 <puts>:
 8003814:	4b02      	ldr	r3, [pc, #8]	@ (8003820 <puts+0xc>)
 8003816:	4601      	mov	r1, r0
 8003818:	6818      	ldr	r0, [r3, #0]
 800381a:	f7ff bfa5 	b.w	8003768 <_puts_r>
 800381e:	bf00      	nop
 8003820:	20000018 	.word	0x20000018

08003824 <__sread>:
 8003824:	b510      	push	{r4, lr}
 8003826:	460c      	mov	r4, r1
 8003828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800382c:	f000 f8fc 	bl	8003a28 <_read_r>
 8003830:	2800      	cmp	r0, #0
 8003832:	bfab      	itete	ge
 8003834:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003836:	89a3      	ldrhlt	r3, [r4, #12]
 8003838:	181b      	addge	r3, r3, r0
 800383a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800383e:	bfac      	ite	ge
 8003840:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003842:	81a3      	strhlt	r3, [r4, #12]
 8003844:	bd10      	pop	{r4, pc}

08003846 <__swrite>:
 8003846:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800384a:	461f      	mov	r7, r3
 800384c:	898b      	ldrh	r3, [r1, #12]
 800384e:	4605      	mov	r5, r0
 8003850:	05db      	lsls	r3, r3, #23
 8003852:	460c      	mov	r4, r1
 8003854:	4616      	mov	r6, r2
 8003856:	d505      	bpl.n	8003864 <__swrite+0x1e>
 8003858:	2302      	movs	r3, #2
 800385a:	2200      	movs	r2, #0
 800385c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003860:	f000 f8d0 	bl	8003a04 <_lseek_r>
 8003864:	89a3      	ldrh	r3, [r4, #12]
 8003866:	4632      	mov	r2, r6
 8003868:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800386c:	81a3      	strh	r3, [r4, #12]
 800386e:	4628      	mov	r0, r5
 8003870:	463b      	mov	r3, r7
 8003872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003876:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800387a:	f000 b8e7 	b.w	8003a4c <_write_r>

0800387e <__sseek>:
 800387e:	b510      	push	{r4, lr}
 8003880:	460c      	mov	r4, r1
 8003882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003886:	f000 f8bd 	bl	8003a04 <_lseek_r>
 800388a:	1c43      	adds	r3, r0, #1
 800388c:	89a3      	ldrh	r3, [r4, #12]
 800388e:	bf15      	itete	ne
 8003890:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003892:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003896:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800389a:	81a3      	strheq	r3, [r4, #12]
 800389c:	bf18      	it	ne
 800389e:	81a3      	strhne	r3, [r4, #12]
 80038a0:	bd10      	pop	{r4, pc}

080038a2 <__sclose>:
 80038a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038a6:	f000 b89d 	b.w	80039e4 <_close_r>

080038aa <__swbuf_r>:
 80038aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ac:	460e      	mov	r6, r1
 80038ae:	4614      	mov	r4, r2
 80038b0:	4605      	mov	r5, r0
 80038b2:	b118      	cbz	r0, 80038bc <__swbuf_r+0x12>
 80038b4:	6a03      	ldr	r3, [r0, #32]
 80038b6:	b90b      	cbnz	r3, 80038bc <__swbuf_r+0x12>
 80038b8:	f7ff ff20 	bl	80036fc <__sinit>
 80038bc:	69a3      	ldr	r3, [r4, #24]
 80038be:	60a3      	str	r3, [r4, #8]
 80038c0:	89a3      	ldrh	r3, [r4, #12]
 80038c2:	071a      	lsls	r2, r3, #28
 80038c4:	d501      	bpl.n	80038ca <__swbuf_r+0x20>
 80038c6:	6923      	ldr	r3, [r4, #16]
 80038c8:	b943      	cbnz	r3, 80038dc <__swbuf_r+0x32>
 80038ca:	4621      	mov	r1, r4
 80038cc:	4628      	mov	r0, r5
 80038ce:	f000 f82b 	bl	8003928 <__swsetup_r>
 80038d2:	b118      	cbz	r0, 80038dc <__swbuf_r+0x32>
 80038d4:	f04f 37ff 	mov.w	r7, #4294967295
 80038d8:	4638      	mov	r0, r7
 80038da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038dc:	6823      	ldr	r3, [r4, #0]
 80038de:	6922      	ldr	r2, [r4, #16]
 80038e0:	b2f6      	uxtb	r6, r6
 80038e2:	1a98      	subs	r0, r3, r2
 80038e4:	6963      	ldr	r3, [r4, #20]
 80038e6:	4637      	mov	r7, r6
 80038e8:	4283      	cmp	r3, r0
 80038ea:	dc05      	bgt.n	80038f8 <__swbuf_r+0x4e>
 80038ec:	4621      	mov	r1, r4
 80038ee:	4628      	mov	r0, r5
 80038f0:	f000 fa62 	bl	8003db8 <_fflush_r>
 80038f4:	2800      	cmp	r0, #0
 80038f6:	d1ed      	bne.n	80038d4 <__swbuf_r+0x2a>
 80038f8:	68a3      	ldr	r3, [r4, #8]
 80038fa:	3b01      	subs	r3, #1
 80038fc:	60a3      	str	r3, [r4, #8]
 80038fe:	6823      	ldr	r3, [r4, #0]
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	6022      	str	r2, [r4, #0]
 8003904:	701e      	strb	r6, [r3, #0]
 8003906:	6962      	ldr	r2, [r4, #20]
 8003908:	1c43      	adds	r3, r0, #1
 800390a:	429a      	cmp	r2, r3
 800390c:	d004      	beq.n	8003918 <__swbuf_r+0x6e>
 800390e:	89a3      	ldrh	r3, [r4, #12]
 8003910:	07db      	lsls	r3, r3, #31
 8003912:	d5e1      	bpl.n	80038d8 <__swbuf_r+0x2e>
 8003914:	2e0a      	cmp	r6, #10
 8003916:	d1df      	bne.n	80038d8 <__swbuf_r+0x2e>
 8003918:	4621      	mov	r1, r4
 800391a:	4628      	mov	r0, r5
 800391c:	f000 fa4c 	bl	8003db8 <_fflush_r>
 8003920:	2800      	cmp	r0, #0
 8003922:	d0d9      	beq.n	80038d8 <__swbuf_r+0x2e>
 8003924:	e7d6      	b.n	80038d4 <__swbuf_r+0x2a>
	...

08003928 <__swsetup_r>:
 8003928:	b538      	push	{r3, r4, r5, lr}
 800392a:	4b29      	ldr	r3, [pc, #164]	@ (80039d0 <__swsetup_r+0xa8>)
 800392c:	4605      	mov	r5, r0
 800392e:	6818      	ldr	r0, [r3, #0]
 8003930:	460c      	mov	r4, r1
 8003932:	b118      	cbz	r0, 800393c <__swsetup_r+0x14>
 8003934:	6a03      	ldr	r3, [r0, #32]
 8003936:	b90b      	cbnz	r3, 800393c <__swsetup_r+0x14>
 8003938:	f7ff fee0 	bl	80036fc <__sinit>
 800393c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003940:	0719      	lsls	r1, r3, #28
 8003942:	d422      	bmi.n	800398a <__swsetup_r+0x62>
 8003944:	06da      	lsls	r2, r3, #27
 8003946:	d407      	bmi.n	8003958 <__swsetup_r+0x30>
 8003948:	2209      	movs	r2, #9
 800394a:	602a      	str	r2, [r5, #0]
 800394c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003950:	f04f 30ff 	mov.w	r0, #4294967295
 8003954:	81a3      	strh	r3, [r4, #12]
 8003956:	e033      	b.n	80039c0 <__swsetup_r+0x98>
 8003958:	0758      	lsls	r0, r3, #29
 800395a:	d512      	bpl.n	8003982 <__swsetup_r+0x5a>
 800395c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800395e:	b141      	cbz	r1, 8003972 <__swsetup_r+0x4a>
 8003960:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003964:	4299      	cmp	r1, r3
 8003966:	d002      	beq.n	800396e <__swsetup_r+0x46>
 8003968:	4628      	mov	r0, r5
 800396a:	f000 f8af 	bl	8003acc <_free_r>
 800396e:	2300      	movs	r3, #0
 8003970:	6363      	str	r3, [r4, #52]	@ 0x34
 8003972:	89a3      	ldrh	r3, [r4, #12]
 8003974:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003978:	81a3      	strh	r3, [r4, #12]
 800397a:	2300      	movs	r3, #0
 800397c:	6063      	str	r3, [r4, #4]
 800397e:	6923      	ldr	r3, [r4, #16]
 8003980:	6023      	str	r3, [r4, #0]
 8003982:	89a3      	ldrh	r3, [r4, #12]
 8003984:	f043 0308 	orr.w	r3, r3, #8
 8003988:	81a3      	strh	r3, [r4, #12]
 800398a:	6923      	ldr	r3, [r4, #16]
 800398c:	b94b      	cbnz	r3, 80039a2 <__swsetup_r+0x7a>
 800398e:	89a3      	ldrh	r3, [r4, #12]
 8003990:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003998:	d003      	beq.n	80039a2 <__swsetup_r+0x7a>
 800399a:	4621      	mov	r1, r4
 800399c:	4628      	mov	r0, r5
 800399e:	f000 fa58 	bl	8003e52 <__smakebuf_r>
 80039a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039a6:	f013 0201 	ands.w	r2, r3, #1
 80039aa:	d00a      	beq.n	80039c2 <__swsetup_r+0x9a>
 80039ac:	2200      	movs	r2, #0
 80039ae:	60a2      	str	r2, [r4, #8]
 80039b0:	6962      	ldr	r2, [r4, #20]
 80039b2:	4252      	negs	r2, r2
 80039b4:	61a2      	str	r2, [r4, #24]
 80039b6:	6922      	ldr	r2, [r4, #16]
 80039b8:	b942      	cbnz	r2, 80039cc <__swsetup_r+0xa4>
 80039ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80039be:	d1c5      	bne.n	800394c <__swsetup_r+0x24>
 80039c0:	bd38      	pop	{r3, r4, r5, pc}
 80039c2:	0799      	lsls	r1, r3, #30
 80039c4:	bf58      	it	pl
 80039c6:	6962      	ldrpl	r2, [r4, #20]
 80039c8:	60a2      	str	r2, [r4, #8]
 80039ca:	e7f4      	b.n	80039b6 <__swsetup_r+0x8e>
 80039cc:	2000      	movs	r0, #0
 80039ce:	e7f7      	b.n	80039c0 <__swsetup_r+0x98>
 80039d0:	20000018 	.word	0x20000018

080039d4 <memset>:
 80039d4:	4603      	mov	r3, r0
 80039d6:	4402      	add	r2, r0
 80039d8:	4293      	cmp	r3, r2
 80039da:	d100      	bne.n	80039de <memset+0xa>
 80039dc:	4770      	bx	lr
 80039de:	f803 1b01 	strb.w	r1, [r3], #1
 80039e2:	e7f9      	b.n	80039d8 <memset+0x4>

080039e4 <_close_r>:
 80039e4:	b538      	push	{r3, r4, r5, lr}
 80039e6:	2300      	movs	r3, #0
 80039e8:	4d05      	ldr	r5, [pc, #20]	@ (8003a00 <_close_r+0x1c>)
 80039ea:	4604      	mov	r4, r0
 80039ec:	4608      	mov	r0, r1
 80039ee:	602b      	str	r3, [r5, #0]
 80039f0:	f7fd fa6d 	bl	8000ece <_close>
 80039f4:	1c43      	adds	r3, r0, #1
 80039f6:	d102      	bne.n	80039fe <_close_r+0x1a>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	b103      	cbz	r3, 80039fe <_close_r+0x1a>
 80039fc:	6023      	str	r3, [r4, #0]
 80039fe:	bd38      	pop	{r3, r4, r5, pc}
 8003a00:	20000734 	.word	0x20000734

08003a04 <_lseek_r>:
 8003a04:	b538      	push	{r3, r4, r5, lr}
 8003a06:	4604      	mov	r4, r0
 8003a08:	4608      	mov	r0, r1
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	4d05      	ldr	r5, [pc, #20]	@ (8003a24 <_lseek_r+0x20>)
 8003a10:	602a      	str	r2, [r5, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	f7fd fa7f 	bl	8000f16 <_lseek>
 8003a18:	1c43      	adds	r3, r0, #1
 8003a1a:	d102      	bne.n	8003a22 <_lseek_r+0x1e>
 8003a1c:	682b      	ldr	r3, [r5, #0]
 8003a1e:	b103      	cbz	r3, 8003a22 <_lseek_r+0x1e>
 8003a20:	6023      	str	r3, [r4, #0]
 8003a22:	bd38      	pop	{r3, r4, r5, pc}
 8003a24:	20000734 	.word	0x20000734

08003a28 <_read_r>:
 8003a28:	b538      	push	{r3, r4, r5, lr}
 8003a2a:	4604      	mov	r4, r0
 8003a2c:	4608      	mov	r0, r1
 8003a2e:	4611      	mov	r1, r2
 8003a30:	2200      	movs	r2, #0
 8003a32:	4d05      	ldr	r5, [pc, #20]	@ (8003a48 <_read_r+0x20>)
 8003a34:	602a      	str	r2, [r5, #0]
 8003a36:	461a      	mov	r2, r3
 8003a38:	f7fd fa2c 	bl	8000e94 <_read>
 8003a3c:	1c43      	adds	r3, r0, #1
 8003a3e:	d102      	bne.n	8003a46 <_read_r+0x1e>
 8003a40:	682b      	ldr	r3, [r5, #0]
 8003a42:	b103      	cbz	r3, 8003a46 <_read_r+0x1e>
 8003a44:	6023      	str	r3, [r4, #0]
 8003a46:	bd38      	pop	{r3, r4, r5, pc}
 8003a48:	20000734 	.word	0x20000734

08003a4c <_write_r>:
 8003a4c:	b538      	push	{r3, r4, r5, lr}
 8003a4e:	4604      	mov	r4, r0
 8003a50:	4608      	mov	r0, r1
 8003a52:	4611      	mov	r1, r2
 8003a54:	2200      	movs	r2, #0
 8003a56:	4d05      	ldr	r5, [pc, #20]	@ (8003a6c <_write_r+0x20>)
 8003a58:	602a      	str	r2, [r5, #0]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	f7fc fe78 	bl	8000750 <_write>
 8003a60:	1c43      	adds	r3, r0, #1
 8003a62:	d102      	bne.n	8003a6a <_write_r+0x1e>
 8003a64:	682b      	ldr	r3, [r5, #0]
 8003a66:	b103      	cbz	r3, 8003a6a <_write_r+0x1e>
 8003a68:	6023      	str	r3, [r4, #0]
 8003a6a:	bd38      	pop	{r3, r4, r5, pc}
 8003a6c:	20000734 	.word	0x20000734

08003a70 <__errno>:
 8003a70:	4b01      	ldr	r3, [pc, #4]	@ (8003a78 <__errno+0x8>)
 8003a72:	6818      	ldr	r0, [r3, #0]
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	20000018 	.word	0x20000018

08003a7c <__libc_init_array>:
 8003a7c:	b570      	push	{r4, r5, r6, lr}
 8003a7e:	2600      	movs	r6, #0
 8003a80:	4d0c      	ldr	r5, [pc, #48]	@ (8003ab4 <__libc_init_array+0x38>)
 8003a82:	4c0d      	ldr	r4, [pc, #52]	@ (8003ab8 <__libc_init_array+0x3c>)
 8003a84:	1b64      	subs	r4, r4, r5
 8003a86:	10a4      	asrs	r4, r4, #2
 8003a88:	42a6      	cmp	r6, r4
 8003a8a:	d109      	bne.n	8003aa0 <__libc_init_array+0x24>
 8003a8c:	f000 fa50 	bl	8003f30 <_init>
 8003a90:	2600      	movs	r6, #0
 8003a92:	4d0a      	ldr	r5, [pc, #40]	@ (8003abc <__libc_init_array+0x40>)
 8003a94:	4c0a      	ldr	r4, [pc, #40]	@ (8003ac0 <__libc_init_array+0x44>)
 8003a96:	1b64      	subs	r4, r4, r5
 8003a98:	10a4      	asrs	r4, r4, #2
 8003a9a:	42a6      	cmp	r6, r4
 8003a9c:	d105      	bne.n	8003aaa <__libc_init_array+0x2e>
 8003a9e:	bd70      	pop	{r4, r5, r6, pc}
 8003aa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aa4:	4798      	blx	r3
 8003aa6:	3601      	adds	r6, #1
 8003aa8:	e7ee      	b.n	8003a88 <__libc_init_array+0xc>
 8003aaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aae:	4798      	blx	r3
 8003ab0:	3601      	adds	r6, #1
 8003ab2:	e7f2      	b.n	8003a9a <__libc_init_array+0x1e>
 8003ab4:	08003f80 	.word	0x08003f80
 8003ab8:	08003f80 	.word	0x08003f80
 8003abc:	08003f80 	.word	0x08003f80
 8003ac0:	08003f84 	.word	0x08003f84

08003ac4 <__retarget_lock_init_recursive>:
 8003ac4:	4770      	bx	lr

08003ac6 <__retarget_lock_acquire_recursive>:
 8003ac6:	4770      	bx	lr

08003ac8 <__retarget_lock_release_recursive>:
 8003ac8:	4770      	bx	lr
	...

08003acc <_free_r>:
 8003acc:	b538      	push	{r3, r4, r5, lr}
 8003ace:	4605      	mov	r5, r0
 8003ad0:	2900      	cmp	r1, #0
 8003ad2:	d040      	beq.n	8003b56 <_free_r+0x8a>
 8003ad4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ad8:	1f0c      	subs	r4, r1, #4
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	bfb8      	it	lt
 8003ade:	18e4      	addlt	r4, r4, r3
 8003ae0:	f000 f8de 	bl	8003ca0 <__malloc_lock>
 8003ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8003b58 <_free_r+0x8c>)
 8003ae6:	6813      	ldr	r3, [r2, #0]
 8003ae8:	b933      	cbnz	r3, 8003af8 <_free_r+0x2c>
 8003aea:	6063      	str	r3, [r4, #4]
 8003aec:	6014      	str	r4, [r2, #0]
 8003aee:	4628      	mov	r0, r5
 8003af0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003af4:	f000 b8da 	b.w	8003cac <__malloc_unlock>
 8003af8:	42a3      	cmp	r3, r4
 8003afa:	d908      	bls.n	8003b0e <_free_r+0x42>
 8003afc:	6820      	ldr	r0, [r4, #0]
 8003afe:	1821      	adds	r1, r4, r0
 8003b00:	428b      	cmp	r3, r1
 8003b02:	bf01      	itttt	eq
 8003b04:	6819      	ldreq	r1, [r3, #0]
 8003b06:	685b      	ldreq	r3, [r3, #4]
 8003b08:	1809      	addeq	r1, r1, r0
 8003b0a:	6021      	streq	r1, [r4, #0]
 8003b0c:	e7ed      	b.n	8003aea <_free_r+0x1e>
 8003b0e:	461a      	mov	r2, r3
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	b10b      	cbz	r3, 8003b18 <_free_r+0x4c>
 8003b14:	42a3      	cmp	r3, r4
 8003b16:	d9fa      	bls.n	8003b0e <_free_r+0x42>
 8003b18:	6811      	ldr	r1, [r2, #0]
 8003b1a:	1850      	adds	r0, r2, r1
 8003b1c:	42a0      	cmp	r0, r4
 8003b1e:	d10b      	bne.n	8003b38 <_free_r+0x6c>
 8003b20:	6820      	ldr	r0, [r4, #0]
 8003b22:	4401      	add	r1, r0
 8003b24:	1850      	adds	r0, r2, r1
 8003b26:	4283      	cmp	r3, r0
 8003b28:	6011      	str	r1, [r2, #0]
 8003b2a:	d1e0      	bne.n	8003aee <_free_r+0x22>
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	4408      	add	r0, r1
 8003b32:	6010      	str	r0, [r2, #0]
 8003b34:	6053      	str	r3, [r2, #4]
 8003b36:	e7da      	b.n	8003aee <_free_r+0x22>
 8003b38:	d902      	bls.n	8003b40 <_free_r+0x74>
 8003b3a:	230c      	movs	r3, #12
 8003b3c:	602b      	str	r3, [r5, #0]
 8003b3e:	e7d6      	b.n	8003aee <_free_r+0x22>
 8003b40:	6820      	ldr	r0, [r4, #0]
 8003b42:	1821      	adds	r1, r4, r0
 8003b44:	428b      	cmp	r3, r1
 8003b46:	bf01      	itttt	eq
 8003b48:	6819      	ldreq	r1, [r3, #0]
 8003b4a:	685b      	ldreq	r3, [r3, #4]
 8003b4c:	1809      	addeq	r1, r1, r0
 8003b4e:	6021      	streq	r1, [r4, #0]
 8003b50:	6063      	str	r3, [r4, #4]
 8003b52:	6054      	str	r4, [r2, #4]
 8003b54:	e7cb      	b.n	8003aee <_free_r+0x22>
 8003b56:	bd38      	pop	{r3, r4, r5, pc}
 8003b58:	20000740 	.word	0x20000740

08003b5c <sbrk_aligned>:
 8003b5c:	b570      	push	{r4, r5, r6, lr}
 8003b5e:	4e0f      	ldr	r6, [pc, #60]	@ (8003b9c <sbrk_aligned+0x40>)
 8003b60:	460c      	mov	r4, r1
 8003b62:	6831      	ldr	r1, [r6, #0]
 8003b64:	4605      	mov	r5, r0
 8003b66:	b911      	cbnz	r1, 8003b6e <sbrk_aligned+0x12>
 8003b68:	f000 f9d2 	bl	8003f10 <_sbrk_r>
 8003b6c:	6030      	str	r0, [r6, #0]
 8003b6e:	4621      	mov	r1, r4
 8003b70:	4628      	mov	r0, r5
 8003b72:	f000 f9cd 	bl	8003f10 <_sbrk_r>
 8003b76:	1c43      	adds	r3, r0, #1
 8003b78:	d103      	bne.n	8003b82 <sbrk_aligned+0x26>
 8003b7a:	f04f 34ff 	mov.w	r4, #4294967295
 8003b7e:	4620      	mov	r0, r4
 8003b80:	bd70      	pop	{r4, r5, r6, pc}
 8003b82:	1cc4      	adds	r4, r0, #3
 8003b84:	f024 0403 	bic.w	r4, r4, #3
 8003b88:	42a0      	cmp	r0, r4
 8003b8a:	d0f8      	beq.n	8003b7e <sbrk_aligned+0x22>
 8003b8c:	1a21      	subs	r1, r4, r0
 8003b8e:	4628      	mov	r0, r5
 8003b90:	f000 f9be 	bl	8003f10 <_sbrk_r>
 8003b94:	3001      	adds	r0, #1
 8003b96:	d1f2      	bne.n	8003b7e <sbrk_aligned+0x22>
 8003b98:	e7ef      	b.n	8003b7a <sbrk_aligned+0x1e>
 8003b9a:	bf00      	nop
 8003b9c:	2000073c 	.word	0x2000073c

08003ba0 <_malloc_r>:
 8003ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ba4:	1ccd      	adds	r5, r1, #3
 8003ba6:	f025 0503 	bic.w	r5, r5, #3
 8003baa:	3508      	adds	r5, #8
 8003bac:	2d0c      	cmp	r5, #12
 8003bae:	bf38      	it	cc
 8003bb0:	250c      	movcc	r5, #12
 8003bb2:	2d00      	cmp	r5, #0
 8003bb4:	4606      	mov	r6, r0
 8003bb6:	db01      	blt.n	8003bbc <_malloc_r+0x1c>
 8003bb8:	42a9      	cmp	r1, r5
 8003bba:	d904      	bls.n	8003bc6 <_malloc_r+0x26>
 8003bbc:	230c      	movs	r3, #12
 8003bbe:	6033      	str	r3, [r6, #0]
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c9c <_malloc_r+0xfc>
 8003bca:	f000 f869 	bl	8003ca0 <__malloc_lock>
 8003bce:	f8d8 3000 	ldr.w	r3, [r8]
 8003bd2:	461c      	mov	r4, r3
 8003bd4:	bb44      	cbnz	r4, 8003c28 <_malloc_r+0x88>
 8003bd6:	4629      	mov	r1, r5
 8003bd8:	4630      	mov	r0, r6
 8003bda:	f7ff ffbf 	bl	8003b5c <sbrk_aligned>
 8003bde:	1c43      	adds	r3, r0, #1
 8003be0:	4604      	mov	r4, r0
 8003be2:	d158      	bne.n	8003c96 <_malloc_r+0xf6>
 8003be4:	f8d8 4000 	ldr.w	r4, [r8]
 8003be8:	4627      	mov	r7, r4
 8003bea:	2f00      	cmp	r7, #0
 8003bec:	d143      	bne.n	8003c76 <_malloc_r+0xd6>
 8003bee:	2c00      	cmp	r4, #0
 8003bf0:	d04b      	beq.n	8003c8a <_malloc_r+0xea>
 8003bf2:	6823      	ldr	r3, [r4, #0]
 8003bf4:	4639      	mov	r1, r7
 8003bf6:	4630      	mov	r0, r6
 8003bf8:	eb04 0903 	add.w	r9, r4, r3
 8003bfc:	f000 f988 	bl	8003f10 <_sbrk_r>
 8003c00:	4581      	cmp	r9, r0
 8003c02:	d142      	bne.n	8003c8a <_malloc_r+0xea>
 8003c04:	6821      	ldr	r1, [r4, #0]
 8003c06:	4630      	mov	r0, r6
 8003c08:	1a6d      	subs	r5, r5, r1
 8003c0a:	4629      	mov	r1, r5
 8003c0c:	f7ff ffa6 	bl	8003b5c <sbrk_aligned>
 8003c10:	3001      	adds	r0, #1
 8003c12:	d03a      	beq.n	8003c8a <_malloc_r+0xea>
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	442b      	add	r3, r5
 8003c18:	6023      	str	r3, [r4, #0]
 8003c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	bb62      	cbnz	r2, 8003c7c <_malloc_r+0xdc>
 8003c22:	f8c8 7000 	str.w	r7, [r8]
 8003c26:	e00f      	b.n	8003c48 <_malloc_r+0xa8>
 8003c28:	6822      	ldr	r2, [r4, #0]
 8003c2a:	1b52      	subs	r2, r2, r5
 8003c2c:	d420      	bmi.n	8003c70 <_malloc_r+0xd0>
 8003c2e:	2a0b      	cmp	r2, #11
 8003c30:	d917      	bls.n	8003c62 <_malloc_r+0xc2>
 8003c32:	1961      	adds	r1, r4, r5
 8003c34:	42a3      	cmp	r3, r4
 8003c36:	6025      	str	r5, [r4, #0]
 8003c38:	bf18      	it	ne
 8003c3a:	6059      	strne	r1, [r3, #4]
 8003c3c:	6863      	ldr	r3, [r4, #4]
 8003c3e:	bf08      	it	eq
 8003c40:	f8c8 1000 	streq.w	r1, [r8]
 8003c44:	5162      	str	r2, [r4, r5]
 8003c46:	604b      	str	r3, [r1, #4]
 8003c48:	4630      	mov	r0, r6
 8003c4a:	f000 f82f 	bl	8003cac <__malloc_unlock>
 8003c4e:	f104 000b 	add.w	r0, r4, #11
 8003c52:	1d23      	adds	r3, r4, #4
 8003c54:	f020 0007 	bic.w	r0, r0, #7
 8003c58:	1ac2      	subs	r2, r0, r3
 8003c5a:	bf1c      	itt	ne
 8003c5c:	1a1b      	subne	r3, r3, r0
 8003c5e:	50a3      	strne	r3, [r4, r2]
 8003c60:	e7af      	b.n	8003bc2 <_malloc_r+0x22>
 8003c62:	6862      	ldr	r2, [r4, #4]
 8003c64:	42a3      	cmp	r3, r4
 8003c66:	bf0c      	ite	eq
 8003c68:	f8c8 2000 	streq.w	r2, [r8]
 8003c6c:	605a      	strne	r2, [r3, #4]
 8003c6e:	e7eb      	b.n	8003c48 <_malloc_r+0xa8>
 8003c70:	4623      	mov	r3, r4
 8003c72:	6864      	ldr	r4, [r4, #4]
 8003c74:	e7ae      	b.n	8003bd4 <_malloc_r+0x34>
 8003c76:	463c      	mov	r4, r7
 8003c78:	687f      	ldr	r7, [r7, #4]
 8003c7a:	e7b6      	b.n	8003bea <_malloc_r+0x4a>
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	42a3      	cmp	r3, r4
 8003c82:	d1fb      	bne.n	8003c7c <_malloc_r+0xdc>
 8003c84:	2300      	movs	r3, #0
 8003c86:	6053      	str	r3, [r2, #4]
 8003c88:	e7de      	b.n	8003c48 <_malloc_r+0xa8>
 8003c8a:	230c      	movs	r3, #12
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	6033      	str	r3, [r6, #0]
 8003c90:	f000 f80c 	bl	8003cac <__malloc_unlock>
 8003c94:	e794      	b.n	8003bc0 <_malloc_r+0x20>
 8003c96:	6005      	str	r5, [r0, #0]
 8003c98:	e7d6      	b.n	8003c48 <_malloc_r+0xa8>
 8003c9a:	bf00      	nop
 8003c9c:	20000740 	.word	0x20000740

08003ca0 <__malloc_lock>:
 8003ca0:	4801      	ldr	r0, [pc, #4]	@ (8003ca8 <__malloc_lock+0x8>)
 8003ca2:	f7ff bf10 	b.w	8003ac6 <__retarget_lock_acquire_recursive>
 8003ca6:	bf00      	nop
 8003ca8:	20000738 	.word	0x20000738

08003cac <__malloc_unlock>:
 8003cac:	4801      	ldr	r0, [pc, #4]	@ (8003cb4 <__malloc_unlock+0x8>)
 8003cae:	f7ff bf0b 	b.w	8003ac8 <__retarget_lock_release_recursive>
 8003cb2:	bf00      	nop
 8003cb4:	20000738 	.word	0x20000738

08003cb8 <__sflush_r>:
 8003cb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cbe:	0716      	lsls	r6, r2, #28
 8003cc0:	4605      	mov	r5, r0
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	d454      	bmi.n	8003d70 <__sflush_r+0xb8>
 8003cc6:	684b      	ldr	r3, [r1, #4]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	dc02      	bgt.n	8003cd2 <__sflush_r+0x1a>
 8003ccc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	dd48      	ble.n	8003d64 <__sflush_r+0xac>
 8003cd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003cd4:	2e00      	cmp	r6, #0
 8003cd6:	d045      	beq.n	8003d64 <__sflush_r+0xac>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003cde:	682f      	ldr	r7, [r5, #0]
 8003ce0:	6a21      	ldr	r1, [r4, #32]
 8003ce2:	602b      	str	r3, [r5, #0]
 8003ce4:	d030      	beq.n	8003d48 <__sflush_r+0x90>
 8003ce6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003ce8:	89a3      	ldrh	r3, [r4, #12]
 8003cea:	0759      	lsls	r1, r3, #29
 8003cec:	d505      	bpl.n	8003cfa <__sflush_r+0x42>
 8003cee:	6863      	ldr	r3, [r4, #4]
 8003cf0:	1ad2      	subs	r2, r2, r3
 8003cf2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003cf4:	b10b      	cbz	r3, 8003cfa <__sflush_r+0x42>
 8003cf6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003cf8:	1ad2      	subs	r2, r2, r3
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003d00:	6a21      	ldr	r1, [r4, #32]
 8003d02:	47b0      	blx	r6
 8003d04:	1c43      	adds	r3, r0, #1
 8003d06:	89a3      	ldrh	r3, [r4, #12]
 8003d08:	d106      	bne.n	8003d18 <__sflush_r+0x60>
 8003d0a:	6829      	ldr	r1, [r5, #0]
 8003d0c:	291d      	cmp	r1, #29
 8003d0e:	d82b      	bhi.n	8003d68 <__sflush_r+0xb0>
 8003d10:	4a28      	ldr	r2, [pc, #160]	@ (8003db4 <__sflush_r+0xfc>)
 8003d12:	410a      	asrs	r2, r1
 8003d14:	07d6      	lsls	r6, r2, #31
 8003d16:	d427      	bmi.n	8003d68 <__sflush_r+0xb0>
 8003d18:	2200      	movs	r2, #0
 8003d1a:	6062      	str	r2, [r4, #4]
 8003d1c:	6922      	ldr	r2, [r4, #16]
 8003d1e:	04d9      	lsls	r1, r3, #19
 8003d20:	6022      	str	r2, [r4, #0]
 8003d22:	d504      	bpl.n	8003d2e <__sflush_r+0x76>
 8003d24:	1c42      	adds	r2, r0, #1
 8003d26:	d101      	bne.n	8003d2c <__sflush_r+0x74>
 8003d28:	682b      	ldr	r3, [r5, #0]
 8003d2a:	b903      	cbnz	r3, 8003d2e <__sflush_r+0x76>
 8003d2c:	6560      	str	r0, [r4, #84]	@ 0x54
 8003d2e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d30:	602f      	str	r7, [r5, #0]
 8003d32:	b1b9      	cbz	r1, 8003d64 <__sflush_r+0xac>
 8003d34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d38:	4299      	cmp	r1, r3
 8003d3a:	d002      	beq.n	8003d42 <__sflush_r+0x8a>
 8003d3c:	4628      	mov	r0, r5
 8003d3e:	f7ff fec5 	bl	8003acc <_free_r>
 8003d42:	2300      	movs	r3, #0
 8003d44:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d46:	e00d      	b.n	8003d64 <__sflush_r+0xac>
 8003d48:	2301      	movs	r3, #1
 8003d4a:	4628      	mov	r0, r5
 8003d4c:	47b0      	blx	r6
 8003d4e:	4602      	mov	r2, r0
 8003d50:	1c50      	adds	r0, r2, #1
 8003d52:	d1c9      	bne.n	8003ce8 <__sflush_r+0x30>
 8003d54:	682b      	ldr	r3, [r5, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d0c6      	beq.n	8003ce8 <__sflush_r+0x30>
 8003d5a:	2b1d      	cmp	r3, #29
 8003d5c:	d001      	beq.n	8003d62 <__sflush_r+0xaa>
 8003d5e:	2b16      	cmp	r3, #22
 8003d60:	d11d      	bne.n	8003d9e <__sflush_r+0xe6>
 8003d62:	602f      	str	r7, [r5, #0]
 8003d64:	2000      	movs	r0, #0
 8003d66:	e021      	b.n	8003dac <__sflush_r+0xf4>
 8003d68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d6c:	b21b      	sxth	r3, r3
 8003d6e:	e01a      	b.n	8003da6 <__sflush_r+0xee>
 8003d70:	690f      	ldr	r7, [r1, #16]
 8003d72:	2f00      	cmp	r7, #0
 8003d74:	d0f6      	beq.n	8003d64 <__sflush_r+0xac>
 8003d76:	0793      	lsls	r3, r2, #30
 8003d78:	bf18      	it	ne
 8003d7a:	2300      	movne	r3, #0
 8003d7c:	680e      	ldr	r6, [r1, #0]
 8003d7e:	bf08      	it	eq
 8003d80:	694b      	ldreq	r3, [r1, #20]
 8003d82:	1bf6      	subs	r6, r6, r7
 8003d84:	600f      	str	r7, [r1, #0]
 8003d86:	608b      	str	r3, [r1, #8]
 8003d88:	2e00      	cmp	r6, #0
 8003d8a:	ddeb      	ble.n	8003d64 <__sflush_r+0xac>
 8003d8c:	4633      	mov	r3, r6
 8003d8e:	463a      	mov	r2, r7
 8003d90:	4628      	mov	r0, r5
 8003d92:	6a21      	ldr	r1, [r4, #32]
 8003d94:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003d98:	47e0      	blx	ip
 8003d9a:	2800      	cmp	r0, #0
 8003d9c:	dc07      	bgt.n	8003dae <__sflush_r+0xf6>
 8003d9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003da2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003da6:	f04f 30ff 	mov.w	r0, #4294967295
 8003daa:	81a3      	strh	r3, [r4, #12]
 8003dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003dae:	4407      	add	r7, r0
 8003db0:	1a36      	subs	r6, r6, r0
 8003db2:	e7e9      	b.n	8003d88 <__sflush_r+0xd0>
 8003db4:	dfbffffe 	.word	0xdfbffffe

08003db8 <_fflush_r>:
 8003db8:	b538      	push	{r3, r4, r5, lr}
 8003dba:	690b      	ldr	r3, [r1, #16]
 8003dbc:	4605      	mov	r5, r0
 8003dbe:	460c      	mov	r4, r1
 8003dc0:	b913      	cbnz	r3, 8003dc8 <_fflush_r+0x10>
 8003dc2:	2500      	movs	r5, #0
 8003dc4:	4628      	mov	r0, r5
 8003dc6:	bd38      	pop	{r3, r4, r5, pc}
 8003dc8:	b118      	cbz	r0, 8003dd2 <_fflush_r+0x1a>
 8003dca:	6a03      	ldr	r3, [r0, #32]
 8003dcc:	b90b      	cbnz	r3, 8003dd2 <_fflush_r+0x1a>
 8003dce:	f7ff fc95 	bl	80036fc <__sinit>
 8003dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f3      	beq.n	8003dc2 <_fflush_r+0xa>
 8003dda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ddc:	07d0      	lsls	r0, r2, #31
 8003dde:	d404      	bmi.n	8003dea <_fflush_r+0x32>
 8003de0:	0599      	lsls	r1, r3, #22
 8003de2:	d402      	bmi.n	8003dea <_fflush_r+0x32>
 8003de4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003de6:	f7ff fe6e 	bl	8003ac6 <__retarget_lock_acquire_recursive>
 8003dea:	4628      	mov	r0, r5
 8003dec:	4621      	mov	r1, r4
 8003dee:	f7ff ff63 	bl	8003cb8 <__sflush_r>
 8003df2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003df4:	4605      	mov	r5, r0
 8003df6:	07da      	lsls	r2, r3, #31
 8003df8:	d4e4      	bmi.n	8003dc4 <_fflush_r+0xc>
 8003dfa:	89a3      	ldrh	r3, [r4, #12]
 8003dfc:	059b      	lsls	r3, r3, #22
 8003dfe:	d4e1      	bmi.n	8003dc4 <_fflush_r+0xc>
 8003e00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e02:	f7ff fe61 	bl	8003ac8 <__retarget_lock_release_recursive>
 8003e06:	e7dd      	b.n	8003dc4 <_fflush_r+0xc>

08003e08 <__swhatbuf_r>:
 8003e08:	b570      	push	{r4, r5, r6, lr}
 8003e0a:	460c      	mov	r4, r1
 8003e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e10:	4615      	mov	r5, r2
 8003e12:	2900      	cmp	r1, #0
 8003e14:	461e      	mov	r6, r3
 8003e16:	b096      	sub	sp, #88	@ 0x58
 8003e18:	da0c      	bge.n	8003e34 <__swhatbuf_r+0x2c>
 8003e1a:	89a3      	ldrh	r3, [r4, #12]
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e22:	bf14      	ite	ne
 8003e24:	2340      	movne	r3, #64	@ 0x40
 8003e26:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003e2a:	2000      	movs	r0, #0
 8003e2c:	6031      	str	r1, [r6, #0]
 8003e2e:	602b      	str	r3, [r5, #0]
 8003e30:	b016      	add	sp, #88	@ 0x58
 8003e32:	bd70      	pop	{r4, r5, r6, pc}
 8003e34:	466a      	mov	r2, sp
 8003e36:	f000 f849 	bl	8003ecc <_fstat_r>
 8003e3a:	2800      	cmp	r0, #0
 8003e3c:	dbed      	blt.n	8003e1a <__swhatbuf_r+0x12>
 8003e3e:	9901      	ldr	r1, [sp, #4]
 8003e40:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e44:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e48:	4259      	negs	r1, r3
 8003e4a:	4159      	adcs	r1, r3
 8003e4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e50:	e7eb      	b.n	8003e2a <__swhatbuf_r+0x22>

08003e52 <__smakebuf_r>:
 8003e52:	898b      	ldrh	r3, [r1, #12]
 8003e54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e56:	079d      	lsls	r5, r3, #30
 8003e58:	4606      	mov	r6, r0
 8003e5a:	460c      	mov	r4, r1
 8003e5c:	d507      	bpl.n	8003e6e <__smakebuf_r+0x1c>
 8003e5e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003e62:	6023      	str	r3, [r4, #0]
 8003e64:	6123      	str	r3, [r4, #16]
 8003e66:	2301      	movs	r3, #1
 8003e68:	6163      	str	r3, [r4, #20]
 8003e6a:	b003      	add	sp, #12
 8003e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e6e:	466a      	mov	r2, sp
 8003e70:	ab01      	add	r3, sp, #4
 8003e72:	f7ff ffc9 	bl	8003e08 <__swhatbuf_r>
 8003e76:	9f00      	ldr	r7, [sp, #0]
 8003e78:	4605      	mov	r5, r0
 8003e7a:	4639      	mov	r1, r7
 8003e7c:	4630      	mov	r0, r6
 8003e7e:	f7ff fe8f 	bl	8003ba0 <_malloc_r>
 8003e82:	b948      	cbnz	r0, 8003e98 <__smakebuf_r+0x46>
 8003e84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e88:	059a      	lsls	r2, r3, #22
 8003e8a:	d4ee      	bmi.n	8003e6a <__smakebuf_r+0x18>
 8003e8c:	f023 0303 	bic.w	r3, r3, #3
 8003e90:	f043 0302 	orr.w	r3, r3, #2
 8003e94:	81a3      	strh	r3, [r4, #12]
 8003e96:	e7e2      	b.n	8003e5e <__smakebuf_r+0xc>
 8003e98:	89a3      	ldrh	r3, [r4, #12]
 8003e9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ea2:	81a3      	strh	r3, [r4, #12]
 8003ea4:	9b01      	ldr	r3, [sp, #4]
 8003ea6:	6020      	str	r0, [r4, #0]
 8003ea8:	b15b      	cbz	r3, 8003ec2 <__smakebuf_r+0x70>
 8003eaa:	4630      	mov	r0, r6
 8003eac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003eb0:	f000 f81e 	bl	8003ef0 <_isatty_r>
 8003eb4:	b128      	cbz	r0, 8003ec2 <__smakebuf_r+0x70>
 8003eb6:	89a3      	ldrh	r3, [r4, #12]
 8003eb8:	f023 0303 	bic.w	r3, r3, #3
 8003ebc:	f043 0301 	orr.w	r3, r3, #1
 8003ec0:	81a3      	strh	r3, [r4, #12]
 8003ec2:	89a3      	ldrh	r3, [r4, #12]
 8003ec4:	431d      	orrs	r5, r3
 8003ec6:	81a5      	strh	r5, [r4, #12]
 8003ec8:	e7cf      	b.n	8003e6a <__smakebuf_r+0x18>
	...

08003ecc <_fstat_r>:
 8003ecc:	b538      	push	{r3, r4, r5, lr}
 8003ece:	2300      	movs	r3, #0
 8003ed0:	4d06      	ldr	r5, [pc, #24]	@ (8003eec <_fstat_r+0x20>)
 8003ed2:	4604      	mov	r4, r0
 8003ed4:	4608      	mov	r0, r1
 8003ed6:	4611      	mov	r1, r2
 8003ed8:	602b      	str	r3, [r5, #0]
 8003eda:	f7fd f803 	bl	8000ee4 <_fstat>
 8003ede:	1c43      	adds	r3, r0, #1
 8003ee0:	d102      	bne.n	8003ee8 <_fstat_r+0x1c>
 8003ee2:	682b      	ldr	r3, [r5, #0]
 8003ee4:	b103      	cbz	r3, 8003ee8 <_fstat_r+0x1c>
 8003ee6:	6023      	str	r3, [r4, #0]
 8003ee8:	bd38      	pop	{r3, r4, r5, pc}
 8003eea:	bf00      	nop
 8003eec:	20000734 	.word	0x20000734

08003ef0 <_isatty_r>:
 8003ef0:	b538      	push	{r3, r4, r5, lr}
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	4d05      	ldr	r5, [pc, #20]	@ (8003f0c <_isatty_r+0x1c>)
 8003ef6:	4604      	mov	r4, r0
 8003ef8:	4608      	mov	r0, r1
 8003efa:	602b      	str	r3, [r5, #0]
 8003efc:	f7fd f801 	bl	8000f02 <_isatty>
 8003f00:	1c43      	adds	r3, r0, #1
 8003f02:	d102      	bne.n	8003f0a <_isatty_r+0x1a>
 8003f04:	682b      	ldr	r3, [r5, #0]
 8003f06:	b103      	cbz	r3, 8003f0a <_isatty_r+0x1a>
 8003f08:	6023      	str	r3, [r4, #0]
 8003f0a:	bd38      	pop	{r3, r4, r5, pc}
 8003f0c:	20000734 	.word	0x20000734

08003f10 <_sbrk_r>:
 8003f10:	b538      	push	{r3, r4, r5, lr}
 8003f12:	2300      	movs	r3, #0
 8003f14:	4d05      	ldr	r5, [pc, #20]	@ (8003f2c <_sbrk_r+0x1c>)
 8003f16:	4604      	mov	r4, r0
 8003f18:	4608      	mov	r0, r1
 8003f1a:	602b      	str	r3, [r5, #0]
 8003f1c:	f7fd f808 	bl	8000f30 <_sbrk>
 8003f20:	1c43      	adds	r3, r0, #1
 8003f22:	d102      	bne.n	8003f2a <_sbrk_r+0x1a>
 8003f24:	682b      	ldr	r3, [r5, #0]
 8003f26:	b103      	cbz	r3, 8003f2a <_sbrk_r+0x1a>
 8003f28:	6023      	str	r3, [r4, #0]
 8003f2a:	bd38      	pop	{r3, r4, r5, pc}
 8003f2c:	20000734 	.word	0x20000734

08003f30 <_init>:
 8003f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f32:	bf00      	nop
 8003f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f36:	bc08      	pop	{r3}
 8003f38:	469e      	mov	lr, r3
 8003f3a:	4770      	bx	lr

08003f3c <_fini>:
 8003f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f3e:	bf00      	nop
 8003f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f42:	bc08      	pop	{r3}
 8003f44:	469e      	mov	lr, r3
 8003f46:	4770      	bx	lr
