Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May  2 12:10:48 2025
| Host         : viz running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file boxBlur_timing_summary_routed.rpt -pb boxBlur_timing_summary_routed.pb -rpx boxBlur_timing_summary_routed.rpx -warn_on_violation
| Design       : boxBlur
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1426)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9392)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1426)
---------------------------
 There are 1426 register/latch pins with no clock driven by root clock pin: axi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9392)
---------------------------------------------------
 There are 9392 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9404          inf        0.000                      0                 9404           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.910ns  (logic 1.142ns (29.213%)  route 2.768ns (70.787%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 f  axi_reset_n_IBUF_inst/O
                         net (fo=7, routed)           2.112     3.130    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.254 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.656     3.910    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y25          FDRE                                         r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.368ns  (logic 0.292ns (21.324%)  route 1.076ns (78.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  axi_reset_n_IBUF_inst/O
                         net (fo=7, routed)           0.857     1.104    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.149 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.219     1.368    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y25          FDRE                                         r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9403 Endpoints
Min Delay          9403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/lB3/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[6][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.403ns  (logic 1.339ns (12.871%)  route 9.064ns (87.129%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE                         0.000     0.000 r  control/lB3/rdPntr_reg[2]/C
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/lB3/rdPntr_reg[2]/Q
                         net (fo=82, routed)          4.091     4.547    control/lB3/rdPntr_reg__0[2]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.671 r  control/lB3/line_reg_r3_0_63_0_2_i_4__2/O
                         net (fo=72, routed)          2.300     6.970    control/lB3/line_reg_r3_0_63_6_7/ADDRA2
    SLICE_X6Y2           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.094 r  control/lB3/line_reg_r3_0_63_6_7/RAMA/O
                         net (fo=1, routed)           0.498     7.593    control/lB3/line_reg_r3_0_63_6_7_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.717 r  control/lB3/multData[0][6]_i_10/O
                         net (fo=1, routed)           0.000     7.717    control/lB3/multData[0][6]_i_10_n_0
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     7.929 r  control/lB3/multData_reg[0][6]_i_4/O
                         net (fo=3, routed)           2.176    10.104    control/lB3/rdPntr_reg[8]_22
    SLICE_X25Y13         LUT6 (Prop_lut6_I0_O)        0.299    10.403 r  control/lB3/multData[6][6]_i_1/O
                         net (fo=1, routed)           0.000    10.403    kernel/multData_reg[6][7]_0[6]
    SLICE_X25Y13         FDRE                                         r  kernel/multData_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB3/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 1.364ns (13.119%)  route 9.033ns (86.881%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE                         0.000     0.000 r  control/lB3/rdPntr_reg[2]/C
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/lB3/rdPntr_reg[2]/Q
                         net (fo=82, routed)          4.091     4.547    control/lB3/rdPntr_reg__0[2]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.671 r  control/lB3/line_reg_r3_0_63_0_2_i_4__2/O
                         net (fo=72, routed)          2.298     6.968    control/lB3/line_reg_r3_0_63_6_7/ADDRB2
    SLICE_X6Y2           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.092 r  control/lB3/line_reg_r3_0_63_6_7/RAMB/O
                         net (fo=1, routed)           0.712     7.804    control/lB3/line_reg_r3_0_63_6_7_n_1
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.928 r  control/lB3/multData[0][7]_i_13/O
                         net (fo=1, routed)           0.000     7.928    control/lB3/multData[0][7]_i_13_n_0
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I0_O)      0.238     8.166 r  control/lB3/multData_reg[0][7]_i_4/O
                         net (fo=3, routed)           1.933    10.099    control/lB1/multData_reg[0][7]
    SLICE_X25Y14         LUT6 (Prop_lut6_I2_O)        0.298    10.397 r  control/lB1/multData[0][7]_i_1/O
                         net (fo=1, routed)           0.000    10.397    kernel/D[7]
    SLICE_X25Y14         FDRE                                         r  kernel/multData_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB0/rdPntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 1.371ns (13.275%)  route 8.957ns (86.725%))
  Logic Levels:           6  (FDRE=1 LUT1=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  control/lB0/rdPntr_reg[0]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  control/lB0/rdPntr_reg[0]/Q
                         net (fo=86, routed)          2.073     2.529    control/lB0/rdPntr_reg[0]
    SLICE_X7Y24          LUT1 (Prop_lut1_I0_O)        0.124     2.653 r  control/lB0/rdPntr_rep[0]_i_1/O
                         net (fo=73, routed)          4.369     7.022    control/lB0/line_reg_r2_256_319_0_2/ADDRC0
    SLICE_X0Y14          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.146 r  control/lB0/line_reg_r2_256_319_0_2/RAMC/O
                         net (fo=1, routed)           0.800     7.946    control/lB0/line_reg_r2_256_319_0_2_n_2
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  control/lB0/multData[1][2]_i_9/O
                         net (fo=1, routed)           0.000     8.070    control/lB0/multData[1][2]_i_9_n_0
    SLICE_X3Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     8.315 r  control/lB0/multData_reg[1][2]_i_3/O
                         net (fo=3, routed)           1.714    10.030    control/lB1/o_data01_out[2]
    SLICE_X19Y11         LUT6 (Prop_lut6_I1_O)        0.298    10.328 r  control/lB1/multData[1][2]_i_1/O
                         net (fo=1, routed)           0.000    10.328    kernel/multData_reg[1][7]_0[2]
    SLICE_X19Y11         FDRE                                         r  kernel/multData_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB3/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.199ns  (logic 1.339ns (13.129%)  route 8.860ns (86.871%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE                         0.000     0.000 r  control/lB3/rdPntr_reg[2]/C
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/lB3/rdPntr_reg[2]/Q
                         net (fo=82, routed)          4.091     4.547    control/lB3/rdPntr_reg__0[2]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.671 r  control/lB3/line_reg_r3_0_63_0_2_i_4__2/O
                         net (fo=72, routed)          2.300     6.970    control/lB3/line_reg_r3_0_63_6_7/ADDRA2
    SLICE_X6Y2           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.094 r  control/lB3/line_reg_r3_0_63_6_7/RAMA/O
                         net (fo=1, routed)           0.498     7.593    control/lB3/line_reg_r3_0_63_6_7_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.717 r  control/lB3/multData[0][6]_i_10/O
                         net (fo=1, routed)           0.000     7.717    control/lB3/multData[0][6]_i_10_n_0
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     7.929 r  control/lB3/multData_reg[0][6]_i_4/O
                         net (fo=3, routed)           1.971     9.900    control/lB1/multData_reg[0][6]
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.299    10.199 r  control/lB1/multData[0][6]_i_1/O
                         net (fo=1, routed)           0.000    10.199    kernel/D[6]
    SLICE_X25Y13         FDRE                                         r  kernel/multData_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB3/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 1.339ns (13.130%)  route 8.859ns (86.870%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE                         0.000     0.000 r  control/lB3/rdPntr_reg[2]/C
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/lB3/rdPntr_reg[2]/Q
                         net (fo=82, routed)          4.091     4.547    control/lB3/rdPntr_reg__0[2]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.671 r  control/lB3/line_reg_r3_0_63_0_2_i_4__2/O
                         net (fo=72, routed)          2.300     6.970    control/lB3/line_reg_r3_0_63_6_7/ADDRA2
    SLICE_X6Y2           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.094 r  control/lB3/line_reg_r3_0_63_6_7/RAMA/O
                         net (fo=1, routed)           0.498     7.593    control/lB3/line_reg_r3_0_63_6_7_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.717 r  control/lB3/multData[0][6]_i_10/O
                         net (fo=1, routed)           0.000     7.717    control/lB3/multData[0][6]_i_10_n_0
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I0_O)      0.212     7.929 r  control/lB3/multData_reg[0][6]_i_4/O
                         net (fo=3, routed)           1.970     9.899    control/lB2/multData_reg[3][6]_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I5_O)        0.299    10.198 r  control/lB2/multData[3][6]_i_1/O
                         net (fo=1, routed)           0.000    10.198    kernel/multData_reg[3][7]_0[6]
    SLICE_X25Y13         FDRE                                         r  kernel/multData_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB0/rdPntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.161ns  (logic 1.371ns (13.493%)  route 8.790ns (86.507%))
  Logic Levels:           6  (FDRE=1 LUT1=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  control/lB0/rdPntr_reg[0]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  control/lB0/rdPntr_reg[0]/Q
                         net (fo=86, routed)          2.073     2.529    control/lB0/rdPntr_reg[0]
    SLICE_X7Y24          LUT1 (Prop_lut1_I0_O)        0.124     2.653 r  control/lB0/rdPntr_rep[0]_i_1/O
                         net (fo=73, routed)          4.369     7.022    control/lB0/line_reg_r2_256_319_0_2/ADDRC0
    SLICE_X0Y14          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.146 r  control/lB0/line_reg_r2_256_319_0_2/RAMC/O
                         net (fo=1, routed)           0.800     7.946    control/lB0/line_reg_r2_256_319_0_2_n_2
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  control/lB0/multData[1][2]_i_9/O
                         net (fo=1, routed)           0.000     8.070    control/lB0/multData[1][2]_i_9_n_0
    SLICE_X3Y14          MUXF7 (Prop_muxf7_I1_O)      0.245     8.315 r  control/lB0/multData_reg[1][2]_i_3/O
                         net (fo=3, routed)           1.547     9.863    control/lB2/o_data01_out[2]
    SLICE_X19Y11         LUT6 (Prop_lut6_I2_O)        0.298    10.161 r  control/lB2/multData[4][2]_i_1/O
                         net (fo=1, routed)           0.000    10.161    kernel/multData_reg[4][7]_0[2]
    SLICE_X19Y11         FDRE                                         r  kernel/multData_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB3/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.110ns  (logic 1.371ns (13.561%)  route 8.739ns (86.439%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE                         0.000     0.000 r  control/lB3/rdPntr_reg[2]/C
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/lB3/rdPntr_reg[2]/Q
                         net (fo=82, routed)          4.091     4.547    control/lB3/rdPntr_reg__0[2]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.671 r  control/lB3/line_reg_r3_0_63_0_2_i_4__2/O
                         net (fo=72, routed)          2.117     6.788    control/lB3/line_reg_r3_320_383_3_5/ADDRC2
    SLICE_X2Y6           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.912 r  control/lB3/line_reg_r3_320_383_3_5/RAMC/O
                         net (fo=1, routed)           0.650     7.562    control/lB3/line_reg_r3_320_383_3_5_n_2
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.686 r  control/lB3/multData[0][5]_i_11/O
                         net (fo=1, routed)           0.000     7.686    control/lB3/multData[0][5]_i_11_n_0
    SLICE_X3Y5           MUXF7 (Prop_muxf7_I1_O)      0.245     7.931 r  control/lB3/multData_reg[0][5]_i_4/O
                         net (fo=3, routed)           1.881     9.812    control/lB2/multData_reg[3][5]_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I5_O)        0.298    10.110 r  control/lB2/multData[3][5]_i_1/O
                         net (fo=1, routed)           0.000    10.110    kernel/multData_reg[3][7]_0[5]
    SLICE_X25Y12         FDRE                                         r  kernel/multData_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB3/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 1.364ns (13.618%)  route 8.652ns (86.382%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE                         0.000     0.000 r  control/lB3/rdPntr_reg[2]/C
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/lB3/rdPntr_reg[2]/Q
                         net (fo=82, routed)          4.091     4.547    control/lB3/rdPntr_reg__0[2]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.671 r  control/lB3/line_reg_r3_0_63_0_2_i_4__2/O
                         net (fo=72, routed)          2.298     6.968    control/lB3/line_reg_r3_0_63_6_7/ADDRB2
    SLICE_X6Y2           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.092 r  control/lB3/line_reg_r3_0_63_6_7/RAMB/O
                         net (fo=1, routed)           0.712     7.804    control/lB3/line_reg_r3_0_63_6_7_n_1
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.928 r  control/lB3/multData[0][7]_i_13/O
                         net (fo=1, routed)           0.000     7.928    control/lB3/multData[0][7]_i_13_n_0
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I0_O)      0.238     8.166 r  control/lB3/multData_reg[0][7]_i_4/O
                         net (fo=3, routed)           1.552     9.718    control/lB2/multData_reg[3][7]_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I5_O)        0.298    10.016 r  control/lB2/multData[3][7]_i_1/O
                         net (fo=1, routed)           0.000    10.016    kernel/multData_reg[3][7]_0[7]
    SLICE_X24Y15         FDRE                                         r  kernel/multData_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB0/rdPntr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.912ns  (logic 1.344ns (13.559%)  route 8.568ns (86.441%))
  Logic Levels:           6  (FDRE=1 LUT1=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  control/lB0/rdPntr_reg[0]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  control/lB0/rdPntr_reg[0]/Q
                         net (fo=86, routed)          2.073     2.529    control/lB0/rdPntr_reg[0]
    SLICE_X7Y24          LUT1 (Prop_lut1_I0_O)        0.124     2.653 r  control/lB0/rdPntr_rep[0]_i_1/O
                         net (fo=73, routed)          4.245     6.898    control/lB0/line_reg_r2_448_511_0_2/ADDRA0
    SLICE_X0Y13          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.022 r  control/lB0/line_reg_r2_448_511_0_2/RAMA/O
                         net (fo=1, routed)           0.406     7.428    control/lB0/line_reg_r2_448_511_0_2_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I0_O)        0.124     7.552 r  control/lB0/multData[1][0]_i_9/O
                         net (fo=1, routed)           0.000     7.552    control/lB0/multData[1][0]_i_9_n_0
    SLICE_X3Y14          MUXF7 (Prop_muxf7_I1_O)      0.217     7.769 r  control/lB0/multData_reg[1][0]_i_3/O
                         net (fo=3, routed)           1.845     9.613    control/lB1/o_data01_out[0]
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.299     9.912 r  control/lB1/multData[1][0]_i_1/O
                         net (fo=1, routed)           0.000     9.912    kernel/multData_reg[1][7]_0[0]
    SLICE_X24Y15         FDRE                                         r  kernel/multData_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB3/rdPntr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kernel/multData_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 1.344ns (13.560%)  route 8.567ns (86.440%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT6=2 MUXF7=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE                         0.000     0.000 r  control/lB3/rdPntr_reg[2]/C
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  control/lB3/rdPntr_reg[2]/Q
                         net (fo=82, routed)          4.091     4.547    control/lB3/rdPntr_reg__0[2]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.671 r  control/lB3/line_reg_r3_0_63_0_2_i_4__2/O
                         net (fo=72, routed)          2.141     6.812    control/lB3/line_reg_r3_448_511_0_2/ADDRB2
    SLICE_X4Y3           RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     6.936 r  control/lB3/line_reg_r3_448_511_0_2/RAMB/O
                         net (fo=1, routed)           0.633     7.569    control/lB3/line_reg_r3_448_511_0_2_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.693 r  control/lB3/multData[0][1]_i_11/O
                         net (fo=1, routed)           0.000     7.693    control/lB3/multData[0][1]_i_11_n_0
    SLICE_X5Y4           MUXF7 (Prop_muxf7_I1_O)      0.217     7.910 r  control/lB3/multData_reg[0][1]_i_4/O
                         net (fo=3, routed)           1.703     9.612    control/lB1/multData_reg[0][1]
    SLICE_X20Y10         LUT6 (Prop_lut6_I2_O)        0.299     9.911 r  control/lB1/multData[0][1]_i_1/O
                         net (fo=1, routed)           0.000     9.911    kernel/D[1]
    SLICE_X20Y10         FDRE                                         r  kernel/multData_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE                         0.000     0.000 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     0.197    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d1
    SLICE_X3Y26          FDRE                                         r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE                         0.000     0.000 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X3Y25          FDRE                                         r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDSE                         0.000     0.000 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
    SLICE_X9Y23          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=10, routed)          0.090     0.231    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]_0[0]
    SLICE_X9Y23          FDRE                                         r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.141ns (60.959%)  route 0.090ns (39.041%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE                         0.000     0.000 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.090     0.231    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]_0[1]
    SLICE_X9Y23          FDRE                                         r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/lB0/line_reg_r1_256_319_6_7/RAMA/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  control/lB0/wrPntr_reg[4]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/lB0/wrPntr_reg[4]/Q
                         net (fo=363, routed)         0.092     0.233    control/lB0/line_reg_r1_256_319_6_7/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  control/lB0/line_reg_r1_256_319_6_7/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/lB0/line_reg_r1_256_319_6_7/RAMB/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  control/lB0/wrPntr_reg[4]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/lB0/wrPntr_reg[4]/Q
                         net (fo=363, routed)         0.092     0.233    control/lB0/line_reg_r1_256_319_6_7/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  control/lB0/line_reg_r1_256_319_6_7/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/lB0/line_reg_r1_256_319_6_7/RAMC/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  control/lB0/wrPntr_reg[4]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/lB0/wrPntr_reg[4]/Q
                         net (fo=363, routed)         0.092     0.233    control/lB0/line_reg_r1_256_319_6_7/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  control/lB0/line_reg_r1_256_319_6_7/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/lB0/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control/lB0/line_reg_r1_256_319_6_7/RAMD/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  control/lB0/wrPntr_reg[4]/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control/lB0/wrPntr_reg[4]/Q
                         net (fo=363, routed)         0.092     0.233    control/lB0/line_reg_r1_256_319_6_7/ADDRD4
    SLICE_X10Y20         RAMD64E                                      r  control/lB0/line_reg_r1_256_319_6_7/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kernel/o_convolved_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.686%)  route 0.110ns (46.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  kernel/o_convolved_data_reg[5]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kernel/o_convolved_data_reg[5]/Q
                         net (fo=1, routed)           0.110     0.238    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y8          RAMB18E1                                     r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.430%)  route 0.100ns (41.570%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDSE                         0.000     0.000 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
    SLICE_X9Y22          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.100     0.241    buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]_0[0]
    SLICE_X9Y22          FDRE                                         r  buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------





