[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMZ23603TZ/NOPB production of TEXAS INSTRUMENTS from the text:0 1 2 3405060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)9 VIn\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\nVIN\nCIN\n22 /c50FEnableRFBT\nSee Table\nCSS\n0.47 /c50FRFBB\nSee TableCo\n220 /c50FLMZ23603\nVOUTSS/TRKSYNC\nFBVIN\nEN\nPGND\nVOUT @ 3AAGND\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015\nLMZ23603 3-ASIMPLE SWITCHER®Power Module With36-VMaximum InputVoltage\n1\n1Features\n•Integrated Shielded Inductor 2Applications\n•Simple PCB Layout •Point-of-load Conversions from 12-V and24-V\nInput Rail •Frequency Synchronization Input (650 kHz to950\nkHz) •Time-Critical Projects\n•Flexible Startup Sequencing Using External Soft- •Space Constrained andHigh Thermal\nstart, Tracking andPrecision Enable Requirement Applications\n•Protection Against Inrush Currents andFaults •Negative Output Voltage Applications (See AN-\nSuch asInput UVLO andOutput Short Circuit 2027, SNVA425 )\n•Junction Temperature Range –40°Cto125°C\n3Description •Single Exposed Pad andStandard Pinout forEasy\nThe LMZ23603 SIMPLE SWITCHER®power module Mounting andManufacturing\nisaneasy-to-use step-down DC-DC solution capable•Fast Transient Response forPowering FPGAsofdriving upto3-Aload. The LMZ23603 isavailableandASICsinaninnovative package that enhances thermal\n•Fully Enabled forWEBENCH®Power Designer performance and allows for hand ormachine\nsoldering. •PinCompatible With\nLMZ22005/LMZ23605/LMZ22003The LMZ23603 can accept aninput voltage rail\n•Performance Benefits between 6Vand36Vanddeliver anadjustable and\nhighly accurate output voltage aslowas0.8V.The –High Efficiency Reduces System Heat\nLMZ23603 only requires two external resistors andGenerationthree external capacitors tocomplete the power–Tested toEN55022 Class Bsolution. The LMZ23603 isareliable and robust\n–See AN-2125 (SNVA473 )andlayout for design with thefollowing protection features: thermal\nshutdown, programmable input undervoltage lockout, information ondevice under test.\noutput overvoltage protection, short circuit protection,–VIN=24V,VO=3.3V,IO=3Aoutput current limit, and allows start-up into a\nNOTE: EN55022:2006, +A1:2007, FCC Part 15Subpart B:2007.prebiased output. The sync input allows\nsynchronization over the 650-kHz to950-kHz –Low component count, only 5external\nswitching frequency range. components\n–Low output voltage rippleDevice Information(1)(2)\n–Uses PCB asheat sink, noairflow requiredPART NUMBER PACKAGE BODY SIZE (NOM)\n•Electrical SpecificationsLMZ23603 NDW (7) 10.16 mm×9.85 mm\n–18-W maximum total output power(1)Forallavailable packages, see theorderable addendum at\n–Upto3-Aoutput current theendofthedata sheet.\n(2)Peak reflow temperature equals 245°C.See SNAA214 for –Input voltage range 6Vto36V\nmore details.–Output voltage range 0.8Vto6V\n–Efficiency upto92%\nSimplified Application Schematic Efficiency 5-VOutput at25°CAmbient\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Application andImplementation ........................ 17\n8.1 Application Information ............................................ 17 2Applications ........................................................... 1\n8.2 Typical Application ................................................. 17 3Description ............................................................. 1\n9Power Supply Recommendations ...................... 23 4Revision History ..................................................... 2\n10Layout ................................................................... 23 5PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 236Specifications ......................................................... 3\n10.2 Layout Examples ................................................... 246.1 Absolute Maximum Ratings ...................................... 3\n10.3 Power Dissipation andThermal Considerations ...256.2 ESD Ratings .............................................................. 4\n10.4 Power Module SMT Guidelines ............................ 266.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 27 6.4 Thermal Information .................................................. 4\n11.1 Device Support ...................................................... 27 6.5 Electrical Characteristics ........................................... 4\n11.2 Documentation Support ........................................ 27 6.6 Typical Characteristics .............................................. 6\n11.3 Community Resources .......................................... 277Detailed Description ............................................ 14\n11.4 Trademarks ........................................................... 277.1 Overview ................................................................. 14\n11.5 Electrostatic Discharge Caution ............................ 277.2 Functional Block Diagram ....................................... 14\n11.6 Glossary ................................................................ 277.3 Feature Description ................................................. 14\n12Mechanical, Packaging, andOrderable 7.4 Device Functional Modes ........................................ 16\nInformation ........................................................... 28\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision I(October 2013) toRevision J Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n•Deleted Easy-to-Use PFM 7-Pin Package image .................................................................................................................. 1\nChanges from Revision H(April 2013) toRevision I Page\n•Deleted 12mil......................................................................................................................................................................... 4\n•Changed 10mil.................................................................................................................................................................... 23\n•Changed 10mil.................................................................................................................................................................... 26\n•Added Power Module SMT Guidelines ................................................................................................................................. 26\n2 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nPGND/EP\nConnect to AGND5   FB6   SS/TRK\n3   EN\n1   VIN2   SYNC4   AGND7   VOUT\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\n5PinConfiguration andFunctions\nNDW Package\n7-Pin\nTopView\nPinFunctions\nPIN TYPE DESCRIPTION\nNAME NO.\nAGND 4 Ground Analog Ground —Reference point forallstated voltages. Must beexternally connected to\nEP/PGND.\nEN 3 Analog Enable —Input totheprecision enable comparator. Rising threshold is1.279 Vtypical. Once\nthemodule isenabled, a21-µAsource current isinternally activated tofacilitate\nprogrammable hysteresis.\nEP/PGND — Ground Exposed Pad /Power Ground Electrical path forthepower circuits within themodule. —NOT\nInternally connected toAGND /pin4.Used todissipate heat from thepackage during\noperation. Must beelectrically connected topin4external tothepackage.\nFB 5 Analog Feedback —Internally connected totheregulation, overvoltage, andshort circuit comparators.\nThe regulation reference point is0.796 Vatthisinput pin.Connect thefeedback resistor\ndivider between theoutput andAGND tosettheoutput voltage.\nSS/TRK 6 Analog Soft-Start/Track —Toextend the1.6-ms internal soft-start connect anexternal soft-start\ncapacitor. Fortracking connect toanexternal resistive divider connected toahigher priority\nsupply rail.SeeDesign Steps fortheLMZ23603 Application section.\nSYNC 2 Analog Sync Input —Apply aCMOS logic level square wave whose frequency isbetween 650kHz\nand950kHz tosynchronize thePWM operating frequency toanexternal frequency source.\nWhen notusing synchronization connect toground. The module free running PWM frequency\nis812kHz (typical).\nVIN 1 Power Supply input —Nominal operating range is6Vto36V.Asmall amount ofinternal\ncapacitance iscontained within thepackage assembly. Additional external input capacitance\nisrequired between thispinandexposed pad(PGND).\nVOUT 7 Power Output Voltage —Output from theinternal inductor. Connect theoutput capacitor between this\npinandexposed pad.\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)(3)\nMIN MAX UNIT\nVINtoPGND –0.3 40 V\nEN,SYNC toAGND –0.3 5.5 V\nSS/TRK, FBto AGND –0.3 2.5 V\nAGND toPGND –0.3 0.3 V\nJunction Temperature 150 °C\nPeak Reflow Case Temperature (30sec) 245 °C\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTexas Instruments Sales Office/Distributors foravailability and\nspecifications.\n(3) Forsoldering specifications: seeproduct folder atwww.ti.com andSNOA549\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: LMZ23603\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-001(1)(2)±2000 V\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) The human body model isa100pF capacitor discharged through a1.5kΩresistor intoeach pin.Test method isperJESD-22-114.\n6.3 Recommended Operating Conditions\nMIN MAX UNIT\nVIN 6 36 V\nEN,SYNC 0 5 V\nOperation Junction Temperature −40 125 °C\n6.4 Thermal Information\nLMZ23603\nTHERMAL METRIC(1)NDW UNIT\n7PINS\n4-layer Evaluation Printed-Circuit-Board, 60vias, No12.0 Junction-to-ambient thermal airflow RθJA °C/Wresistance(2)\n2-layer JEDEC Printed-Circuit-Board, Noairflow 21.5\nJunction-to-case (top) thermalRθJC(top) Noairflow 1.9 °C/Wresistance\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) RθJAmeasured ona3.5-in ×3.5-in 4-layer board, with 3-oz. copper onouter layers and2-oz. copper oninner layers, sixty thermal vias,\nnoairflow, and1-W power dissipation. Refer toPCB layout diagrams.\n6.5 Electrical Characteristics\nLimits areforTJ=25°Cunless otherwise specified. Minimum andMaximum limits arespecified through test, design or\nstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only. Unless otherwise stated thefollowing conditions apply: VIN=12V, VOUT=3.3V\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nSYSTEM PARAMETERS\nENABLE CONTROL\n1.279\nVEN ENthreshold trippoint VENrising V over thejunction temperature (TJ)1.1 1.458range of–40°Cto+125 °C\nENinput hysteresisVEN-HYS VEN>1.279 V –21 µAcurrent\nSOFT-START\n50\nISS SSsource current VSS=0V µA over thejunction temperature (TJ)40 60range of–40°Cto+125 °C\ntSS Internal soft-start interval 1.6 ms\nCURRENT LIMIT\nover thejunction temperature (TJ)ICL Current limit threshold DCaverage 3.4 Arange of–40°Cto+125 °C\nINTERNAL SWITCHING OSCILLATOR\nFree-running oscillatorfosc Sync input connected toground. 711 812 914 kHzfrequency\nfsync Synchronization range 650 950 kHz\n(1) MinandMax limits are100% production tested at25°C.Limits over theoperating temperature range arespecified through correlation\nusing Statistical Quality Control (SQC) methods. Limits areused tocalculate TI’sAverage Outgoing Quality Level (AOQL).\n(2) Typical numbers areat25°Candrepresent themost likely parametric norm.\n4 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nElectrical Characteristics (continued)\nLimits areforTJ=25°Cunless otherwise specified. Minimum andMaximum limits arespecified through test, design or\nstatistical correlation. Typical values represent themost likely parametric norm atTJ=25°C,andareprovided forreference\npurposes only. Unless otherwise stated thefollowing conditions apply: VIN=12V, VOUT=3.3V\nPARAMETER TEST CONDITIONS MIN(1)TYP(2)MAX(1)UNIT\nSynchronization logic zero over thejunction temperature (TJ)VIL-sync Relative toAGND 0.4 Vamplitude range of–40°Cto+125 °C\nSynchronization logic one Relative to over thejunction temperature (TJ)VIH-sync 1.5 Vamplitude AGND. range of–40°Cto+125 °C\nSynchronization dutyVsync DC 15% 50% 85%cycle range\nDmax Maximum Duty Factor 83%\nREGULATION AND OVERVOLTAGE COMPARATOR\nVSS>+0.8V 0.796\nIn-regulation feedback TJ=–40°CtoVFB V over thejunction temperature (TJ) voltage 125°C 0.776 0.816range of–40°Cto+125 °C IO=3A\nFeedback overvoltage 0.86VFB-OV Vprotection threshold\nFeedback input bias 5IFB nAcurrent\nNon-switchinginput 2.6IQ VFB=0.86 V mAcurrent\nShutdown quiescent 70ISD VEN=0V μAcurrent\nTHERMAL CHARACTERISTICS\nTSD Thermal shutdown Rising 165 °C\nTSD-HYST Thermal shutdown Falling 15°Chysteresis\nPERFORMANCE PARAMETERS(3)\nΔVO Output voltage ripple Cout =220µFwith 7-mΩESR +100-µFX7R +2x 9mVPP0.047- µFBWat20MHz\nΔVO/ΔVIN Line regulation VIN=12Vto36V,IO=0.001 A ±0.02%\nΔVO/IOUT Load regulation VIN=12V,IO=0.001 Ato3A 1\nmV/A\nη Fullload efficiency VIN=12VVO=3.3V,IO=3A 85%\nVIN=24VVO=3.3V,IO=3A 78%\nη Peak efficiency VIN=24VVO=3.3V,IO=2A 80%\nVIN=12VVO=3.3V,IO=1A 86%\n(3) Refer toBOM inTable 1.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: LMZ23603\n0 1 2 3405060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n0 1 2 3405060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)9 VIn\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n0 1 2 3405060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)10 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n10 Vin\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n6.6 Typical Characteristics\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\nFigure 1.Efficiency 6-VOutput at25°CAmbient Figure 2.Dissipation 6-VOutput at25°CAmbient\nFigure 3.Efficiency 5-VOutput at25°CAmbient Figure 4.Dissipation 5-VOutput at25°CAmbient\nFigure 5.Efficiency 3.3-V Output at25°CAmbient Figure 6.Dissipation 3.3-V Output at25°CAmbient\n6 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\n0 1 2 325354555657585EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin*\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\n0 1 2 330405060708090EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\n0 1 2 330405060708090EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\nFigure 7.Efficiency 2.5-V Output at25°CAmbient Figure 8.Dissipation 2.5-V Output at25°CAmbient\nFigure 9.Efficiency 1.8-V Output at25°CAmbient Figure 10.Dissipation 1.8-V Output at25°CAmbient\nFigure 11.Efficiency 1.5-V Output at25°CAmbient Figure 12.Dissipation 1.5-V Output at25°CAmbient\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: LMZ23603\n0 1 2 310203040506070EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin*\n24 Vin*\n30 Vin*\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin*\n20 Vin*\n12 Vin\n9 Vin\n6 Vin\n0 1 2 320304050607080EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin*\n30 Vin*\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin*\n20 Vin\n12 Vin\n9 VIn\n6 Vin\n0 1 2 320304050607080EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin*\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\nFigure 13.Efficiency 1.2-V Output at25°CAmbient Figure 14.Dissipation 1.2-V Output at25°CAmbient\nFigure 15.Efficiency 1-VOutput at25°CAmbient Figure 16.Dissipation 1-VOutput at25°CAmbient\nFigure 17.Efficiency 0.8-V Output at25°CAmbient Figure 18.Dissipation 0.8-V Output at25°CAmbient\n8 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n0 1 2 330405060708090EFFICIENCY (%)\nOUTPUT CURRENT (A)9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n0 1 2 3405060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n10 Vin\n0 1 2 3 4 5405060708090100EFFICIENCY (%)\nOUTPUT CURRENT (A)10 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\nFigure 19.Efficiency 6-VOutput at85°C Figure 20.Dissipation 6-VOutput at85°CAmbient\nFigure 22.Dissipation 5-VOutput at85°CAmbient Figure 21.Efficiency 5-VOutput at85°CAmbient\nFigure 23.Efficiency 3.3-V Output at85°CAmbient Figure 24.Dissipation 3.3-V Output at85°CAmbient\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: LMZ23603\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\n0 1 2 320304050607080EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin*\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\n0 1 2 330405060708090EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin*\n0 1 2 330405060708090EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin\n30 Vin\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\nFigure 26.Dissipation 2.5-V Output at85°CAmbient Figure 25.Efficiency 2.5-V Output at85°CAmbient\nFigure 27.Efficiency 1.8-V Output at85°CAmbient Figure 28.Dissipation 1.8-V Output at85°CAmbient\nFigure 29.Efficiency 1.5-V Output at85°CAmbient Figure 30.Dissipation 1.5-V Output at85°CAmbient\n10 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin*\n20 Vin*\n12 Vin\n9 Vin\n6 Vin\n0 1 2 3203040506070EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin*\n24 Vin*\n30 Vin*\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin*\n20 Vin\n12 Vin\n9 Vin\n6 Vin\n0 1 2 315253545556575EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin*\n30 Vin*\n36 Vin*\n0 1 2 301234DISSIPATION (W)\nOUTPUT CURRENT (A)36 Vin*\n30 Vin*\n24 Vin\n20 Vin\n12 Vin\n9 Vin\n6 Vin\n0 1 2 320304050607080EFFICIENCY (%)\nOUTPUT CURRENT (A)6 Vin\n9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin*\n36 Vin*\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\nFigure 31.Efficiency 1.2-V Output at85°CAmbient Figure 32.Dissipation 1.2-V Output at85°CAmbient\nFigure 33.Efficiency 1-VOutput at85°CAmbient Figure 34.Dissipation 1-VOutput at85°CAmbient\nFigure 35.Efficiency 0.8-V Output at85°CAmbient Figure 36.Dissipation 0.8-V Output at85°CAmbient\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: LMZ23603\n0 1 2 30.9980.9991.0001.0011.002NORMALLIZED OUTPUT VOLTAGE (V/V)\nOUTPUT CURRENT (A)9 Vin\n12 Vin\n20 Vin\n24 Vin\n30 Vin\n36 Vin\n10 mV/Div 500 ns/Div\n30 40 50 60 70 80 90 10011012013001234MAXIMUM OUTPUT CURRENT (A)\nAMBIENT TEMPERATURE (°C)/c19JA=12°C/W\n30 40 50 60 70 80 90 10011012013001234MAXIMUM OUTPUT CURRENT (A)\nANBIENT TEMPERATURE (°C)/c19JA=12°C/W\n30 40 50 60 70 80 90 10011012013001234MAXIMUM OUTPUT CURRENT (A)\nAMBIENT TEMPERATURE (°C)/c19JA = 12°C/W\n30 40 50 60 70 80 90 10011012013001234MAXIMUM OUTPUT CURRENT (A)\nAMBIENT TEMPERATURE (°C)/c19JA = 12 °C/W\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\nVIN=12V,VOUT=5V VIN=12V,VOUT=3.3V\nFigure 37.Thermal Derating Figure 38.Thermal Derating\nVIN=24V,VOUT=5V VIN=24V,VOUT=3.3V\nFigure 39.Thermal Derating Figure 40.Thermal Derating\n12VIN,3.3VOat3A,BW=20MHz VOUT=3.3VNormalized\nFigure 42.Output Ripple from Evaluation Board Figure 41.Normalized Line andLoad Regulation\n12 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\n0 4 8 12 16 20 24 28 32 360123456789CURRENT (A)\nINPUT VOLTAGE (V)Output Current\nInput Current\n10 mV/Div 500 ns/Div\n2A/Div\n100 mV/Div 500 µs/Div\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nTypical Characteristics (continued)\nUnless otherwise specified, thefollowing conditions apply: VIN=12V;CIN=2x10μF+1-μFX7R Ceramic; CO=220-μF\nSpecialty Polymer +10-µFCeramic; TA=25°Cforwaveforms. Efficiency anddissipation plots marked with *have cycle\nskipping atlight loads resulting isslightly higher output ripple –SeeDesign Steps section.\n12VIN,3.3VOat3ABW=250MHz 12VIN,3.3VO,0.5- to3-AStep\nFigure 43.Output Ripple from Evaluation Board Figure 44.Transient Response from Evaluation Board\nFigure 45.Short Circuit Current\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: LMZ23603\nFBLinear\nRegulator\n 2M\n3.3 uHCBST EN\nAGND Regulator ICCSS\nInternal PassivesVOCINint\nCOSYNC\nEP/\nPGNDCompCIN\nRFBBSS/TRK\n0.796 VREFVIN\n800 kHz\nPWM\nRFBT\n \nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n7Detailed Description\n7.1 Overview\nThe architecture used isaninternally compensated emulated peak current mode control, based onamonolithic\nsynchronous SIMPLE SWITCHER core capable ofsupporting high load currents. The output voltage is\nmaintained through feedback compared with aninternal 0.8-V reference. Foremulated peak current-mode, the\nvalley current issampled onthedown-slope oftheinductor current. This isused astheDCvalue ofcurrent to\nstart thenext cycle.\nThe primary application foremulated peak current-mode ishigh input voltage tolowoutput voltage operating ata\nnarrow duty cycle. Bysampling theinductor current attheend oftheswitching cycle and adding anexternal\nramp, theminimum ON-time can besignificantly reduced, without theneed forblanking orfiltering which is\nnormally required forpeak current-mode control.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Synchronization Input\nThe PWM switching frequency canbesynchronized toanexternal frequency source. Ifthisfeature isnotused,\nconnect thisinput either directly toground, orconnect toground through aresistor of1.5-kΩorless. The allowed\nsynchronization frequency range is650 kHz to950 kHz. The typical input threshold is1.4-V transition level.\nIdeally theinput clock must overdrive thethreshold byafactor of2,sodirect drive from 3.3-V logic through a1.5-\nkΩThevenin source resistance isrecommended. Applying asustained logic 1corresponds tozero HzPWM\nfrequency andwillcause themodule tostop switching.\n7.3.2 Output Overvoltage Protection\nIfthevoltage atFBisgreater than a0.86-V internal reference, theoutput oftheerror amplifier ispulled toward\nground, causing VOtofall.\n7.3.3 Current Limit\nThe LMZ23603 isprotected byboth low-side (LS) and high-side (HS) current limit circuitry. The LScurrent limit\ndetection iscarried outduring theOFF-time bymonitoring thecurrent through theLSsynchronous MOSFET.\nReferring totheFunctional Block Diagram ,when thetopMOSFET isturned off,theinductor current flows\nthrough theload, thePGND pinand theinternal synchronous MOSFET. Ifthiscurrent exceeds thelow-side\ncurrent limit level thecurrent limit comparator disables thestart ofthenext switching period. Switching cycles are\nprohibited until current drops below thelimit.\n14 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nFeature Description (continued)\nNOTE\nDCcurrent limit isdependent onboth duty cycle and temperature asillustrated inthe\ngraphs intheTypical Characteristics section.\nThe HScurrent limit monitors thecurrent oftopside MOSFET. Once HScurrent limit isdetected, theHS\nMOSFET isshutoff immediately, until thenext cycle. Exceeding HScurrent limit causes VOtofall. Typical\nbehavior ofexceeding LScurrent limit isthatfSWdrops to1/2oftheoperating frequency.\n7.3.4 Thermal Protection\nThe junction temperature oftheLMZ23603 must notbeallowed toexceed itsmaximum ratings. Thermal\nprotection isimplemented byaninternal Thermal Shutdown circuit which activates at165°C(typical) causing the\ndevice toenter alowpower standby state. Inthisstate themain MOSFET remains offcausing VOtofall,and\nadditionally theCSScapacitor isdischarged toground. Thermal protection helps prevent catastrophic failures for\naccidental device overheating. When thejunction temperature falls back below 150°C(typical hysteresis =15°C)\ntheSSpinisreleased, VOrises smoothly, andnormal operation resumes.\nApplications requiring maximum output current especially those athigh input voltage may require additional\nderating atelevated temperatures.\n7.3.5 Prebiased Start-Up\nThe LMZ23603 willproperly start upintoaprebiased output. This start-up situation iscommon inmultiple rail\nlogic applications where current paths may exist between different power rails during thestart-up sequence.\nFigure 46shows proper behavior inthismode. Trace oneisEnable going high. Trace twois1.5-V prebias rising\nto3.3V.Rise-time determined byCSS,trace three.\nFigure 46.Prebiased Start-Up\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: LMZ23603\n800 kHz Sync\nCCM Mode\nDCM Mode\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n7.4 Device Functional Modes\n7.4.1 Discontinuous Conduction andContinuous Conduction Modes\nAtlight load theregulator willoperate indiscontinuous conduction mode (DCM). With load currents above the\ncritical conduction point, itwilloperate incontinuous conduction mode (CCM). InCCM, current flows through the\ninductor through theentire switching cycle andnever falls tozero during theOFF-time. When operating inDCM,\ninductor current ismaintained toanaverage value equaling IOUT.Inductor current exhibits normal behavior for\ntheemulated current mode control method used. Output voltage ripple typically increases during thismode of\noperation.\nFigure 47isacomparison pairofwaveforms oftheshowing both CCM (upper) andDCM operating modes.\nVIN=12V, VO=3.3V, IO=3A/0.3A2μs/div\nFigure 47.CCM andDCM Operating Modes\n16 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\n4\n5\n6\n7321PGND/EP\nVOUTSSSYNC FBVIN\nENAGNDVIN\nCIN2,3 \n10 /c50FEnable7V to 36VU1\nRFBB\n1.07kLMZ23603TZ\n3.3VO @ 3A\nCO1,6\n0.047 /c50FCO5\n220 /c50FRENH OPT\n100/cd6RENT\n42.2k\nRENB\n12.7kRFBT\n3.32k\nCIN1,5\n0.047 /c50FCO2\n100 /c50F\nOPT+D1 OPT\n5.1VSYNC\nRSNOPT\n1.50 k/cd6CSS\n0.47µFCIN6 OPT\n150 /c50F+\nRFRA OPT \n23.7/cd6\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LMZ23603 isastep-down DC-to-DC power module. Itistypically used toconvert ahigher DCvoltage toa\nlower DCvoltage with amaximum output current of3A.The following design procedure canbeused toselect\ncomponents fortheLMZ23603. Alternately, theWEBENCH software may beused togenerate complete designs.\nWhen generating adesign, the WEBENCH software uses iterative design procedure and accesses\ncomprehensive databases ofcomponents. Please gotowww.ti.com formore details.\n8.2 Typical Application\nFigure 48.Simplified Evaluation Board Schematic Diagram\n8.2.1 Design Requirements\nForthisexample thefollowing application parameters exist.\n•VINRange =Upto36V\n•VOUT=0.8Vto6V\n•IOUT=3A\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: LMZ23603\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\nTypical Application (continued)\n8.2.2 Detailed Design Procedure\n8.2.2.1 Design Steps\nThe LMZ23603 isfully supported byWEBENCH which offers: component selection, electrical and thermal\nsimulations. Additionally there areboth evaluation anddemonstration boards thatmay beused asastarting point\nfordesign. The following listofsteps canbeused tomanually design theLMZ23603 application.\nAllreferences tovalues refer toFigure 48.\n1.Select minimum operating VINwith enable divider resistors\n2.Program VOwith resistor divider selection\n3.Select CO\n4.Select CIN\n5.Determine module power dissipation\n6.Layout PCB forrequired thermal performance\n8.2.2.2 Enable Divider, RENT,RENBand RENHSelection\nInternal tothemodule isa2-MΩpullup resistor connected from VINtoEnable. Forapplications notrequiring\nprecision undervoltage lockout (UVLO), theEnable input may beleftopen circuit and theinternal resistor will\nalways enable themodule. Insuch case, theinternal UVLO occurs around 4.3V.\nInapplications with separate supervisory circuits Enable canbedirectly interfaced toalogic source. Inthecase\nofsequencing supplies, thedivider isconnected toarailthatbecomes active earlier inthepower-up cycle than\ntheLMZ23603 output rail.\nEnable provides aprecise 1.279-V threshold toallow direct logic drive orconnection toavoltage divider from a\nhigher enable voltage such asVIN.Additionally there is21μA(typical) ofswitched offset current allowing\nprogrammable hysteresis. See Figure 49.\nThe function oftheenable divider istoallow thedesigner tochoose aninput voltage below which thecircuit will\nbedisabled. This implements thefeature ofprogrammable UVLO. The tworesistors must bechosen based on\nthefollowing ratio:\nRENT/RENB=(VINUVLO /1.279 V)–1 (1)\nThe LMZ23603 typical application shows 12.7 kΩforRENBand 42.2 kΩforRENTresulting inarising UVLO of\n5.46 V.This divider presents 8.33 Vtotheinput when thedivider israised to36Vwhich would exceed the\nrecommended 5.5-V limit forEnable. Amidpoint 5.1-V Zener clamp isapplied toallow theapplication tocover\nthefull6-Vto36-V range ofoperation. The Zener clamp isnotrequired ifthetarget application prohibits the\nmaximum Enable input voltage from being exceeded.\nAdditional enable voltage hysteresis canbeadded with theinclusion ofRENH.Itispossible toselect values for\nRENTandRENBsuch thatRENHisavalue ofzero allowing ittobeomitted from thedesign.\nRising threshold canbecalculated asfollows:\nVEN(rising) =1.279 (1+(RENT||2meg)/ RENB) (2)\nWhereas thefalling threshold level canbecalculated using:\nVEN(falling) =VEN(rising) –21µA(RENT||2meg ||RENTB +RENH) (3)\n18 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nENABLE2.0M21 /c50AINT-VCC (5V)\n1.279VRUN\nRENB\n12.7kRENT\n42.2kVIN\n100/c3aRENH\n5.1V\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nTypical Application (continued)\nFigure 49.Enable Input Detail\n8.2.2.3 Output Voltage Selection\nOutput voltage isdetermined byadivider oftworesistors connected between VOand ground. The midpoint of\nthedivider isconnected totheFBinput.\nThe regulated output voltage determined bytheexternal divider resistors RFBTandRFBBis:\nVO=0.796 V×(1+RFBT/RFBB) (4)\nRearranging terms; theratio ofthefeedback resistors foradesired output voltage is:\nRFBT/RFBB=(VO/0.796 V)–1 (5)\nThese resistors must generally bechosen from values intherange of1.0kΩto10.0 kΩ.\nForVO=0.8VtheFBpincanbeconnected totheoutput directly and RFBBcanbesetto8.06 kΩtoprovide\nminimum output load.\nTable 1listsvalues forRFBT,andRFBB.\nTable 1.Evaluation Board BillofMaterials\nREF DES DESCRIPTION CASE SIZE CASE SIZE MANUFACTURER P/N\nU1 SIMPLE SWITCHER PFM-7 Texas Instruments LMZ23603TZ\nCin1,5 0.047 µF,50V,X7R 1206 Yageo America CC1206KRX7R9BB473\nCin2,3 10µF,50V,X7R 1210 Taiyo Yuden UMK325BJ106MM-T\nCin6(OPT) CAP, AL,150µF,50V Radial G Panasonic EEE-FK1H151P\nCO1,6 0.047 µF,50V,X7R 1206 Yageo America CC1206KRX7R9BB473\nCO2(OPT) 100µF,6.3V,X7R 1210 TDK C3225X5R0J107M\nCO5 220μF,6.3V,SP-Cap (7343) Panasonic EEF-UE0J221LR\nRFBT 3.32 kΩ 0805 Panasonic ERJ-6ENF3321V\nRFBB 1.07 kΩ 0805 Panasonic ERJ-6ENF1071V\nRSN(OPT) 1.50 kΩ 0805 Vishay Dale CRCW08051K50FKEA\nRENT 42.2 kΩ 0805 Panasonic ERJ-6ENF4222V\nRENB 12.7 kΩ 0805 Panasonic ERJ-6ENF1272V\nRFRA(OPT) 23.7Ω 0805 Vishay Dale CRCW080523R7FKEA\nRENH 100Ω 0805 Vishay Dale CRCW0805100RFKEA\nCSS 0.47μF,±10%, X7R, 16V 0805 AVX 0805YC474KAT2A\nD1(OPT) 5.1V,0.5W SOD-123 Diodes Inc. MMSZ5231BS-7-F\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: LMZ23603\n1.07kRfbb2.26kRfbt\n107Rtkb226Rtkt3.3V Master 2.5Vout\n50 /c50AInt VCC\nSS/TRK FB\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n8.2.2.4 Soft-Start Capacitor Selection\nProgrammable soft-start permits theregulator toslowly ramp toitssteady state operating point after being\nenabled, thereby reducing current inrush from theinput supply andslowing theoutput voltage rise-time.\nUpon turnon, after allUVLO conditions have been passed, aninternal 1.6-ms circuit slowly ramps theSS/TRK\ninput toimplement internal soft-start. If1.6msisanadequate turnon time then theCss capacitor can beleft\nunpopulated. Longer soft-start periods areachieved byadding anexternal capacitor tothisinput.\nSoft-start duration isgiven bytheformula:\ntSS=VREF×CSS/Iss=0.796 V×CSS/50µA (6)\nThis equation canberearranged asfollows:\nCSS=tSS×50μA/0.796 V (7)\nUsing a0.22-μFcapacitor results in3.5-ms typical soft-start duration; and0.47-μFresults in7.5mstypical. 0.47\nμFisarecommended initial value.\nAsthesoft-start input exceeds 0.796 Vtheoutput ofthepower stage willbeinregulation andthe50-μAcurrent\nisdeactivated. The following conditions willreset thesoft-start capacitor bydischarging theSSinput toground\nwith aninternal current sink.\n•The Enable input being pulled low\n•Thermal shutdown condition\n•Internal VCCUVLO (Approx 4.3-V input toVIN)\n8.2.2.5 Tracking Supply Divider Option\nThe tracking function allows themodule tobeconnected asaslave supply toaprimary voltage rail(often the\n3.3-V system rail) where theslave module output voltage islower than that ofthemaster. Proper configuration\nallows theslave railtopower upcoincident with themaster railsuch thatthevoltage difference between therails\nduring ramp-up issmall (that is,<0.15 Vtypical). The values forthetracking resistive divider must beselected\nsuch thatthepresence oftheinternal 50-µAcurrent source isminimized. Inmost cases theratio ofthetracking\ndivider resistors isthesame astheratio oftheoutput voltage setting divider. Proper operation intracking mode\ndictates thesoft-start time oftheslave railbeshorter than themaster rail; acondition that iseasy satisfy\nbecause theCSScapisreplaced byRTKB.The tracking function isonly supported forthepower upinterval ofthe\nmaster supply; once theSS/TRK rises past 0.8Vtheinput isnolonger enabled and the50-µAinternal current\nsource isswitched off.\nFigure 50.Tracking Option Input Detail\n20 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\n8.2.2.6 COSelection\nNone oftherequired COoutput capacitance iscontained within themodule. Aminimum value of200μFis\nrequired based onthevalues ofinternal compensation intheerror amplifier. Low ESR tantalum, organic\nsemiconductor orspecialty polymer capacitor types arerecommended forobtaining lowest ripple. The output\ncapacitor COmay consist ofseveral capacitors inparallel placed inclose proximity tothemodule. The output\ncapacitor assembly must also meet theworst case minimum ripple current rating of0.5×ILRP-P,ascalculated in\nEquation 14below. Beyond that, additional capacitance willreduce output ripple solong astheESR islow\nenough topermit it.Loop response verification isalso valuable toconfirm closed loop behavior. RLRAisincluded\nonthetypical application schematic andevaluation board forthispurpose. Itisnotrequired intheenddesign.\nForapplications with dynamic load steps; thefollowing equation provides agood firstpass approximation ofCO\nforload transient requirements. Where VO-Tran is100mVona3.3-V output design.\nCO≥IO-Tran /((VO-Tran –ESR ×IO–Tran)×(FSW/VO)) (8)\nSolving:\nCO≥2.5A/((0.1 V–.007 ×2.5A)×(800000 Hz/3.3V)≥125μF (9)\nNOTE\nThe stability requirement for200-µFminimum output capacitance willtake precedence.\nOne recommended output capacitor combination isa220-µF,7-mΩESR specialty polymer capinparallel with a\n100-µF,6.3-V X5R ceramic. This combination provides excellent performance thatmay exceed therequirements\nofcertain applications. Additionally some small ceramic capacitors can beused forhigh frequency EMI\nsuppression.\n8.2.2.7 CINSelection\nThe LMZ23603 module contains asmall amount ofinternal ceramic input capacitance. Additional input\ncapacitance isrequired external tothemodule tohandle theinput ripple current oftheapplication. The input\ncapacitor canbeseveral capacitors inparallel. This input capacitance must belocated invery close proximity to\nthemodule. Input capacitor selection isgenerally directed tosatisfy theinput ripple current requirements rather\nthan bycapacitance value. Input ripple current rating isdictated bytheequation:\nI(CIN(RMS) )≊1/2×IO×SQRT (D/1–D)\nwhere\n•D≊VO/VIN (10)\nAsapoint ofreference, theworst case ripple current willoccur when themodule ispresented with fullload\ncurrent andwhen VIN=2×VO.\nRecommended minimum input capacitance is22-µFX7R (orX5R) ceramic with avoltage rating atleast 25%\nhigher than themaximum applied input voltage fortheapplication. Itisalso recommended thatattention bepaid\ntothevoltage andtemperature derating ofthecapacitor selected.\nNOTE\nRipple current rating ofceramic capacitors may bemissing from thecapacitor data sheet\nandyoumay have tocontact thecapacitor manufacturer forthisparameter.\nIfthesystem design requires acertain minimum value ofpeak-to-peak input ripple voltage (ΔVIN)bemaintained\nthen thefollowing equation may beused.\nCIN≥IO×D×(1–D)/fSW-CCM ×ΔVIN (11)\nIfΔVINis1%ofVINfora12-V input to3.3-V output application thisequals 120mVandfSW=812kHz.\nCIN≥3A×3.3V/12V×(1–3.3V/12V)/(812000 ×0.240 V)≥22.3μF (12)\nAdditional bulk capacitance with higher ESR may berequired todamp any resonant effects oftheinput\ncapacitance andparasitic inductance oftheincoming supply lines. The LMZ23603 typical applications schematic\nand evaluation board include a150-μF,50-V aluminum capacitor forthisfunction. There aremany situations\nwhere thiscapacitor isnotnecessary.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: LMZ23603\n0 200 400 600 800 100005101520253035404550AMPLITUDE (dBuV/m)\nFREQUENCY (MHz)Class A Limit\nClass B Limit\nHoriz Peak\nHoriz Quasi-Peak\n30 40 50 60 70 80 90 10011012013001234MAXIMUM OUTPUT CURRENT (A)\nAMBIENT TEMPERATURE (°C)/c19JA = 12°C/W\n0102030405060708090100\n01234\nEFFICIENCY (%)\nOUTPUT CURRENT (A)DISSIPATION (W)\n0.0 0.2 0.40.6 .08 1.0 1.2 1.4 1.6 1.8 2.2 2.4 2.6 2.8 3.0 2.0\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n8.2.2.8 Discontinuous Conduction and Continuous Conduction Modes Selection\nThe approximate formula fordetermining theDCM/CCM boundary isasfollows:\nIDCB≊VO×(VIN–VO)/(2×3.3μH×fSW(CCM) ×VIN) (13)\nThe inductor internal tothemodule is3.3μH.This value was chosen asagood balance between lowandhigh\ninput voltage applications. The main parameter affected bytheinductor istheamplitude oftheinductor ripple\ncurrent (ILR).ILRcanbecalculated with:\nILRP-P=VO×(VIN–VO)/(3.3µH×fSW×VIN)\nwhere\n•VINisthemaximum input voltage\n•fSWistypically 812kHz (14)\nIftheoutput current IOisdetermined byassuming that IO=IL,thehigher and lower peak ofILRcan be\ndetermined.\n8.2.3 Application Curves\nVIN=12V,VOUT=5V VIN=12V,VOUT=5V\nFigure 51.Efficiency Figure 52.Thermal Derating\nFigure 53.Radiated EMI(EN55022)\nofDemo Board (See AN-2125, SNVA473 )\n22 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\n9Power Supply Recommendations\nThe LMZ23603 device isdesigned tooperate from aninput voltage supply range between 6Vand 36V.This\ninput supply must bewell regulated andable towithstand maximum input current andmaintain astable voltage.\nThe resistance oftheinput supply railmust belowenough thataninput current transient does notcause ahigh\nenough drop attheLMZ23603 supply voltage that cancause afalse UVLO fault triggering and system reset. If\ntheinput supply ismore than afewinches from theLMZ23603, additional bulk capacitance may berequired in\naddition totheceramic bypass capacitors. The amount ofbulk capacitance isnotcritical, buta47-μFor100-μF\nelectrolytic capacitor isatypical choice.\n10Layout\n10.1 Layout Guidelines\nPCB layout isanimportant part ofDC-DC converter design. Poor board layout candisrupt theperformance ofa\nDC-DC converter and surrounding circuitry bycontributing toEMI, ground bounce and resistive voltage drop in\nthetraces. These cansend erroneous signals totheDC-DC converter resulting inpoor regulation orinstability.\nGood layout canbeimplemented byfollowing afewsimple design rules.\n1.Minimize area ofswitched current loops.\nFrom anEMI reduction standpoint, itisimperative tominimize thehigh di/dt paths during PCB layout as\nshown inFigure 54.The high current loops that donotoverlap have high di/dt content that willcause\nobservable high-frequency noise ontheoutput piniftheinput capacitor (Cin1) isplaced atadistance away\nfrom theLMZ23603. Therefore place CIN1asclose aspossible totheLMZ23603 VIN and PGND exposed\npad. This willminimize thehigh di/dt area andreduce radiated EMI. Additionally, grounding forboth theinput\nand output capacitor must consist ofalocalized topside plane that connects tothePGND exposed pad\n(EP).\n2.Have asingle point ground.\nThe ground connections forthefeedback, soft-start, and enable components must berouted totheAGND\npinofthedevice. This prevents anyswitched orload currents from flowing intheanalog ground traces. Ifnot\nproperly handled, poor grounding can result indegraded load regulation orerratic output voltage ripple\nbehavior. Additionally provide thesingle point ground connection from pin4(AGND) toEP/PGND.\n3.Minimize trace length totheFBpin.\nBoth feedback resistors, RFBTand RFBBmust belocated close totheFBpin.Because theFBnode ishigh\nimpedance, maintain thecopper area assmall aspossible. The traces from RFBT,RFBBmust berouted away\nfrom thebody oftheLMZ23603 tominimize possible noise pickup.\n4.Make input andoutput busconnections aswide aspossible.\nThis reduces anyvoltage drops ontheinput oroutput oftheconverter andmaximizes efficiency. Tooptimize\nvoltage accuracy attheload, ensure thataseparate feedback voltage sense trace ismade totheload. Doing\nsowillcorrect forvoltage drops andprovide optimum output accuracy.\n5.Provide adequate device heat-sinking.\nUse anarray ofheat-sinking vias toconnect theexposed padtotheground plane onthebottom PCB layer.\nIfthePCB hasaplurality ofcopper layers, these thermal vias canalso beemployed tomake connection to\ninner layer heat-spreading ground planes. Forbest results use a6×10viaarray with aminimum via\ndiameter of8mils thermal vias spaced 59mils (1.5 mm). Ensure enough copper area isused forheat-\nsinking tokeep thejunction temperature below 125°C.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: LMZ23603\nSYNCENFB\nGNDSS\nVIN1 2 3 4 5 6 7Top View\nVINCOUT\nVOUT\nRENTGNDThermal ViasVOUTCINGND\nRENBCFFRFBT\nRFBB\nGND PlaneEPAD\nCSSSYNC\nVIN\nGNDVIN\nVO\nCin1 CO1\nLoop 1 Loop 2VOUT\nHigh \ndi/dt\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n10.2 Layout Examples\nFigure 54.Critical Current Loops toMinimize\nFigure 55.PCB Layout Guide\n24 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\nLayout Examples (continued)\nFigure 56.TopView Evaluation Board –SeeAN–2085 SNVA457\nFigure 57.Bottom View Demonstration Board\n10.3 Power Dissipation andThermal Considerations\nWhen calculating module dissipation use themaximum input voltage and theaverage output current forthe\napplication. Many common operating conditions areprovided inthecharacteristic curves such thatless common\napplications canbederived through interpolation. Inalldesigns, thejunction temperature must bekept below the\nrated maximum of125°C.\nForthedesign case ofVIN=24V,VO=3.3V,IO=3A,and TAMB(MAX) =85°C,themodule must seeathermal\nresistance from case toambient ofless than:\nRθCA<(TJ-MAX –TA-MAX )/PIC-LOSS –RθJC (15)\nGiven thetypical thermal resistance from junction tocase tobe1.9°C/W. Use the85°Cpower dissipation curves\nintheTypical Characteristics section toestimate thePIC-LOSS fortheapplication being designed. Inthis\napplication itis3W.\nRθCA=(125 –85)/3W–1.9=11.4 (16)\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: LMZ23603\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\nPower Dissipation andThermal Considerations (continued)\nToreach RθCA=11.4., thePCB isrequired todissipate heat effectively. With noairflow andnoexternal heat, a\ngood estimate oftherequired board area covered by2oz.copper onboth thetopandbottom metal layers is:\nBoard_Area_cm2=500°C×cm2/W/RθCA (17)\nAsaresult, approximately 44square cmof2-oz copper ontopandbottom layers isrequired forthePCB design.\nThe PCB copper heat sink must beconnected totheexposed pad. Approximately sixty, 8milthermal vias\nspaced 39mils (1.0 mm) apart connect thetopcopper tothebottom copper. Foranexample ofahigh thermal\nperformance PCB layout forSIMPLE SWITCHER power modules, refer toAN-2085 (SNVA457 ),AN-2125\n(SNVA473 ),AN-2020 (SNVA419 )andAN-2026 (SNVA424 ).\n10.4 Power Module SMT Guidelines\nThe recommendations below areforastandard module surface mount assembly\n•Land Pattern —Follow thePCB land pattern with either soldermask defined ornon-soldermask defined pads\n•Stencil Aperture\n–Fortheexposed dieattach pad(DAP), adjust thestencil forapproximately 80% coverage ofthePCB land\npattern\n–Forallother I/Opads usea1:1ratio between theaperture andtheland pattern recommendation\n•Solder Paste —Use astandard SAC Alloy such asSAC 305, type 3orhigher\n•Stencil Thickness —0.125 to0.15 mm\n•Reflow —Refer tosolder paste supplier recommendation andoptimized perboard size anddensity\n•Refer toDesign Summary LMZ1xxx andLMZ2xxx Power Modules Family (SNAA214 )forreflow information\n•Maximum number ofreflows allowed isone\nFigure 58.Sample Reflow Profile\nTable 2.Sample Reflow Profile Table\nMAX TEMP REACHED TIME ABOVE REACHED TIME ABOVE REACHED TIME ABOVE REACHEDPROBE(°C) MAX TEMP 235°C 235°C 245°C 245°C 260°C 260°C\n1 242.5 6.58 0.49 6.39 0.00 – 0.00 –\n2 242.5 7.10 0.55 6.31 0.00 7.10 0.00 –\n3 241.0 7.09 0.42 6.44 0.00 – 0.00 –\n26 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nLMZ23603\nwww.ti.com SNVS711J –MARCH 2011 –REVISED AUGUST 2015\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\nFordevelopmental support, seethefollowing:\nWEBENCH Tool, http://www.ti.com/webench\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•AN-2027 Inverting Application fortheLMZ14203 SIMPLE SWITCHER Power Module ,(SNVA425 )\n•Absolute Maximum Ratings forSoldering ,(SNOA549 )\n•AN-2024 LMZ1420x /LMZ1200x Evaluation Board (SNVA422 )\n•AN-2085 LMZ23605/03, LMZ22005/03 Evaluation Board (SNVA457 )\n•AN-2054 Evaluation Board forLM10000 -PowerWise AVS System Controller (SNVA437 )\n•Step-Down DC-DC Converter withIntegrated Low Dropout Regulator andStartup Mode (SNVA473 )\n•AN-2020 Thermal Design ByInsight, NotHindsight (SNVA419 )\n•AN-2026 Effect ofPCB Design onThermal Performance ofSIMPLE SWITCHER Power Modules (SNVA424 )\n•Design Summary LMZ1xxx andLMZ2xxx Power Modules Family (SNAA214 )\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH, SIMPLE SWITCHER areregistered trademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: LMZ23603\nLMZ23603\nSNVS711J –MARCH 2011 –REVISED AUGUST 2015 www.ti.com\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n28 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: LMZ23603\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Feb-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead/Ball Finish\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMZ23603TZ/NOPB ACTIVE TO-PMOD NDW 745RoHS & Green SN Level-3-245C-168 HR -40 to 85 LMZ23603\nLMZ23603TZE/NOPB ACTIVE TO-PMOD NDW 7250RoHS & Green SN Level-3-245C-168 HR -40 to 85 LMZ23603\nLMZ23603TZX/NOPB ACTIVE TO-PMOD NDW 7500RoHS & Green SN Level-3-245C-168 HR -40 to 85 LMZ23603\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish\nvalue exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 6-Feb-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMZ23603TZE/NOPB TO-\nPMODNDW 7250 330.0 24.410.614.225.016.024.0 Q2\nLMZ23603TZX/NOPB TO-\nPMODNDW 7500 330.0 24.410.614.225.016.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMZ23603TZE/NOPB TO-PMOD NDW 7250 367.0 367.0 45.0\nLMZ23603TZX/NOPB TO-PMOD NDW 7500 367.0 367.0 45.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMZ23603TZ/NOPB NDW TO-PMOD 7 45 502 17 6700 8.4\nPack Materials-Page 3\nMECHANICAL  DATA\nNDW0007A\nwww .ti.comTZA07A (Rev D)TOP SIDE OF P ACKA GEBOTTOM SIDE OF P ACKA GE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMZ23603TZ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 6V to 36V
  - Output Voltage Range: 0.8V to 6V
- **Current Ratings:**
  - Maximum Output Current: 3A
- **Power Consumption:**
  - Maximum Total Output Power: 18W
- **Operating Temperature Range:**
  - Junction Temperature Range: -40°C to 125°C
- **Package Type:**
  - Package: TO-PMOD (NDW), 7 pins
  - Package Dimensions: 10.16 mm x 9.85 mm
- **Special Features:**
  - Integrated shielded inductor
  - Frequency synchronization input (650 kHz to 950 kHz)
  - Protection features: thermal shutdown, input undervoltage lockout, output overvoltage protection, short circuit protection
  - Fast transient response
  - Low output voltage ripple
- **Moisture Sensitive Level (MSL):**
  - MSL Level: 3 (according to JEDEC J-STD-020E)

#### Description:
The **LMZ23603** is a **step-down DC-DC power module** from Texas Instruments, designed to provide a compact and efficient solution for converting higher DC voltages to lower DC voltages. It is capable of delivering up to 3A of output current while maintaining high efficiency (up to 92%) and low output voltage ripple. The module integrates a shielded inductor, which simplifies the design and reduces the number of external components required.

#### Typical Applications:
The LMZ23603 is suitable for various applications, including:
- **Point-of-load conversions** from 12V and 24V input rails.
- **Power management** in space-constrained and high thermal requirement applications.
- **Time-critical projects** where fast transient response is essential.
- **Negative output voltage applications** (with appropriate design considerations).
- **FPGA and ASIC power supplies**, where precise voltage regulation and fast response times are critical.

This module is particularly beneficial in designs where PCB space is limited, and thermal performance is a concern, as it allows for simple layout and efficient heat dissipation.