Timing Analyzer report for ex24
Tue Dec 12 10:41:10 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
  6. Clock Setup: 'mtx_clk_pad_i'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Setup: 'mrx_clk_pad_i'
  9. Clock Hold: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+
; Type                                                              ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                            ; To                                                                                                                   ; From Clock                                         ; To Clock                                           ; Failed Paths ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+
; Worst-case tsu                                                    ; N/A       ; None                             ; 12.181 ns                        ; Ps2Dat_io                                                                                                                                                       ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                   ; --                                                 ; clk_50MHz                                          ; 0            ;
; Worst-case tco                                                    ; N/A       ; None                             ; 13.635 ns                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0]                                                                                         ; mtxd_pad_o[0]                                                                                                        ; mtx_clk_pad_i                                      ; --                                                 ; 0            ;
; Worst-case tpd                                                    ; N/A       ; None                             ; 16.914 ns                        ; SWITCH1                                                                                                                                                         ; ETH_Reset_o                                                                                                          ; --                                                 ; --                                                 ; 0            ;
; Worst-case th                                                     ; N/A       ; None                             ; 2.598 ns                         ; altera_internal_jtag                                                                                                                                            ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                          ; --                                                 ; altera_internal_jtag~TCKUTAP                       ; 0            ;
; Clock Setup: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0' ; 13.235 ns ; 25.00 MHz ( period = 40.000 ns ) ; 37.36 MHz ( period = 26.765 ns ) ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11 ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'mtx_clk_pad_i'                                      ; N/A       ; None                             ; 81.06 MHz ( period = 12.337 ns ) ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]                                                            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]                 ; mtx_clk_pad_i                                      ; mtx_clk_pad_i                                      ; 0            ;
; Clock Setup: 'mrx_clk_pad_i'                                      ; N/A       ; None                             ; 85.96 MHz ( period = 11.633 ns ) ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                                                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7] ; mrx_clk_pad_i                                      ; mrx_clk_pad_i                                      ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                       ; N/A       ; None                             ; 99.86 MHz ( period = 10.014 ns ) ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                 ; sld_hub:sld_hub_inst|hub_tdo                                                                                         ; altera_internal_jtag~TCKUTAP                       ; altera_internal_jtag~TCKUTAP                       ; 0            ;
; Clock Hold: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'  ; 0.633 ns  ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; T8052:u0|T51:core51|PC[10]                                                                                                                                      ; T8052:u0|T51:core51|PC[10]                                                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                      ;           ;                                  ;                                  ;                                                                                                                                                                 ;                                                                                                                      ;                                                    ;                                                    ; 0            ;
+-------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12F256C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                      ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                    ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+
; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50MHz ; 1                     ; 2                   ; -1.580 ns ;              ;
; clk_50MHz                                          ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; mtx_clk_pad_i                                      ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
; mrx_clk_pad_i                                      ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                ; To                                                                                                                                                              ; From Clock                                         ; To Clock                                           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11                                                     ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg10                                                     ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg9                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg8                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg7                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg6                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg5                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg4                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg3                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg2                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg1                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.235 ns                               ; 37.36 MHz ( period = 26.765 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg0                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.508 ns                 ; 26.273 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg11 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg10 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg9  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg8  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg7  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg6  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg5  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg4  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg3  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg2  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg1  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_address_reg0  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_datain_reg0   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.645 ns                               ; 37.94 MHz ( period = 26.355 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~porta_we_reg        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.385 ns                 ; 25.740 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.665 ns                               ; 37.97 MHz ( period = 26.335 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.824 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg11                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg10                                                      ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg9                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg8                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg7                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg6                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg5                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg4                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg3                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg2                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg1                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.679 ns                               ; 37.99 MHz ( period = 26.321 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~porta_address_reg0                                                       ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.404 ns                 ; 25.725 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg11  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg10  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg9   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg8   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg7   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg6   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg7 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg6 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg5 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg4 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg3 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg2 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg1 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; 13.696 ns                               ; 38.02 MHz ( period = 26.304 ns )                    ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a4~portb_address_reg0 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg5   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.489 ns                 ; 25.793 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                     ;                                                                                                                                                                 ;                                                    ;                                                    ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mtx_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                  ; To                                                                                                    ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.06 MHz ( period = 12.337 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.29 MHz ( period = 12.301 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.099 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.31 MHz ( period = 12.299 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.040 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.030 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 81.81 MHz ( period = 12.223 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.22 MHz ( period = 12.163 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.961 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.41 MHz ( period = 12.135 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.933 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.868 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.38 MHz ( period = 11.993 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.791 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.77 MHz ( period = 11.938 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.736 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.718 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.70 MHz ( period = 11.807 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.605 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.95 MHz ( period = 11.771 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.569 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 84.97 MHz ( period = 11.769 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[1]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.06 MHz ( period = 11.757 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.510 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[0]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.52 MHz ( period = 11.693 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.491 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.03 MHz ( period = 11.624 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.422 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[15] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[8]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[9]  ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[11] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[12] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[13] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; N/A                                     ; 86.17 MHz ( period = 11.605 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[14] ; mtx_clk_pad_i ; mtx_clk_pad_i ; None                        ; None                      ; 11.403 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                       ;                                                                                                       ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                            ; To                                                                                                                                                       ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                 ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 103.86 MHz ( period = 9.628 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                              ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.641 ns                ;
; N/A                                     ; 106.36 MHz ( period = 9.402 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[2]                                                                                                              ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.528 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg0   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg1   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg2   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg3   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg4   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg5   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg6   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg7   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg8   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg9   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg10  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.38 MHz ( period = 8.978 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_address_reg11  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 112.63 MHz ( period = 8.879 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a13~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg0   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg1   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg2   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg3   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg4   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg5   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg6   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg7   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg8   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg9   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg10  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 113.51 MHz ( period = 8.810 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_address_reg11  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.348 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 115.93 MHz ( period = 8.626 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.164 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 116.99 MHz ( period = 8.548 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a18~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.039 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg0   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg1   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg2   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg3   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg4   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg5   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg6   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg7   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg8   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg9   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg10  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 117.72 MHz ( period = 8.495 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_address_reg11  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 8.033 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg0   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg1   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg2   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg3   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg4   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg5   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg6   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg7   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg8   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg9   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg10  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 118.37 MHz ( period = 8.448 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a9~portb_address_reg11  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 120.21 MHz ( period = 8.319 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                            ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.982 ns                ;
; N/A                                     ; 121.17 MHz ( period = 8.253 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                       ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a11~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.668 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 123.73 MHz ( period = 8.082 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 124.22 MHz ( period = 8.050 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                            ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.713 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 124.72 MHz ( period = 8.018 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a22~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                       ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 125.31 MHz ( period = 7.980 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                      ; sld_hub:sld_hub_inst|hub_tdo                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                            ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 126.65 MHz ( period = 7.896 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                       ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a23~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.532 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a19~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.343 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a14~portb_address_reg11 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg0   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg1   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg2   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg3   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg4   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg5   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg6   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg7   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg8   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg9   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg10  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.57 MHz ( period = 7.778 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~portb_address_reg11  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.214 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg0   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg1   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg2   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg3   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg4   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg5   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg6   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg7   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg8   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg9   ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg10  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a2~portb_address_reg11  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 129.40 MHz ( period = 7.728 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                            ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_we_reg  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.391 ns                ;
; N/A                                     ; 129.48 MHz ( period = 7.723 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                            ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.386 ns                ;
; N/A                                     ; 130.51 MHz ( period = 7.662 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                       ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a6~portb_we_reg  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.298 ns                ;
; N/A                                     ; 130.60 MHz ( period = 7.657 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                       ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 131.25 MHz ( period = 7.619 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                            ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.282 ns                ;
; N/A                                     ; 131.27 MHz ( period = 7.618 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                     ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.283 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg0  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg1  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg2  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg3  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg4  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg5  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg6  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a29~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.052 ns                ;
; N/A                                     ; 132.40 MHz ( period = 7.553 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                       ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a21~portb_we_reg ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.189 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~portb_address_reg7  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~portb_address_reg8  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~portb_address_reg9  ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.072 ns                ;
; N/A                                     ; 132.73 MHz ( period = 7.534 ns )                    ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~portb_address_reg10 ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.072 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                 ;                                                                                                                                                          ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mrx_clk_pad_i'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                                    ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 85.96 MHz ( period = 11.633 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.431 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 87.79 MHz ( period = 11.391 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.189 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.29 MHz ( period = 11.326 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.170 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.968 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.958 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.86 MHz ( period = 11.129 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 89.88 MHz ( period = 11.126 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.924 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.33 MHz ( period = 11.071 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.862 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.52 MHz ( period = 11.047 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.845 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.797 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 90.91 MHz ( period = 11.000 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.50 MHz ( period = 10.929 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.17 MHz ( period = 10.850 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.641 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.631 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.597 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.518 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.63 MHz ( period = 10.680 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.337 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.08 MHz ( period = 10.518 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[8]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[9]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[10] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[11] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[12] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[13] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[14] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 97.86 MHz ( period = 10.219 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[15] ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.010 ns               ;
; N/A                                     ; 98.26 MHz ( period = 10.177 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[5]                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1|MulticastOK              ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 10.004 ns               ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[1]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[2]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[3]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[4]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[5]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.948 ns                ;
; N/A                                     ; 98.52 MHz ( period = 10.150 ns )                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[6]  ; mrx_clk_pad_i ; mrx_clk_pad_i ; None                        ; None                      ; 9.948 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                                       ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                               ; To                                                                                                 ; From Clock                                         ; To Clock                                           ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.633 ns                                ; T8052:u0|T51:core51|PC[10]                                                                         ; T8052:u0|T51:core51|PC[10]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[9]                                                                          ; T8052:u0|T51:core51|PC[9]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[8]                                                                          ; T8052:u0|T51:core51|PC[8]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[1]                                                                          ; T8052:u0|T51:core51|PC[1]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[0]                                                                          ; T8052:u0|T51:core51|PC[0]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[6]                                                                          ; T8052:u0|T51:core51|PC[6]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[5]                                                                          ; T8052:u0|T51:core51|PC[5]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[2]                                                                          ; T8052:u0|T51:core51|PC[2]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[7]                                                                          ; T8052:u0|T51:core51|PC[7]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[3]                                                                          ; T8052:u0|T51:core51|PC[3]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|PC[4]                                                                          ; T8052:u0|T51:core51|PC[4]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7]                              ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Int_AddrA_r_i[7]                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|IO_Addr_r[2]                                                                              ; T8052:u0|IO_Addr_r[2]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|IO_Addr_r[1]                                                                              ; T8052:u0|IO_Addr_r[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.633 ns                                ; T8052:u0|IO_Addr_r[4]                                                                              ; T8052:u0|IO_Addr_r[4]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.472 ns                 ;
; 0.659 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync2                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync3                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.498 ns                 ;
; 0.662 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|ScanStat_q1                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|ScanStat_q2                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; T8052:u0|T51:core51|PC[8]                                                                          ; T8052:u0|T51:core51|OPC[8]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; T8052:u0|T51:core51|PC[12]                                                                         ; T8052:u0|T51:core51|OPC[12]                                                                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.662 ns                                ; InputSync:ISSw3|q1[0]                                                                              ; InputSync:ISSw3|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.501 ns                 ;
; 0.663 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|SyncRxStartFrm                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|SyncRxStartFrm_q                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.663 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[5]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[5]  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.663 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1|q1[0]                                               ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1|q1[1]                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.502 ns                 ;
; 0.664 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched_syncb1         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched_syncb2         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.503 ns                 ;
; 0.666 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[11]               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[11] ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxDoneSync1                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxDone_wb                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_2d         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_d          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_d            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.666 ns                                ; InputSync:ISSCL|q1[0]                                                                              ; InputSync:ISSCL|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.505 ns                 ;
; 0.667 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[9]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[9]  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; InputSync:ISRxd|q1[0]                                                                              ; InputSync:ISRxd|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; T8052:u0|T51:core51|PC[9]                                                                          ; T8052:u0|T51:core51|OPC[9]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; T8052:u0|T51:core51|PC[5]                                                                          ; T8052:u0|T51:core51|OPC[5]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; InputSync:ISSDA|q1[0]                                                                              ; InputSync:ISSDA|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.667 ns                                ; InputSync:\sync_dp:6:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:6:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.506 ns                 ;
; 0.668 ns                                ; InputSync:\sync_dp:4:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:4:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.507 ns                 ;
; 0.669 ns                                ; InputSync:ISSw2|q1[0]                                                                              ; InputSync:ISSw2|q1[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.508 ns                 ;
; 0.669 ns                                ; T8052:u0|T51:core51|PC[2]                                                                          ; T8052:u0|T51:core51|OPC[2]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.508 ns                 ;
; 0.669 ns                                ; T8052:u0|T51:core51|PC[0]                                                                          ; T8052:u0|T51:core51|OPC[0]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.508 ns                 ;
; 0.669 ns                                ; InputSync:\sync_dp:5:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:5:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.508 ns                 ;
; 0.670 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[6]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[5]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; InputSync:\sync_dp:1:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:1:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; T8052:u0|T51:core51|PC[1]                                                                          ; T8052:u0|T51:core51|OPC[1]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.670 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[1]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[0]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.509 ns                 ;
; 0.671 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync1                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync2                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.671 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[5]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[14]               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.510 ns                 ;
; 0.672 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q1                                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q2                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.672 ns                                ; InputSync:\sync_dp:2:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:2:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.672 ns                                ; InputSync:\sync_dp:3:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:3:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.672 ns                                ; InputSync:\sync_dp:0:ISDIP|q1[0]                                                                   ; InputSync:\sync_dp:0:ISDIP|q1[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.511 ns                 ;
; 0.674 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync2              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync3              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.513 ns                 ;
; 0.674 ns                                ; T8052:u0|T51:core51|PC[7]                                                                          ; T8052:u0|T51:core51|OPC[7]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.513 ns                 ;
; 0.675 ns                                ; T8052:u0|T51:core51|PC[15]                                                                         ; T8052:u0|T51:core51|OPC[15]                                                                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.514 ns                 ;
; 0.676 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync1              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|WriteRxDataToFifoSync2              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.515 ns                 ;
; 0.677 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1|DataOut[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q1                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.677 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[4]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[13]               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.516 ns                 ;
; 0.678 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync3                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync4                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.678 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[5]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[4]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.517 ns                 ;
; 0.679 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q1                               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q2                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.518 ns                 ;
; 0.679 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|EndBusy_d                                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|EndBusy                                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.518 ns                 ;
; 0.680 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxStartFrm_syncb1                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxStartFrm_syncb2                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.519 ns                 ;
; 0.680 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync1            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync2            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.519 ns                 ;
; 0.680 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[4]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[3]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.519 ns                 ;
; 0.681 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q1                          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q2                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.681 ns                                ; T8052:u0|T51:core51|PC[11]                                                                         ; T8052:u0|T51:core51|OPC[11]                                                                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.681 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[6]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[5]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.520 ns                 ;
; 0.683 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync1                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync2                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.522 ns                 ;
; 0.684 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND2|DataOut[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q1                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.523 ns                 ;
; 0.684 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq_sync2                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq_sync3                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.523 ns                 ;
; 0.686 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq_sync1                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq_sync2                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.525 ns                 ;
; 0.686 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q2                                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q3                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.525 ns                 ;
; 0.686 ns                                ; T8052:u0|T51_Glue:glue51|Int1_r[0]                                                                 ; T8052:u0|T51_Glue:glue51|Int1_r[1]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.525 ns                 ;
; 0.690 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q2                              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q3                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.529 ns                 ;
; 0.692 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync2            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|ReadTxDataFromFifo_sync3            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.531 ns                 ;
; 0.697 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|LatchValidBytes                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|LatchValidBytes_q                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.536 ns                 ;
; 0.697 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[4]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[3]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.536 ns                 ;
; 0.698 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[2]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[1]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.537 ns                 ;
; 0.698 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[1]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[0]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.537 ns                 ;
; 0.698 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[5]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[4]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.537 ns                 ;
; 0.699 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetry_wb                          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetry_wb_q                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.538 ns                 ;
; 0.704 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbort_wb                          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbort_wb_q                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.543 ns                 ;
; 0.713 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxEn                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxEn_q                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.552 ns                 ;
; 0.720 ns                                ; T8052:u0|T51_UART:uart|RX_Bit_Cnt[0]                                                               ; T8052:u0|T51_UART:uart|RX_Bit_Cnt[0]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.559 ns                 ;
; 0.730 ns                                ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[1]                                                               ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[1]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.569 ns                 ;
; 0.794 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[8]                                                           ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[8]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.794 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[0]                                                              ; T8052:u0|T51_UART:uart|SBUF[0]                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.633 ns                 ;
; 0.795 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxE_IRQ                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|irq_rxe                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.634 ns                 ;
; 0.796 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetTxCIrq                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|irq_txc                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.635 ns                 ;
; 0.798 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Div_Q[15]                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.637 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn_d          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|MdoEn            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_2d           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl|Mdo_d            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDAddress[7]                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxBDAddress[7]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDAddress[7]                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDAddress[7]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[2]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[4]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[5]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.800 ns                                ; T8052:u0|T51_TC01:tc01|TMOD[2]                                                                     ; T8052:u0|T51_TC01:tc01|Tick0                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.639 ns                 ;
; 0.801 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync1                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync2                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.801 ns                                ; T8052:u0|T51_Glue:glue51|Int1_r[1]                                                                 ; T8052:u0|T51_Glue:glue51|TCON[3]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.640 ns                 ;
; 0.802 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq_sync3                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.641 ns                 ;
; 0.803 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_sel_o[0]                       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_sel_o[0]                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.803 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_adr_o[13]                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|m_wb_adr_o[13]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.642 ns                 ;
; 0.804 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxPointerMSB[15]                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxPointerMSB[15]                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.804 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[6]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[7]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.643 ns                 ;
; 0.805 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|Busy_IRQ_sync2                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.805 ns                                ; T8052:u0|T51_UART:uart|Baud_Cnt[5]                                                                 ; T8052:u0|T51_UART:uart|Baud_Cnt[5]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.644 ns                 ;
; 0.806 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[8]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[8]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync2                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxAbortSync3                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync2                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync3                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[2]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[3]            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxB_IRQ                             ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|irq_rxb                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacket                       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacketBlocked                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|SetRxCIrq                           ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|irq_rxc                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|T51:core51|IP[0]                                                                          ; T8052:u0|T51:core51|Int_Trig_r[0]                                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|CmdReg[2]                                                         ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[2]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.806 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|CmdReg[0]                                                         ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[0]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.645 ns                 ;
; 0.807 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|WillSendControlFrame_sync2                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|RstTxPauseRq                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.807 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[0]                                                  ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Tmp1[1]                                                  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.646 ns                 ;
; 0.808 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[3]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[4]            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.808 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetrySync1                        ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetry_wb                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.808 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[3]            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[12]               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.808 ns                                ; T8052:u0|T51_Glue:glue51|TCON[0]                                                                   ; T8052:u0|T51_Glue:glue51|TCON[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.647 ns                 ;
; 0.809 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                   ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[2]                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.648 ns                 ;
; 0.810 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxPointerMSB[15]                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxPointerMSB[15]                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.649 ns                 ;
; 0.810 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|BlockingIncrementTxPointer          ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|BlockingIncrementTxPointer          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.649 ns                 ;
; 0.811 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetryPacket_NotCleared            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetryPacket_NotCleared            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.811 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStat_q3                                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStatStart                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.650 ns                 ;
; 0.812 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched_syncb2         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxStatusWriteLatched                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacketBlocked                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxAbortPacket                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.812 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEndFrm_wb                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEndFrm_wb                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.651 ns                 ;
; 0.814 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q2                               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q3                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.814 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|read_pointer[3]    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo|read_pointer[3]    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.814 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetryPacketBlocked                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetryPacketBlocked                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.653 ns                 ;
; 0.815 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlData_q2                               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.654 ns                 ;
; 0.815 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStatStart                                 ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1|DataOut[0] ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.654 ns                 ;
; 0.815 ns                                ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                   ; T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md|Cnt[1]                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.654 ns                 ;
; 0.815 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|EndBusy                                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|WCtrlDataStart_q                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.654 ns                 ;
; 0.816 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetryPacketBlocked                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxRetryPacket                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.655 ns                 ;
; 0.816 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[7]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[7]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.655 ns                 ;
; 0.817 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|EndBusy                                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|UpdateMIIRX_DATAReg                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.656 ns                 ;
; 0.817 ns                                ; T8052:u0|T51_UART:uart|Baud_Cnt[2]                                                                 ; T8052:u0|T51_UART:uart|BaudFix                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.656 ns                 ;
; 0.819 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_en                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_en                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.658 ns                 ;
; 0.820 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q1                              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|InProgress_q2                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.659 ns                 ;
; 0.820 ns                                ; T8052:u0|T51_UART:uart|Bit_Phase[3]                                                                ; T8052:u0|T51_UART:uart|Bit_Phase[3]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.659 ns                 ;
; 0.821 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|delayCnt[10]                                                      ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|delayCnt[10]                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.660 ns                 ;
; 0.821 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[5]                                                           ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[4]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.660 ns                 ;
; 0.823 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxUnderRun_wb                       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxUnderRun_wb                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.662 ns                 ;
; 0.824 ns                                ; T8052:u0|T51_UART:uart|TXD_i                                                                       ; T8052:u0|T51_UART:uart|TXD_i                                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.663 ns                 ;
; 0.827 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[7]                                                           ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[6]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.666 ns                 ;
; 0.827 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|CmdReg[5]                                                         ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[5]                                                           ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.666 ns                 ;
; 0.828 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|txirq                                                             ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|txirq                                                             ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.667 ns                 ;
; 0.828 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|txirq                                                             ; T8052:u0|T51_Glue:glue51|Int0_r[0]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.667 ns                 ;
; 0.830 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0|DataOut[0]  ; T8052:u0|T51_Glue:glue51|Int1_r[0]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[10]                                                                        ; T8052:u0|T51:core51|PC[10]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[9]                                                                         ; T8052:u0|T51:core51|PC[9]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[8]                                                                         ; T8052:u0|T51:core51|PC[8]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[1]                                                                         ; T8052:u0|T51:core51|PC[1]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[0]                                                                         ; T8052:u0|T51:core51|PC[0]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51_TC2:tc2|Tick                                                                          ; T8052:u0|T51_TC2:tc2|UART_Clk                                                                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_2|DataOut[6]   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[22]                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[14]                                                                        ; T8052:u0|T51:core51|PC[14]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[6]                                                                         ; T8052:u0|T51:core51|PC[6]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[13] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|temp_wb_dat_o_reg[13]                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDAddress[2]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[2]                                                                         ; T8052:u0|T51:core51|PC[2]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|OPC[7]                                                                         ; T8052:u0|T51:core51|PC[7]                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|PSW[5]                                                                         ; T8052:u0|T51:core51|SFR_RData_r[5]                                                                 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|Inst1[2]                                                                       ; T8052:u0|IO_Addr_r[2]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.830 ns                                ; T8052:u0|T51:core51|Inst1[1]                                                                       ; T8052:u0|IO_Addr_r[1]                                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.669 ns                 ;
; 0.831 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxLength[0]                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxLength[0]                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.670 ns                 ;
; 0.832 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0|DataOut[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDAddress[3]                      ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.671 ns                 ;
; 0.832 ns                                ; T8052:u0|T51_UART:uart|TX_Start                                                                    ; T8052:u0|T51_UART:uart|TX_Start                                                                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.671 ns                 ;
; 0.833 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStatStart_q1                              ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|RStatStart_q2                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.672 ns                 ;
; 0.834 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDRead                            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDRead                            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.673 ns                 ;
; 0.835 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxBDRead                            ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|RxPointerRead                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.674 ns                 ;
; 0.838 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.677 ns                 ;
; 0.839 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[1]                                                                   ; T8052:u0|T51_UART:uart|TX_Cnt[1]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.678 ns                 ;
; 0.840 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[3]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[2]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.679 ns                 ;
; 0.843 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|tx_burst_cnt[1]                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|tx_burst_cnt[1]                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.682 ns                 ;
; 0.844 ns                                ; T8052:u0|T51_UART:uart|RX_Bit_Cnt[2]                                                               ; T8052:u0|T51_UART:uart|RX_Bit_Cnt[2]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.683 ns                 ;
; 0.845 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND0|DataOut[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|ScanStat_q1                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.684 ns                 ;
; 0.846 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[3]  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.685 ns                 ;
; 0.846 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; T8052:u0|T51_UART:uart|TX_Cnt[3]                                                                   ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.685 ns                 ;
; 0.846 ns                                ; T8052:u0|T51_UART:uart|TX_Cnt[2]                                                                   ; T8052:u0|T51_UART:uart|TX_Tick                                                                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.685 ns                 ;
; 0.849 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[7]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[6]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.849 ns                                ; T8052:u0|T51_UART:uart|RX_ShiftReg[3]                                                              ; T8052:u0|T51_UART:uart|RX_ShiftReg[2]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.849 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen|Mdc                    ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen|Mdc                    ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.688 ns                 ;
; 0.851 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[2]  ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.690 ns                 ;
; 0.854 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[10]               ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA|DataOut[10] ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.693 ns                 ;
; 0.854 ns                                ; T8052:u0|T51_UART:uart|TX_ShiftReg[2]                                                              ; T8052:u0|T51_UART:uart|TX_ShiftReg[1]                                                              ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.693 ns                 ;
; 0.858 ns                                ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.delay                                                       ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|state.start                                                       ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.697 ns                 ;
; 0.859 ns                                ; T8052:u0|T51:core51|HPInt                                                                          ; T8052:u0|T51:core51|HPInt                                                                          ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.698 ns                 ;
; 0.860 ns                                ; T8052:u0|T51:core51|PC[14]                                                                         ; T8052:u0|T51:core51|OPC[14]                                                                        ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.699 ns                 ;
; 0.860 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_cnt[0]                     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|rx_burst_cnt[0]                     ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.699 ns                 ;
; 0.861 ns                                ; T8052:u0|T51_UART:uart|Bit_Phase[2]                                                                ; T8052:u0|T51_UART:uart|Bit_Phase[2]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.700 ns                 ;
; 0.862 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEn_needed                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEn_needed                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.701 ns                 ;
; 0.866 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEn_needed                         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|TxEn                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.705 ns                 ;
; 0.869 ns                                ; T8052:u0|T51:core51|PC[3]                                                                          ; T8052:u0|T51:core51|OPC[3]                                                                         ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.708 ns                 ;
; 0.869 ns                                ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[0]                                                               ; T8052:u0|T51_UART:uart|TX_Bit_Cnt[0]                                                               ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.708 ns                 ;
; 0.872 ns                                ; T8052:u0|T51_UART:uart|Bit_Phase[0]                                                                ; T8052:u0|T51_UART:uart|Bit_Phase[0]                                                                ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.711 ns                 ;
; 0.876 ns                                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_0|DataOut[1]     ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|r_TxEn_q                            ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; altpll0:\use_dll:dll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.161 ns                  ; 0.715 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                ;                                                                                                    ;                                                    ;                                                    ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------------------------+---------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                                    ; To Clock      ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------------------------+---------------+
; N/A                                     ; None                                                ; 12.181 ns  ; Ps2Dat_io     ; T8052:u0|T51:core51|SFR_RData_r[6]                                                                                    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 12.132 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[1]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.805 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[6]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.805 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[2]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.794 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[4]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.794 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[3]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.777 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[0]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.476 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[7]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.468 ns  ; SWITCH1       ; T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|wrdata_r[5]                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.372 ns  ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[0]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 10.372 ns  ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[5]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 10.372 ns  ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[2]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 10.372 ns  ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[4]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 10.372 ns  ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[3]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 10.372 ns  ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|ByteCnt[1]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 9.231 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[0] ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 9.231 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[2] ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 9.231 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1|DlyCrcCnt[1] ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 8.141 ns   ; md_io         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|ShiftReg[0]                               ; clk_50MHz     ;
; N/A                                     ; None                                                ; 7.365 ns   ; Ps2Dat_io     ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|sReg[8]                                                                              ; clk_50MHz     ;
; N/A                                     ; None                                                ; 7.029 ns   ; md_io         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[0]                                   ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.934 ns   ; RxD232        ; InputSync:ISRxd|q1[0]                                                                                                 ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.924 ns   ; Ps2Dat_io     ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|ackReceived                                                                          ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.817 ns   ; Ps2Clk_io     ; T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1|q1[0]                                                                  ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.675 ns   ; md_io         ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg|Prsd[8]                                   ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.350 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.350 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.350 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.334 ns   ; SRAM1_DB[14]  ; ExDI_r[6]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.292 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.292 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.292 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.290 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.290 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.290 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.290 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.290 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.290 ns   ; SRAM1_DB[15]  ; ExDI_r[7]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.232 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.232 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.232 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.232 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.232 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.185 ns   ; SRAM1_DB[3]   ; ExDI_r[3]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.153 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.138 ns   ; SRAM1_DB[13]  ; ExDI_r[5]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.137 ns   ; SRAM1_DB[7]   ; ExDI_r[7]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 6.096 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.096 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.096 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.095 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.036 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.036 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.036 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.036 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.036 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 6.014 ns   ; SRAM1_DB[12]  ; ExDI_r[4]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.999 ns   ; SWITCH3       ; InputSync:ISSw3|q1[0]                                                                                                 ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.990 ns   ; DIPSW[4]      ; InputSync:\sync_dp:4:ISDIP|q1[0]                                                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.989 ns   ; SDA           ; InputSync:ISSDA|q1[0]                                                                                                 ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.918 ns   ; SRAM1_DB[10]  ; ExDI_r[2]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.899 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.889 ns   ; SRAM1_DB[11]  ; ExDI_r[3]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.796 ns   ; SRAM1_DB[5]   ; ExDI_r[5]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.779 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.779 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.779 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.749 ns   ; DIPSW[6]      ; InputSync:\sync_dp:6:ISDIP|q1[0]                                                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.719 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.719 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.719 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.719 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.719 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.704 ns   ; DIPSW[1]      ; InputSync:\sync_dp:1:ISDIP|q1[0]                                                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.689 ns   ; DIPSW[2]      ; InputSync:\sync_dp:2:ISDIP|q1[0]                                                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.668 ns   ; SCL           ; InputSync:ISSCL|q1[0]                                                                                                 ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.651 ns   ; DIPSW[3]      ; InputSync:\sync_dp:3:ISDIP|q1[0]                                                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.633 ns   ; SRAM1_DB[8]   ; ExDI_r[0]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.582 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.536 ns   ; SRAM1_DB[9]   ; ExDI_r[1]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.498 ns   ; SRAM1_DB[4]   ; ExDI_r[4]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.494 ns   ; DIPSW[0]      ; InputSync:\sync_dp:0:ISDIP|q1[0]                                                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.488 ns   ; SWITCH2       ; InputSync:ISSw2|q1[0]                                                                                                 ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.484 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.479 ns   ; SRAM1_DB[1]   ; ExDI_r[1]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.446 ns   ; DIPSW[5]      ; InputSync:\sync_dp:5:ISDIP|q1[0]                                                                                      ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.426 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.422 ns   ; SRAM1_DB[0]   ; ExDI_r[0]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.374 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.372 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[13]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.316 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.312 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.298 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[17]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.254 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.250 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.230 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.226 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[13]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.218 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[5]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.217 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[11]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.216 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[8]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.197 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[1]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.195 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[23]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.192 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.188 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.130 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.130 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                       ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.120 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.116 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[14]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.113 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[25]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.095 ns   ; SRAM1_DB[2]   ; ExDI_r[2]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.072 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                       ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.058 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 5.041 ns   ; SWITCH4       ; InputSync:ISSw4|q1[0]                                                                                                 ; clk_50MHz     ;
; N/A                                     ; None                                                ; 5.027 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                     ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.996 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.975 ns   ; mcoll_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|RxColWindow                                         ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.969 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                     ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.959 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[27]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.934 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.913 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.903 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[13]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.903 ns   ; SRAM1_DB[6]   ; ExDI_r[6]                                                                                                             ; clk_50MHz     ;
; N/A                                     ; None                                                ; 4.876 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                       ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.852 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[28]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.850 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[24]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.849 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[26]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.845 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[18]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.842 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[22]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.809 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                     ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.808 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[5]                                            ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.808 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[0]                                            ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.808 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[1]                                            ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.808 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[4]                                            ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.808 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[3]                                            ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.808 ns   ; SWITCH1       ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[2]                                            ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.803 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.779 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[15]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.776 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[9]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.773 ns   ; mrxd_pad_i[3] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                     ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.771 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[19]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.770 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[7]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.769 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[29]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.768 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.751 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                     ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.741 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.730 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.730 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.730 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.716 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.690 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.690 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[2]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.679 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.675 ns   ; mrxd_pad_i[0] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[3]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.670 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.670 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.670 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.670 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.670 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]                ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.658 ns   ; mrxd_pad_i[2] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]              ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.640 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]                                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.640 ns   ; mrxd_pad_i[1] ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[2]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.637 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[6]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.631 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[7]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.629 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]                                  ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]                 ; mrx_clk_pad_i ;
; N/A                                     ; None                                                ; 4.618 ns   ; mrxdv_pad_i   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                 ; mrx_clk_pad_i ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                                       ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-----------------------------------------------------------------------------------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+-----------------+---------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                    ; To              ; From Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+-----------------+---------------+
; N/A                                     ; None                                                ; 13.635 ns  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0] ; mtxd_pad_o[0]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 12.892 ns  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxErr  ; mtxerr_pad_o    ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 12.686 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][6]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 12.602 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][6]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 12.552 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][6]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 12.270 ns  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[3] ; mtxd_pad_o[3]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 12.211 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][6]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 12.200 ns  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[2] ; mtxd_pad_o[2]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 11.932 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][4]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.895 ns  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[1] ; mtxd_pad_o[1]   ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 11.849 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][4]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.808 ns  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxEn   ; mtxen_pad_o     ; mtx_clk_pad_i ;
; N/A                                     ; None                                                ; 11.795 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][4]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.770 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][6]                      ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.625 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][6]                      ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.572 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][6]                      ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.477 ns  ; T8052:u0|T51:core51|Inst[1]                                             ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.460 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][5]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.453 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][4]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.449 ns  ; T8052:u0|T51:core51|Inst[2]                                             ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.423 ns  ; T8052:u0|T51:core51|Inst[1]                                             ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.395 ns  ; T8052:u0|T51:core51|Inst[2]                                             ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.386 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][5]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.364 ns  ; T8052:u0|T51:core51|Inst[1]                                             ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.359 ns  ; T8052:u0|T51:core51|Inst[1]                                             ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.336 ns  ; T8052:u0|T51:core51|Inst[2]                                             ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.332 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][5]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.331 ns  ; T8052:u0|T51:core51|Inst[2]                                             ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.298 ns  ; T8052:u0|T51:core51|Inst[0]                                             ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.271 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[7] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.253 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.244 ns  ; T8052:u0|T51:core51|Inst[0]                                             ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.185 ns  ; T8052:u0|T51:core51|Inst[0]                                             ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.180 ns  ; T8052:u0|T51:core51|Inst[0]                                             ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.169 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.132 ns  ; T8052:u0|T51:core51|Inst[7]                                             ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.118 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.117 ns  ; T8052:u0|T51:core51|Inst[6]                                             ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.078 ns  ; T8052:u0|T51:core51|Inst[7]                                             ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.063 ns  ; T8052:u0|T51:core51|Inst[6]                                             ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.019 ns  ; T8052:u0|T51:core51|Inst[7]                                             ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.014 ns  ; T8052:u0|T51:core51|Inst[7]                                             ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.013 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][4]                      ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 11.004 ns  ; T8052:u0|T51:core51|Inst[6]                                             ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.999 ns  ; T8052:u0|T51:core51|Inst[6]                                             ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.976 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][5]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.868 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][4]                      ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.819 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][4]                      ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.779 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.589 ns  ; T8052:u0|T51:core51|Inst[3]                                             ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.541 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][5]                      ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.535 ns  ; T8052:u0|T51:core51|Inst[3]                                             ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.476 ns  ; T8052:u0|T51:core51|Inst[3]                                             ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.471 ns  ; T8052:u0|T51:core51|Inst[3]                                             ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.389 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][5]                      ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.386 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                    ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.368 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.346 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][5]                      ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.338 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.284 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.233 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.227 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][3]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.210 ns  ; T8052:u0|T51:core51|Inst[5]                                             ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.193 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.185 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                    ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.156 ns  ; T8052:u0|T51:core51|Inst[5]                                             ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.148 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                    ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.143 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][3]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.140 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][7]                      ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.121 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                    ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.097 ns  ; T8052:u0|T51:core51|Inst[5]                                             ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.092 ns  ; T8052:u0|T51:core51|Inst[5]                                             ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.092 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][3]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.080 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                    ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.052 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                    ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 10.040 ns  ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                    ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.964 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                    ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.947 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                    ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.894 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.856 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                    ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.842 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                    ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.836 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[1]                    ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.802 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                    ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.753 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][3]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.749 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[11]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.749 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[15]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.747 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[1]                        ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.745 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[14]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.745 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[13]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.728 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|SevenSegMux[0]                    ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.719 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[1]                        ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.696 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[11]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.696 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[15]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.692 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[14]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.692 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[13]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.575 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[7] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.574 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][1]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.572 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[11]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.572 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[15]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.568 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[14]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.568 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[13]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.566 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[12]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.546 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[1]                        ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.525 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[0]                        ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.513 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[12]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.500 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][1]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.498 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[0]                        ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.475 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[7]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.453 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.446 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][1]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.441 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[1]                        ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.422 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[7]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.411 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.405 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.401 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[1]                        ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.393 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_nWR       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.389 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[12]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.340 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_nWR       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.324 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[0]                        ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.314 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][1]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.313 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][3]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.312 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][3]                      ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.308 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.298 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[7]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.255 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][7]                      ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.243 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[11]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.243 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[15]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.240 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][1]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.239 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[14]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.239 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[13]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.234 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.233 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[8]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.233 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[5]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.229 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][3]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.228 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.219 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[0]                        ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.216 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_nWR       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.210 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[10]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.195 ns   ; T8052:u0|T51:core51|PCPaused[0]                                         ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.186 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][1]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.180 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[8]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.180 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[5]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.179 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|CtrlReg[0]                        ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.178 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][3]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.167 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][3]                      ; SevenSeg_D_o[3] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.157 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[10]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.151 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][0]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.141 ns   ; T8052:u0|T51:core51|PCPaused[0]                                         ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.120 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][2]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.114 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][3]                      ; SevenSeg_D_o[5] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.090 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][1]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.082 ns   ; T8052:u0|T51:core51|PCPaused[0]                                         ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.077 ns   ; T8052:u0|T51:core51|PCPaused[0]                                         ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.068 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][0]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.060 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[12]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.056 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[8]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.056 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[5]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.036 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][2]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.033 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[10]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.014 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][0]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 9.010 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][2]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.986 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][2]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.969 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[7]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.947 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_DB[11]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.947 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_DB[15]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.943 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_DB[14]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.943 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_DB[13]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.938 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_DB[9]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.926 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][2]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.905 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.899 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.887 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_nWR       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.885 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_DB[9]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.876 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][2]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.839 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][3]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.830 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][1]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.808 ns   ; T8052:u0|RAM_Addr_r[13]                                                 ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.790 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][0]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.789 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][5]                      ; SevenSeg_D_o[2] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.764 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_DB[12]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.761 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_DB[9]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.727 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[8]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.727 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[5]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.725 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_nCS       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.715 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][5]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.707 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][0]                      ; SevenSeg_D_o[1] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.704 ns   ; T8052:u0|RAM_Addr_r[14]                                                 ; SRAM1_DB[10]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.678 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.673 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_DB[7]     ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.672 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][0]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.661 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][5]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.655 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][1]                      ; SevenSeg_D_o[4] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.653 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[0][0]                      ; SevenSeg_D_o[6] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.645 ns   ; T8052:u0|sevenseg_if:\use_7seg:SevSeg|LedReg[1][2]                      ; SevenSeg_D_o[0] ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.631 ns   ; T8052:u0|RAM_Addr_r[12]                                                 ; SRAM1_nOE       ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.612 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.609 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_nBE[1]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.607 ns   ; T8052:u0|T51:core51|RAM_Wr_i                                            ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.603 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_nBE[0]    ; clk_50MHz     ;
; N/A                                     ; None                                                ; 8.591 ns   ; T8052:u0|RAM_Addr_r[15]                                                 ; SRAM1_nWR       ; clk_50MHz     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                         ;                 ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+-----------------+---------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 16.914 ns       ; SWITCH1                  ; ETH_Reset_o         ;
; N/A   ; None              ; 1.634 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                        ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 2.598 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.414 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.404 ns  ; altera_internal_jtag         ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.376 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.375 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.372 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.367 ns  ; altera_internal_jtag         ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.316 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.280 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.233 ns  ; altera_internal_jtag         ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.224 ns  ; altera_internal_jtag         ; T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.194 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.191 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.187 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.156 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.110 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.039 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.941 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.930 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.930 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.930 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.857 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.857 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.857 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[2]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.857 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.658 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.658 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.618 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.618 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.556 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.365 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.365 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.986 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.986 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.986 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.986 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.986 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.772 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.772 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.772 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.772 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.772 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.437 ns ; mcrs_pad_i                   ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|CarrierSense_Tx1                                                                                                                                 ; mtx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.539 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[6]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.783 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[7]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.898 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|RxEnSync                                                                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -0.972 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[4]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.080 ns ; mcoll_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|Collision_Tx1                                                                                                                                    ; mtx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.411 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[18]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.457 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|LatchedByte[5]                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.782 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[0]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.785 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[16]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.882 ns ; mcoll_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|RxLateCollision                                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.964 ns ; mrxerr_pad_i                 ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LatchedMRxErr                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.972 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[22]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -1.982 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.043 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[28]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.074 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.078 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[27]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.079 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[17]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.117 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LoadRxStatus                                                                                                            ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.124 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|DribbleNibble                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.129 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[19]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.130 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[15]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.152 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.164 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|RxEndFrm                                                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.166 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|RxEndFrm_d                                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.185 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LatchedMRxErr                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.196 ns ; mcoll_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|CarrierSenseLost                                                                                                        ; mtx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.316 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[29]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.411 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateDrop                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.542 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.542 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[2]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.577 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.717 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.749 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.793 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[10]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.846 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[8]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.847 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[11]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.848 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[5]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.868 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|ShortFrame                                                                                                              ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.910 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.923 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -2.977 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.010 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.012 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[7]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.028 ns ; mrxerr_pad_i                 ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.047 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.050 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.081 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.098 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.112 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|ReceivedPacketTooBig                                                                                                    ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.134 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[3]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.231 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[23]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.233 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[1]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.247 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[26]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.300 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|InvalidSymbol                                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.332 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[4]                                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.342 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StatePreamble                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.380 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.431 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.435 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.441 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[9]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.451 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[24]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.467 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.467 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.467 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.467 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.467 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.491 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[9]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.501 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[24]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.501 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.538 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateDrop                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.541 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.554 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[5]                                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.558 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[0]                                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.560 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[2]                                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.561 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[1]                                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.561 ns ; SWITCH1                      ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|CrcHash[3]                                                                                                                ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.594 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[25]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.596 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[14]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.675 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateSFD                                                                                           ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.679 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[0]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.709 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[6]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.722 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[0]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.735 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.752 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.759 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[6]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.793 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[23]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.795 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[1]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.831 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[13]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.855 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateDrop                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.882 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.904 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[26]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.948 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.978 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.978 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.978 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.978 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -3.978 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.006 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData0                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.041 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[10]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.051 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateDrop                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.052 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.063 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[25]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.065 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[14]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.109 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateDrop                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.112 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateIdle                                                                                          ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.165 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[3]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.171 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[16]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.184 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[1]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[9]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[10]                                                                                    ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[11]                                                                                    ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[12]                                                                                    ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[13]                                                                                    ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[14]                                                                                    ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.237 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[15]                                                                                    ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.244 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[2]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.248 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.258 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.260 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[7]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.295 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.295 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.295 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.295 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.295 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.306 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1|StateData1                                                                                         ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.371 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[10]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.417 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[3]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.417 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[7]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.417 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[6]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.417 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[5]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.417 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[4]                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.457 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.457 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[2]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.466 ns ; DIPSW[7]                     ; InputSync:\sync_dp:7:ISDIP|q1[0]                                                                                                                                                          ; clk_50MHz                    ;
; N/A                                     ; None                                                ; -4.488 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[3]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.491 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.491 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.491 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.491 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.491 ns ; mrxd_pad_i[2]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.495 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[8]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.496 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[11]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.497 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[5]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.510 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[10]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.518 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[8]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.519 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[11]                                                                                                     ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.520 ns ; mrxd_pad_i[3]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[5]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.549 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[4]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.549 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[3]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.549 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[2]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.549 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[1]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.549 ns ; mrxd_pad_i[0]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|IFGCounter[0]                                                                                  ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.588 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[4]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.590 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[7]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.596 ns ; mrxdv_pad_i                  ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[6]                                                                                                      ; mrx_clk_pad_i                ;
; N/A                                     ; None                                                ; -4.599 ns ; mrxd_pad_i[1]                ; T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx|Crc[12]                                                                                                     ; mrx_clk_pad_i                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                           ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 12 10:40:50 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off t51_elektor -c ex24 --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "mtx_clk_pad_i" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "mrx_clk_pad_i" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 13.235 ns for clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" between source memory "T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11" and destination register "T8052:u0|T51:core51|SFR_RData_r[5]"
    Info: Fmax is 37.36 MHz (period= 26.765 ns)
    Info: + Largest memory to register requirement is 39.508 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 38.420 ns
                Info: Clock period of Destination clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.580 ns
                Info: Clock period of Source clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.037 ns
            Info: + Shortest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to destination register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X15_Y11_N8; Fanout = 3; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[5]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
            Info: - Longest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to source memory is 1.844 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.288 ns) + CELL(0.556 ns) = 1.844 ns; Loc. = M4K_X33_Y6; Fanout = 1; MEM Node = 'T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11'
                Info: Total cell delay = 0.556 ns ( 30.15 % )
                Info: Total interconnect delay = 1.288 ns ( 69.85 % )
        Info: - Micro clock to output delay of source is 0.500 ns
        Info: - Micro setup delay of destination is 0.029 ns
    Info: - Longest memory to register delay is 26.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X33_Y6; Fanout = 1; MEM Node = 'T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17~porta_address_reg11'
        Info: 2: + IC(0.000 ns) + CELL(3.314 ns) = 3.314 ns; Loc. = M4K_X33_Y6; Fanout = 1; MEM Node = 'T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a17'
        Info: 3: + IC(1.678 ns) + CELL(0.340 ns) = 5.332 ns; Loc. = LC_X21_Y8_N6; Fanout = 1; COMB Node = 'T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~365'
        Info: 4: + IC(0.333 ns) + CELL(0.454 ns) = 6.119 ns; Loc. = LC_X21_Y8_N0; Fanout = 19; COMB Node = 'T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|mux_2bb:mux6|result_node[1]~366'
        Info: 5: + IC(0.334 ns) + CELL(0.088 ns) = 6.541 ns; Loc. = LC_X21_Y8_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[1]~17692'
        Info: 6: + IC(0.140 ns) + CELL(0.088 ns) = 6.769 ns; Loc. = LC_X21_Y8_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[1]~17693'
        Info: 7: + IC(0.860 ns) + CELL(0.088 ns) = 7.717 ns; Loc. = LC_X25_Y8_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[1]~17695'
        Info: 8: + IC(0.318 ns) + CELL(0.088 ns) = 8.123 ns; Loc. = LC_X25_Y8_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[1]~17696'
        Info: 9: + IC(0.898 ns) + CELL(0.225 ns) = 9.246 ns; Loc. = LC_X27_Y8_N4; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[1]~17697'
        Info: 10: + IC(0.262 ns) + CELL(0.088 ns) = 9.596 ns; Loc. = LC_X27_Y8_N5; Fanout = 4; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[1]~17698'
        Info: 11: + IC(0.140 ns) + CELL(0.088 ns) = 9.824 ns; Loc. = LC_X27_Y8_N6; Fanout = 12; COMB Node = 'T8052:u0|T51:core51|Int_AddrA[1]~17699'
        Info: 12: + IC(1.897 ns) + CELL(0.340 ns) = 12.061 ns; Loc. = LC_X37_Y10_N4; Fanout = 10; COMB Node = 'T8052:u0|T51_Glue:glue51|Equal22~42'
        Info: 13: + IC(0.846 ns) + CELL(0.088 ns) = 12.995 ns; Loc. = LC_X37_Y10_N2; Fanout = 6; COMB Node = 'T8052:u0|T51_Glue:glue51|Equal32~48'
        Info: 14: + IC(1.227 ns) + CELL(0.225 ns) = 14.447 ns; Loc. = LC_X42_Y9_N1; Fanout = 4; COMB Node = 'T8052:u0|T51:core51|SFR_RData_r[6]~525'
        Info: 15: + IC(0.366 ns) + CELL(0.454 ns) = 15.267 ns; Loc. = LC_X42_Y9_N7; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1597'
        Info: 16: + IC(0.846 ns) + CELL(0.340 ns) = 16.453 ns; Loc. = LC_X42_Y9_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1598'
        Info: 17: + IC(0.957 ns) + CELL(0.454 ns) = 17.864 ns; Loc. = LC_X43_Y7_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1607'
        Info: 18: + IC(0.140 ns) + CELL(0.088 ns) = 18.092 ns; Loc. = LC_X43_Y7_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1608'
        Info: 19: + IC(0.928 ns) + CELL(0.088 ns) = 19.108 ns; Loc. = LC_X43_Y11_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1609'
        Info: 20: + IC(0.140 ns) + CELL(0.088 ns) = 19.336 ns; Loc. = LC_X43_Y11_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1610'
        Info: 21: + IC(0.846 ns) + CELL(0.088 ns) = 20.270 ns; Loc. = LC_X40_Y11_N8; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1611'
        Info: 22: + IC(0.140 ns) + CELL(0.088 ns) = 20.498 ns; Loc. = LC_X40_Y11_N9; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1612'
        Info: 23: + IC(1.502 ns) + CELL(0.088 ns) = 22.088 ns; Loc. = LC_X31_Y9_N6; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1613'
        Info: 24: + IC(0.327 ns) + CELL(0.088 ns) = 22.503 ns; Loc. = LC_X31_Y9_N5; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1614'
        Info: 25: + IC(0.326 ns) + CELL(0.088 ns) = 22.917 ns; Loc. = LC_X31_Y9_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1615'
        Info: 26: + IC(0.324 ns) + CELL(0.088 ns) = 23.329 ns; Loc. = LC_X31_Y9_N9; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1616'
        Info: 27: + IC(2.059 ns) + CELL(0.088 ns) = 25.476 ns; Loc. = LC_X15_Y11_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1617'
        Info: 28: + IC(0.331 ns) + CELL(0.088 ns) = 25.895 ns; Loc. = LC_X15_Y11_N7; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[5]~1618'
        Info: 29: + IC(0.140 ns) + CELL(0.238 ns) = 26.273 ns; Loc. = LC_X15_Y11_N8; Fanout = 3; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[5]'
        Info: Total cell delay = 7.968 ns ( 30.33 % )
        Info: Total interconnect delay = 18.305 ns ( 69.67 % )
Info: No valid register-to-register data paths exist for clock "clk_50MHz"
Info: Clock "mtx_clk_pad_i" has Internal fmax of 81.06 MHz between source register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]" and destination register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]" (period= 12.337 ns)
    Info: + Longest register to register delay is 12.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y26_N6; Fanout = 13; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]'
        Info: 2: + IC(0.898 ns) + CELL(0.443 ns) = 1.341 ns; Loc. = LC_X28_Y26_N6; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~427COUT1_452'
        Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.403 ns; Loc. = LC_X28_Y26_N7; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~422COUT1_453'
        Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.465 ns; Loc. = LC_X28_Y26_N8; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~417COUT1_454'
        Info: 5: + IC(0.000 ns) + CELL(0.199 ns) = 1.664 ns; Loc. = LC_X28_Y26_N9; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~412'
        Info: 6: + IC(0.000 ns) + CELL(0.105 ns) = 1.769 ns; Loc. = LC_X28_Y25_N4; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~387'
        Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 2.247 ns; Loc. = LC_X28_Y25_N7; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~369'
        Info: 8: + IC(0.922 ns) + CELL(0.340 ns) = 3.509 ns; Loc. = LC_X28_Y23_N9; Fanout = 2; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|LessThan0~374'
        Info: 9: + IC(1.561 ns) + CELL(0.340 ns) = 5.410 ns; Loc. = LC_X35_Y24_N2; Fanout = 3; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~183'
        Info: 10: + IC(0.348 ns) + CELL(0.454 ns) = 6.212 ns; Loc. = LC_X35_Y24_N6; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~185'
        Info: 11: + IC(0.335 ns) + CELL(0.088 ns) = 6.635 ns; Loc. = LC_X35_Y24_N0; Fanout = 5; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|StartTxDone~186'
        Info: 12: + IC(0.975 ns) + CELL(0.454 ns) = 8.064 ns; Loc. = LC_X35_Y23_N8; Fanout = 2; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~260'
        Info: 13: + IC(0.971 ns) + CELL(0.088 ns) = 9.123 ns; Loc. = LC_X35_Y25_N2; Fanout = 7; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1|StartDefer~261'
        Info: 14: + IC(1.184 ns) + CELL(0.088 ns) = 10.395 ns; Loc. = LC_X31_Y25_N8; Fanout = 16; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|ResetNibCnt'
        Info: 15: + IC(0.884 ns) + CELL(0.856 ns) = 12.135 ns; Loc. = LC_X31_Y26_N5; Fanout = 12; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]'
        Info: Total cell delay = 4.057 ns ( 33.43 % )
        Info: Total interconnect delay = 8.078 ns ( 66.57 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "mtx_clk_pad_i" to destination register is 7.101 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'
            Info: 2: + IC(5.419 ns) + CELL(0.547 ns) = 7.101 ns; Loc. = LC_X31_Y26_N5; Fanout = 12; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[3]'
            Info: Total cell delay = 1.682 ns ( 23.69 % )
            Info: Total interconnect delay = 5.419 ns ( 76.31 % )
        Info: - Longest clock path from clock "mtx_clk_pad_i" to source register is 7.101 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'
            Info: 2: + IC(5.419 ns) + CELL(0.547 ns) = 7.101 ns; Loc. = LC_X31_Y26_N6; Fanout = 13; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1|NibCnt[4]'
            Info: Total cell delay = 1.682 ns ( 23.69 % )
            Info: Total interconnect delay = 5.419 ns ( 76.31 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 99.86 MHz between source register "T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]" and destination register "sld_hub:sld_hub_inst|hub_tdo" (period= 10.014 ns)
    Info: + Longest register to register delay is 4.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y13_N8; Fanout = 5; REG Node = 'T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
        Info: 2: + IC(1.298 ns) + CELL(0.454 ns) = 1.752 ns; Loc. = LC_X18_Y14_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1003'
        Info: 3: + IC(1.162 ns) + CELL(0.340 ns) = 3.254 ns; Loc. = LC_X15_Y15_N1; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1004'
        Info: 4: + IC(0.927 ns) + CELL(0.088 ns) = 4.269 ns; Loc. = LC_X14_Y16_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo~1005'
        Info: 5: + IC(0.327 ns) + CELL(0.238 ns) = 4.834 ns; Loc. = LC_X14_Y16_N2; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
        Info: Total cell delay = 1.120 ns ( 23.17 % )
        Info: Total interconnect delay = 3.714 ns ( 76.83 % )
    Info: - Smallest clock skew is 0.029 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.164 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 537; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.617 ns) + CELL(0.547 ns) = 4.164 ns; Loc. = LC_X14_Y16_N2; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst|hub_tdo'
            Info: Total cell delay = 0.547 ns ( 13.14 % )
            Info: Total interconnect delay = 3.617 ns ( 86.86 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.135 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 537; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.588 ns) + CELL(0.547 ns) = 4.135 ns; Loc. = LC_X18_Y13_N8; Fanout = 5; REG Node = 'T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]'
            Info: Total cell delay = 0.547 ns ( 13.23 % )
            Info: Total interconnect delay = 3.588 ns ( 86.77 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Clock "mrx_clk_pad_i" has Internal fmax of 85.96 MHz between source register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]" and destination register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]" (period= 11.633 ns)
    Info: + Longest register to register delay is 11.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y19_N0; Fanout = 9; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]'
        Info: 2: + IC(1.536 ns) + CELL(0.533 ns) = 2.069 ns; Loc. = LC_X30_Y21_N9; Fanout = 11; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[8]~29'
        Info: 3: + IC(0.000 ns) + CELL(0.523 ns) = 2.592 ns; Loc. = LC_X30_Y20_N4; Fanout = 4; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCntDelayed[13]~38'
        Info: 4: + IC(1.786 ns) + CELL(0.333 ns) = 4.711 ns; Loc. = LC_X28_Y21_N5; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~220COUT1_299'
        Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 4.773 ns; Loc. = LC_X28_Y21_N6; Fanout = 1; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~215COUT1_300'
        Info: 6: + IC(0.000 ns) + CELL(0.468 ns) = 5.241 ns; Loc. = LC_X28_Y21_N7; Fanout = 2; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1|LessThan1~208'
        Info: 7: + IC(1.584 ns) + CELL(0.340 ns) = 7.165 ns; Loc. = LC_X26_Y14_N6; Fanout = 18; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|SetPauseTimer'
        Info: 8: + IC(1.838 ns) + CELL(0.225 ns) = 9.228 ns; Loc. = LC_X36_Y15_N9; Fanout = 16; COMB Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[7]~1084'
        Info: 9: + IC(1.536 ns) + CELL(0.667 ns) = 11.431 ns; Loc. = LC_X30_Y16_N2; Fanout = 4; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]'
        Info: Total cell delay = 3.151 ns ( 27.57 % )
        Info: Total interconnect delay = 8.280 ns ( 72.43 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "mrx_clk_pad_i" to destination register is 6.020 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'
            Info: 2: + IC(4.338 ns) + CELL(0.547 ns) = 6.020 ns; Loc. = LC_X30_Y16_N2; Fanout = 4; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1|PauseTimer[0]'
            Info: Total cell delay = 1.682 ns ( 27.94 % )
            Info: Total interconnect delay = 4.338 ns ( 72.06 % )
        Info: - Longest clock path from clock "mrx_clk_pad_i" to source register is 6.020 ns
            Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_M9; Fanout = 297; CLK Node = 'mrx_clk_pad_i'
            Info: 2: + IC(4.338 ns) + CELL(0.547 ns) = 6.020 ns; Loc. = LC_X29_Y19_N0; Fanout = 9; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1|ByteCnt[8]'
            Info: Total cell delay = 1.682 ns ( 27.94 % )
            Info: Total interconnect delay = 4.338 ns ( 72.06 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Micro setup delay of destination is 0.029 ns
Info: Minimum slack time is 633 ps for clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" between source register "T8052:u0|T51:core51|PC[10]" and destination register "T8052:u0|T51:core51|PC[10]"
    Info: + Shortest register to register delay is 0.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0|T51:core51|PC[10]'
        Info: 2: + IC(0.000 ns) + CELL(0.472 ns) = 0.472 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0|T51:core51|PC[10]'
        Info: Total cell delay = 0.472 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.161 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.580 ns
                Info: Clock period of Destination clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.580 ns
                Info: Clock period of Source clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is 40.000 ns with  offset of -1.580 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to destination register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0|T51:core51|PC[10]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
            Info: - Shortest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to source register is 1.881 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.334 ns) + CELL(0.547 ns) = 1.881 ns; Loc. = LC_X22_Y4_N6; Fanout = 18; REG Node = 'T8052:u0|T51:core51|PC[10]'
                Info: Total cell delay = 0.547 ns ( 29.08 % )
                Info: Total interconnect delay = 1.334 ns ( 70.92 % )
        Info: - Micro clock to output delay of source is 0.173 ns
        Info: + Micro hold delay of destination is 0.012 ns
Info: tsu for register "T8052:u0|T51:core51|SFR_RData_r[6]" (data pin = "Ps2Dat_io", clock pin = "clk_50MHz") is 12.181 ns
    Info: + Longest pin to register delay is 12.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'Ps2Dat_io'
        Info: 2: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = IOC_X53_Y20_N1; Fanout = 3; COMB Node = 'Ps2Dat_io~0'
        Info: 3: + IC(5.658 ns) + CELL(0.454 ns) = 7.242 ns; Loc. = LC_X40_Y11_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1636'
        Info: 4: + IC(0.349 ns) + CELL(0.088 ns) = 7.679 ns; Loc. = LC_X40_Y11_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1637'
        Info: 5: + IC(1.513 ns) + CELL(0.088 ns) = 9.280 ns; Loc. = LC_X31_Y9_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1638'
        Info: 6: + IC(0.330 ns) + CELL(0.088 ns) = 9.698 ns; Loc. = LC_X31_Y9_N8; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1639'
        Info: 7: + IC(1.196 ns) + CELL(0.088 ns) = 10.982 ns; Loc. = LC_X29_Y10_N2; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1640'
        Info: 8: + IC(0.140 ns) + CELL(0.088 ns) = 11.210 ns; Loc. = LC_X29_Y10_N3; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1641'
        Info: 9: + IC(0.318 ns) + CELL(0.088 ns) = 11.616 ns; Loc. = LC_X29_Y10_N0; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1642'
        Info: 10: + IC(0.140 ns) + CELL(0.088 ns) = 11.844 ns; Loc. = LC_X29_Y10_N1; Fanout = 1; COMB Node = 'T8052:u0|T51:core51|SFR_RData[6]~1643'
        Info: 11: + IC(0.325 ns) + CELL(0.238 ns) = 12.407 ns; Loc. = LC_X29_Y10_N4; Fanout = 2; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[6]'
        Info: Total cell delay = 2.438 ns ( 19.65 % )
        Info: Total interconnect delay = 9.969 ns ( 80.35 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Offset between input clock "clk_50MHz" and output clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" is -1.580 ns
    Info: - Shortest clock path from clock "altpll0:\use_dll:dll|altpll:altpll_component|_clk0" to destination register is 1.835 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2979; CLK Node = 'altpll0:\use_dll:dll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.288 ns) + CELL(0.547 ns) = 1.835 ns; Loc. = LC_X29_Y10_N4; Fanout = 2; REG Node = 'T8052:u0|T51:core51|SFR_RData_r[6]'
        Info: Total cell delay = 0.547 ns ( 29.81 % )
        Info: Total interconnect delay = 1.288 ns ( 70.19 % )
Info: tco from clock "mtx_clk_pad_i" to destination pin "mtxd_pad_o[0]" through register "T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0]" is 13.635 ns
    Info: + Longest clock path from clock "mtx_clk_pad_i" to source register is 7.101 ns
        Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T9; Fanout = 231; CLK Node = 'mtx_clk_pad_i'
        Info: 2: + IC(5.419 ns) + CELL(0.547 ns) = 7.101 ns; Loc. = LC_X40_Y22_N9; Fanout = 4; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0]'
        Info: Total cell delay = 1.682 ns ( 23.69 % )
        Info: Total interconnect delay = 5.419 ns ( 76.31 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 6.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y22_N9; Fanout = 4; REG Node = 'T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|MTxD[0]'
        Info: 2: + IC(4.739 ns) + CELL(1.622 ns) = 6.361 ns; Loc. = PIN_M10; Fanout = 0; PIN Node = 'mtxd_pad_o[0]'
        Info: Total cell delay = 1.622 ns ( 25.50 % )
        Info: Total interconnect delay = 4.739 ns ( 74.50 % )
Info: Longest tpd from source pin "SWITCH1" to destination pin "ETH_Reset_o" is 16.914 ns
    Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T15; Fanout = 7; PIN Node = 'SWITCH1'
    Info: 2: + IC(8.010 ns) + CELL(0.088 ns) = 9.233 ns; Loc. = LC_X11_Y13_N7; Fanout = 1786; COMB Node = 'Reset_n'
    Info: 3: + IC(6.047 ns) + CELL(1.634 ns) = 16.914 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'ETH_Reset_o'
    Info: Total cell delay = 2.857 ns ( 16.89 % )
    Info: Total interconnect delay = 14.057 ns ( 83.11 % )
Info: th for register "sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 2.598 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 537; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(3.588 ns) + CELL(0.547 ns) = 4.135 ns; Loc. = LC_X15_Y15_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]'
        Info: Total cell delay = 0.547 ns ( 13.23 % )
        Info: Total interconnect delay = 3.588 ns ( 86.77 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 1.549 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y13_N1; Fanout = 11; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(1.460 ns) + CELL(0.089 ns) = 1.549 ns; Loc. = LC_X15_Y15_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]'
        Info: Total cell delay = 0.089 ns ( 5.75 % )
        Info: Total interconnect delay = 1.460 ns ( 94.25 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Dec 12 10:41:10 2006
    Info: Elapsed time: 00:00:20


