@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":99:2:99:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":89:2:89:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":146:10:146:20|Port-width mismatch for port result. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":153:10:153:21|Port-width mismatch for port result. The port definition is 88 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":51:6:51:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":54:6:54:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":62:22:62:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":63:23:63:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":152:5:152:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":152:5:152:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":152:5:152:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":152:5:152:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":152:5:152:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":152:5:152:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_1MHz.v":152:5:152:10|Pruning register bits 13 to 8 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\switch_clk_2MHz.v":160:5:160:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":18:4:18:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":18:4:18:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

