Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/xilinx/9/coin_moore/test_isim_translate.exe -prj D:/xilinx/9/coin_moore/test_translate.prj work.test work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "D:/xilinx/9/coin_moore/netgen/translate/vend_translate.v" into library work
Analyzing Verilog file "D:/xilinx/9/coin_moore/test.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module sffsrce
Compiling module X_SFF
Compiling module x_lut2_mux4
Compiling module X_LUT2(INIT=4'b1000)
Compiling module X_LUT4(INIT=16'b0101010101010100...
Compiling module X_BUF
Compiling module X_SFF(INIT=1'b1)
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_CKBUF
Compiling module X_OBUF
Compiling module X_ZERO
Compiling module X_ONE
Compiling module vend
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 35 Verilog Units
Built simulation executable D:/xilinx/9/coin_moore/test_isim_translate.exe
Fuse Memory Usage: 31712 KB
Fuse CPU Usage: 623 ms
