{:input (genetic.crossover/dumb-crossover 900663763 (genetic.mutation/change-constant-value 1415272732 (genetic.mutation/change-constant-value 186582993 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))) (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_6_8_9, wire1_47, wire2_17, \\wire:missing_edge , \\wire22_:missing , wire23_37, wire25_47);\n  wire \\:missing_edge ;\n  input wire0_6_8_9;\n  wire wire0_6_8_9;\n  wire wire18;\n  output wire1_47;\n  wire wire1_47;\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  input wire23_37;\n  wire wire23_37;\n  output wire25_47;\n  wire wire25_47;\n  wire wire26_29;\n  wire wire26_47;\n  wire wire27_33;\n  wire wire27_41;\n  wire \\wire28_35_:missing ;\n  wire wire29_31;\n  output wire2_17;\n  wire wire2_17;\n  wire wire3;\n  wire wire33_35_40;\n  wire wire34_35;\n  wire wire38;\n  wire wire42_47;\n  wire wire43_11;\n  wire wire43_12;\n  wire wire43_15_18_19;\n  wire wire43_17;\n  wire wire43_29;\n  wire wire43_31;\n  wire wire43_36;\n  wire wire43_38;\n  wire wire43_39_45_46;\n  wire wire43_6_8_10;\n  wire wire43_7_9_10;\n  wire \\wire43_:missing_20 ;\n  wire \\wire43_:missing_30 ;\n  wire wire44_47;\n  wire wire45;\n  wire wire4_11_21;\n  wire wire4_14;\n  wire wire6_7;\n  wire wire7_13;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_12_16 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_31_47 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_32_34_36 ;\n  wire \\wire:missing_32_34_37 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_9 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_14 = 2'h1 >> wire4_11_21;\n  assign wire26_29 = 2'h1 >> wire26_47;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire27_41 = 2'h1 >> wire27_33;\n  assign \\wire:missing_28  = 2'h1 >> \\wire28_35_:missing ;\n  assign wire29_31 = 4'h8 >> { wire43_29, wire26_29 };\n  assign \\wire:missing_30  = 4'h8 >> { \\wire:missing_edge , \\wire43_:missing_30  };\n  assign \\wire:missing_31_47  = 4'h8 >> { wire43_31, wire29_31 };\n  assign \\wire:missing_32  = 4'h8 >> { \\wire:missing_32_34_37 , \\wire:missing_32_34_36  };\n  assign wire27_33 = 4'h6 >> { \\wire:missing_edge , wire33_35_40 };\n  assign wire34_35 = 4'h8 >> { \\wire:missing_32_34_37 , \\wire:missing_32_34_36  };\n  assign \\wire28_35_:missing  = 4'h8 >> { wire33_35_40, wire34_35 };\n  assign wire6_7 = 4'h6 >> { wire43_6_8_10, wire0_6_8_9 };\n  assign wire7_13 = 4'h6 >> { wire43_7_9_10, wire6_7 };\n  assign \\wire:missing_8  = 4'h8 >> { wire43_6_8_10, wire0_6_8_9 };\n  assign \\wire:missing_9  = 4'h8 >> { wire43_7_9_10, wire0_6_8_9 };\n  assign \\wire:missing_10  = 4'h8 >> { wire43_7_9_10, wire43_6_8_10 };\n  assign wire4_11_21 = 4'h8 >> { wire43_11, wire43_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire:missing_12_16 , wire43_12 };\n  assign wire3 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_47 = \\wire:missing_31_47 ;\n  assign \\wire:missing_edge  = wire43_39_45_46;\n  assign wire45 = wire43_39_45_46;\n  assign \\wire:missing_44  = wire44_47;\n  assign wire43_6_8_10 = wire43_39_45_46;\n  assign \\wire:missing_edge  = wire42_47;\n  assign \\wire:missing_edge  = wire27_41;\n  assign wire33_35_40 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire43_39_45_46;\n  assign wire38 = wire43_38;\n  assign \\wire:missing_32_34_37  = wire23_37;\n  assign \\wire:missing_32_34_36  = wire43_36;\n  assign \\wire:missing_21  = wire4_11_21;\n  assign \\wire:missing_edge  = \\wire43_:missing_20 ;\n  assign \\wire:missing_edge  = wire43_15_18_19;\n  assign wire18 = wire43_15_18_19;\n  assign wire2_17 = wire43_17;\n  assign \\wire:missing_12_16  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire43_15_18_19;\n  assign \\wire:missing_edge  = wire4_14;\n  assign \\wire:missing_13  = wire7_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:3.1-106.10\" *)\nmodule postsynth(wire0_6_8_9, wire1_47, wire2_17, \\wire:missing_edge , \\wire22_:missing , wire23_37, wire25_47);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:5.9-5.20\" *)\n  input wire0_6_8_9;\n  wire wire0_6_8_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:7.8-7.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:8.10-8.18\" *)\n  output wire1_47;\n  wire wire1_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:10.9-10.25\" *)\n  input \\wire22_:missing ;\n  wire \\wire22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:12.9-12.18\" *)\n  input wire23_37;\n  wire wire23_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:14.10-14.19\" *)\n  output wire25_47;\n  wire wire25_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:16.8-16.17\" *)\n  wire wire26_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:17.8-17.17\" *)\n  wire wire26_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:18.8-18.17\" *)\n  wire wire27_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:19.8-19.17\" *)\n  wire wire27_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:21.8-21.17\" *)\n  wire wire29_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:22.10-22.18\" *)\n  output wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:24.8-24.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:25.8-25.20\" *)\n  wire wire33_35_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:28.8-28.17\" *)\n  wire wire42_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:29.8-29.17\" *)\n  wire wire43_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:31.8-31.23\" *)\n  wire wire43_15_18_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:32.8-32.17\" *)\n  wire wire43_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:33.8-33.17\" *)\n  wire wire43_29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:34.8-34.17\" *)\n  wire wire43_31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:37.8-37.23\" *)\n  wire wire43_39_45_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:38.8-38.21\" *)\n  wire wire43_6_8_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:40.8-40.27\" *)\n  wire \\wire43_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:43.8-43.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:44.8-44.19\" *)\n  wire wire4_11_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:45.8-45.16\" *)\n  wire wire4_14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:50.8-50.27\" *)\n  wire \\wire:missing_12_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:52.8-52.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:55.8-55.27\" *)\n  wire \\wire:missing_31_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:58.8-58.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_32_34_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/A9ED779A.v:62.10-62.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire18 = 1'hx;\n  assign wire1_47 = 1'hx;\n  assign wire25_47 = 1'hx;\n  assign wire26_29 = 1'hx;\n  assign wire26_47 = 1'hx;\n  assign wire27_33 = 1'hx;\n  assign wire27_41 = 1'hx;\n  assign wire29_31 = 1'hx;\n  assign wire2_17 = 1'hx;\n  assign wire3 = 1'h1;\n  assign wire33_35_40 = 1'hx;\n  assign wire42_47 = 1'hx;\n  assign wire43_11 = 1'hx;\n  assign wire43_15_18_19 = 1'hx;\n  assign wire43_17 = 1'hx;\n  assign wire43_29 = 1'hx;\n  assign wire43_31 = 1'hx;\n  assign wire43_39_45_46 = 1'hx;\n  assign wire43_6_8_10 = 1'hx;\n  assign \\wire43_:missing_20  = 1'hx;\n  assign wire45 = 1'hx;\n  assign wire4_11_21 = 1'hx;\n  assign wire4_14 = 1'hx;\n  assign \\wire:missing_12_16  = 1'hx;\n  assign \\wire:missing_21  = 1'hx;\n  assign \\wire:missing_31_47  = 1'hx;\n  assign \\wire:missing_32_34_37  = wire23_37;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  1:40:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk/src/top.v'.\nSBY  1:40:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] Copy '/tmp/fuzzmount2DDF5D8C/A9ED779A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk/src/A9ED779A.v'.\nSBY  1:40:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] Copy '/tmp/fuzzmount2DDF5D8C/A9ED779A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk/src/A9ED779A.post.v'.\nSBY  1:40:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] engine_0: abc pdr\nSBY  1:40:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:64$30 ($shr)\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:66$32 ($shr)\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:67$33 ($shr)\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: Wire presynth.\\wire25_47 is used but has no driver.\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: Wire presynth.\\wire43_11 is used but has no driver.\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: Wire presynth.\\wire43_31 is used but has no driver.\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: Wire presynth.\\wire43_29 is used but has no driver.\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: Wire presynth.\\wire26_47 is used but has no driver.\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: found logic loop in module presynth:\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:66$32 ($shr)\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: wire \\wire:missing_edge\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: Warning: found logic loop in module presynth:\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:67$33 ($shr)\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:73$39 ($shr)\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: wire \\wire27_33\nSBY  1:40:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: wire \\wire:missing_edge\nSBY  1:40:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] base: finished (returncode=0)\nSBY  1:40:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:64$30 ($shr)\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:66$32 ($shr)\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:67$33 ($shr)\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: Wire presynth.\\wire25_47 is used but has no driver.\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: Wire presynth.\\wire43_11 is used but has no driver.\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: Wire presynth.\\wire43_31 is used but has no driver.\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: Wire presynth.\\wire43_29 is used but has no driver.\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: Wire presynth.\\wire26_47 is used but has no driver.\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: found logic loop in module presynth:\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:66$32 ($shr)\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: wire \\wire:missing_edge\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: Warning: found logic loop in module presynth:\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:67$33 ($shr)\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/A9ED779A.v:73$39 ($shr)\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: wire \\wire27_33\nSBY  1:40:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: wire \\wire:missing_edge\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] aig: finished (returncode=0)\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] engine_0: Warning: The network has no constraints.\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] engine_0: finished (returncode=0)\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] engine_0: Status returned by engine: FAIL\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk'.\nSBY  1:40:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp48pej2tk] DONE (FAIL, rc=2)\n", :err ""}}}