 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: Q-2019.12
Date   : Wed Mar 30 08:50:43 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: val_reg[1][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: MatchCount_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  val_reg[1][0]/CK (DFFSX2)                0.00       0.50 r
  val_reg[1][0]/Q (DFFSX2)                 0.72       1.22 f
  U2693/Y (NOR2X1)                         0.30       1.53 r
  U2694/Y (BUFX4)                          0.41       1.93 r
  U2696/Y (AO22X1)                         0.33       2.26 r
  U2312/Y (NOR2XL)                         0.16       2.42 f
  U1609/Y (AOI32XL)                        0.52       2.94 r
  U1864/S (ADDHX1)                         0.29       3.23 r
  U2333/CO (ADDFXL)                        0.83       4.05 r
  U2008/CO (ADDFXL)                        0.88       4.94 r
  U1788/S (ADDFX2)                         0.59       5.53 f
  U1777/S (ADDFHX2)                        0.35       5.88 f
  U1573/Y (NAND2X1)                        0.30       6.18 r
  U1765/Y (OAI21X2)                        0.18       6.36 f
  U2801/Y (AOI21X4)                        0.29       6.65 r
  U1688/Y (XOR2X1)                         0.41       7.07 r
  U1657/Y (INVX3)                          0.17       7.23 f
  U2223/Y (XNOR2X1)                        0.23       7.46 f
  U2222/Y (NOR2X1)                         0.40       7.86 r
  U1684/Y (NAND2X1)                        0.22       8.09 f
  U2232/Y (NOR2X2)                         0.30       8.38 r
  U1752/Y (INVX4)                          0.20       8.59 f
  U1682/Y (AND2X4)                         0.23       8.81 f
  U2839/Y (OAI21X2)                        0.30       9.11 r
  U2840/Y (INVX1)                          0.29       9.40 f
  U1750/Y (OAI21X1)                        0.31       9.72 r
  U1857/Y (OAI21X1)                        0.22       9.94 f
  U1855/Y (OAI31X1)                        0.19      10.12 r
  MatchCount_reg[3]/D (DFFRX1)             0.00      10.12 r
  data arrival time                                  10.12

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  MatchCount_reg[3]/CK (DFFRX1)            0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                 -10.12
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
