// Seed: 933572113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wor id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd58
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3
  );
  output wire _id_1;
  logic [-1 : -  id_1] id_4;
endmodule
module module_2 #(
    parameter id_11 = 32'd26,
    parameter id_7  = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  output wire id_12;
  inout wire _id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_4,
      id_9,
      id_9,
      id_5
  );
  inout wire id_9;
  input wire id_8;
  input wire _id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_7  &  1 : id_11] id_13;
  ;
endmodule
