;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2016-12-12 22:28:40.596, builtAtMillis: 1481581720596
circuit Decorder : 
  module Decorder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip IR : UInt<32>, flip br_eq : UInt<1>, flip br_lt : UInt<1>, flip br_ltu : UInt<1>, flip DataMem_rdy : UInt<1>, BUS_A_sel : UInt<1>, BUS_B_sel : UInt<2>, WB_sel : UInt<2>, BRJMP_sel : UInt<1>, JBType_sel : UInt<1>, PC_MUX_sel : UInt<2>, WEN_RegFile : UInt<1>, Mem_rd : UInt<1>, Mem_wr : UInt<1>}
    
    io is invalid
    io is invalid
    node _T_30 = bits(io.IR, 6, 6) @[Decorder.scala 22:25]
    node _T_32 = eq(_T_30, UInt<1>("h00")) @[Decorder.scala 22:19]
    node _T_33 = bits(io.IR, 5, 5) @[Decorder.scala 22:37]
    node _T_34 = and(_T_32, _T_33) @[Decorder.scala 22:29]
    node _T_35 = bits(io.IR, 4, 4) @[Decorder.scala 22:49]
    node rs2 = and(_T_34, _T_35) @[Decorder.scala 22:41]
    node _T_36 = bits(io.IR, 5, 5) @[Decorder.scala 23:20]
    node _T_38 = eq(_T_36, UInt<1>("h00")) @[Decorder.scala 23:14]
    node _T_39 = bits(io.IR, 2, 2) @[Decorder.scala 23:33]
    node _T_41 = eq(_T_39, UInt<1>("h00")) @[Decorder.scala 23:27]
    node _T_42 = and(_T_38, _T_41) @[Decorder.scala 23:24]
    node _T_43 = bits(io.IR, 4, 4) @[Decorder.scala 23:48]
    node _T_45 = eq(_T_43, UInt<1>("h00")) @[Decorder.scala 23:42]
    node _T_46 = bits(io.IR, 3, 3) @[Decorder.scala 23:61]
    node _T_48 = eq(_T_46, UInt<1>("h00")) @[Decorder.scala 23:55]
    node _T_49 = and(_T_45, _T_48) @[Decorder.scala 23:52]
    node _T_50 = bits(io.IR, 2, 2) @[Decorder.scala 23:73]
    node _T_51 = and(_T_49, _T_50) @[Decorder.scala 23:65]
    node i = or(_T_42, _T_51) @[Decorder.scala 23:38]
    node _T_52 = bits(io.IR, 6, 6) @[Decorder.scala 24:19]
    node _T_54 = eq(_T_52, UInt<1>("h00")) @[Decorder.scala 24:13]
    node _T_55 = bits(io.IR, 5, 5) @[Decorder.scala 24:31]
    node _T_56 = and(_T_54, _T_55) @[Decorder.scala 24:23]
    node _T_57 = bits(io.IR, 4, 4) @[Decorder.scala 24:43]
    node s = and(_T_56, _T_57) @[Decorder.scala 24:35]
    node _T_58 = bits(io.IR, 5, 5) @[Decorder.scala 25:21]
    node _T_60 = eq(_T_58, UInt<1>("h00")) @[Decorder.scala 25:15]
    node _T_61 = bits(io.IR, 3, 3) @[Decorder.scala 25:34]
    node _T_63 = eq(_T_61, UInt<1>("h00")) @[Decorder.scala 25:28]
    node _T_64 = and(_T_60, _T_63) @[Decorder.scala 25:25]
    node _T_65 = bits(io.IR, 2, 2) @[Decorder.scala 25:46]
    node pcb = and(_T_64, _T_65) @[Decorder.scala 25:38]
    node _T_66 = bits(io.IR, 6, 6) @[Decorder.scala 27:22]
    node _T_68 = eq(_T_66, UInt<1>("h00")) @[Decorder.scala 27:16]
    node _T_69 = bits(io.IR, 2, 2) @[Decorder.scala 27:35]
    node _T_71 = eq(_T_69, UInt<1>("h00")) @[Decorder.scala 27:29]
    node _T_72 = and(_T_68, _T_71) @[Decorder.scala 27:26]
    node _T_73 = bits(io.IR, 4, 4) @[Decorder.scala 27:50]
    node _T_75 = eq(_T_73, UInt<1>("h00")) @[Decorder.scala 27:44]
    node _T_76 = bits(io.IR, 3, 3) @[Decorder.scala 27:63]
    node _T_78 = eq(_T_76, UInt<1>("h00")) @[Decorder.scala 27:57]
    node _T_79 = and(_T_75, _T_78) @[Decorder.scala 27:54]
    node _T_80 = bits(io.IR, 2, 2) @[Decorder.scala 27:75]
    node _T_81 = and(_T_79, _T_80) @[Decorder.scala 27:67]
    node rs1 = or(_T_72, _T_81) @[Decorder.scala 27:40]
    node _T_82 = bits(io.IR, 4, 4) @[Decorder.scala 28:18]
    node _T_83 = bits(io.IR, 2, 2) @[Decorder.scala 28:30]
    node u = and(_T_82, _T_83) @[Decorder.scala 28:22]
    node _T_84 = bits(io.IR, 3, 3) @[Decorder.scala 30:22]
    node _T_86 = eq(_T_84, UInt<1>("h00")) @[Decorder.scala 30:16]
    node _T_87 = bits(io.IR, 2, 2) @[Decorder.scala 30:34]
    node _T_88 = and(_T_86, _T_87) @[Decorder.scala 30:26]
    node _T_89 = bits(io.IR, 6, 6) @[Decorder.scala 30:49]
    node _T_91 = eq(_T_89, UInt<1>("h00")) @[Decorder.scala 30:43]
    node _T_92 = bits(io.IR, 4, 4) @[Decorder.scala 30:61]
    node _T_93 = and(_T_91, _T_92) @[Decorder.scala 30:53]
    node alu = or(_T_88, _T_93) @[Decorder.scala 30:39]
    node _T_94 = bits(io.IR, 5, 5) @[Decorder.scala 31:21]
    node _T_96 = eq(_T_94, UInt<1>("h00")) @[Decorder.scala 31:15]
    node _T_97 = bits(io.IR, 4, 4) @[Decorder.scala 31:34]
    node _T_99 = eq(_T_97, UInt<1>("h00")) @[Decorder.scala 31:28]
    node _T_100 = and(_T_96, _T_99) @[Decorder.scala 31:25]
    node _T_101 = bits(io.IR, 3, 3) @[Decorder.scala 31:47]
    node _T_103 = eq(_T_101, UInt<1>("h00")) @[Decorder.scala 31:41]
    node mem = and(_T_100, _T_103) @[Decorder.scala 31:38]
    node _T_104 = bits(io.IR, 5, 5) @[Decorder.scala 32:21]
    node _T_105 = bits(io.IR, 3, 3) @[Decorder.scala 32:33]
    node pcwb = and(_T_104, _T_105) @[Decorder.scala 32:25]
    node _T_106 = bits(io.IR, 5, 5) @[Decorder.scala 33:24]
    node _T_107 = bits(io.IR, 3, 3) @[Decorder.scala 33:36]
    node _T_108 = and(_T_106, _T_107) @[Decorder.scala 33:28]
    node _T_109 = bits(io.IR, 6, 6) @[Decorder.scala 33:50]
    node _T_110 = bits(io.IR, 4, 4) @[Decorder.scala 33:63]
    node _T_112 = eq(_T_110, UInt<1>("h00")) @[Decorder.scala 33:57]
    node _T_113 = and(_T_109, _T_112) @[Decorder.scala 33:54]
    node _T_114 = bits(io.IR, 2, 2) @[Decorder.scala 33:76]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[Decorder.scala 33:70]
    node _T_117 = and(_T_113, _T_116) @[Decorder.scala 33:67]
    node br_jmp = or(_T_108, _T_117) @[Decorder.scala 33:41]
    node _T_118 = bits(io.IR, 4, 4) @[Decorder.scala 34:22]
    node _T_120 = eq(_T_118, UInt<1>("h00")) @[Decorder.scala 34:16]
    node _T_121 = bits(io.IR, 3, 3) @[Decorder.scala 34:35]
    node _T_123 = eq(_T_121, UInt<1>("h00")) @[Decorder.scala 34:29]
    node _T_124 = and(_T_120, _T_123) @[Decorder.scala 34:26]
    node _T_125 = bits(io.IR, 2, 2) @[Decorder.scala 34:47]
    node jalr = and(_T_124, _T_125) @[Decorder.scala 34:39]
    node _T_126 = bits(io.IR, 5, 5) @[Decorder.scala 35:21]
    node _T_127 = bits(io.IR, 3, 3) @[Decorder.scala 35:33]
    node jtyp = and(_T_126, _T_127) @[Decorder.scala 35:25]
    node _T_128 = bits(io.IR, 6, 6) @[Decorder.scala 36:21]
    node _T_129 = bits(io.IR, 4, 4) @[Decorder.scala 36:34]
    node _T_131 = eq(_T_129, UInt<1>("h00")) @[Decorder.scala 36:28]
    node _T_132 = and(_T_128, _T_131) @[Decorder.scala 36:25]
    node _T_133 = bits(io.IR, 2, 2) @[Decorder.scala 36:47]
    node _T_135 = eq(_T_133, UInt<1>("h00")) @[Decorder.scala 36:41]
    node btyp = and(_T_132, _T_135) @[Decorder.scala 36:38]
    node func3 = bits(io.IR, 14, 12) @[Decorder.scala 38:22]
    when rs2 : @[Decorder.scala 47:16]
      io.BUS_B_sel <= UInt<2>("h03") @[Decorder.scala 48:22]
      skip @[Decorder.scala 47:16]
    when i : @[Decorder.scala 50:14]
      io.BUS_B_sel <= UInt<2>("h02") @[Decorder.scala 51:22]
      skip @[Decorder.scala 50:14]
    when s : @[Decorder.scala 53:14]
      io.BUS_B_sel <= UInt<2>("h01") @[Decorder.scala 54:22]
      skip @[Decorder.scala 53:14]
    when pcb : @[Decorder.scala 56:16]
      io.BUS_B_sel <= UInt<2>("h00") @[Decorder.scala 57:22]
      skip @[Decorder.scala 56:16]
    when rs1 : @[Decorder.scala 61:16]
      io.BUS_A_sel <= UInt<1>("h00") @[Decorder.scala 62:22]
      skip @[Decorder.scala 61:16]
    when u : @[Decorder.scala 64:14]
      io.BUS_A_sel <= UInt<1>("h01") @[Decorder.scala 65:22]
      skip @[Decorder.scala 64:14]
    when alu : @[Decorder.scala 68:16]
      io.WB_sel <= UInt<2>("h01") @[Decorder.scala 69:19]
      skip @[Decorder.scala 68:16]
    when mem : @[Decorder.scala 71:16]
      io.WB_sel <= UInt<2>("h00") @[Decorder.scala 72:19]
      skip @[Decorder.scala 71:16]
    when pcwb : @[Decorder.scala 74:17]
      io.WB_sel <= UInt<2>("h02") @[Decorder.scala 75:19]
      skip @[Decorder.scala 74:17]
    when br_jmp : @[Decorder.scala 78:18]
      io.BRJMP_sel <= UInt<1>("h00") @[Decorder.scala 79:22]
      skip @[Decorder.scala 78:18]
    when jalr : @[Decorder.scala 81:16]
      io.BRJMP_sel <= UInt<1>("h01") @[Decorder.scala 82:22]
      skip @[Decorder.scala 81:16]
    when jtyp : @[Decorder.scala 85:16]
      io.JBType_sel <= UInt<1>("h00") @[Decorder.scala 86:23]
      skip @[Decorder.scala 85:16]
    when btyp : @[Decorder.scala 88:16]
      io.JBType_sel <= UInt<1>("h01") @[Decorder.scala 89:23]
      skip @[Decorder.scala 88:16]
    node _T_149 = eq(func3, UInt<3>("h00")) @[Decorder.scala 93:26]
    node _T_151 = eq(io.br_eq, UInt<1>("h01")) @[Decorder.scala 93:53]
    node _T_152 = and(_T_149, _T_151) @[Decorder.scala 93:40]
    node _T_153 = eq(func3, UInt<3>("h01")) @[Decorder.scala 93:78]
    node _T_155 = eq(io.br_eq, UInt<1>("h00")) @[Decorder.scala 93:105]
    node _T_156 = and(_T_153, _T_155) @[Decorder.scala 93:92]
    node _T_157 = or(_T_152, _T_156) @[Decorder.scala 93:68]
    node _T_158 = eq(func3, UInt<3>("h04")) @[Decorder.scala 93:130]
    node _T_160 = eq(io.br_lt, UInt<1>("h01")) @[Decorder.scala 93:157]
    node _T_161 = and(_T_158, _T_160) @[Decorder.scala 93:144]
    node _T_162 = or(_T_157, _T_161) @[Decorder.scala 93:120]
    node _T_163 = eq(func3, UInt<3>("h05")) @[Decorder.scala 93:182]
    node _T_165 = eq(io.br_lt, UInt<1>("h00")) @[Decorder.scala 93:209]
    node _T_166 = and(_T_163, _T_165) @[Decorder.scala 93:196]
    node _T_167 = or(_T_162, _T_166) @[Decorder.scala 93:172]
    node _T_168 = eq(func3, UInt<3>("h06")) @[Decorder.scala 93:234]
    node _T_170 = eq(io.br_ltu, UInt<1>("h01")) @[Decorder.scala 93:263]
    node _T_171 = and(_T_168, _T_170) @[Decorder.scala 93:249]
    node _T_172 = or(_T_167, _T_171) @[Decorder.scala 93:224]
    node _T_173 = eq(func3, UInt<3>("h05")) @[Decorder.scala 93:288]
    node _T_175 = eq(io.br_ltu, UInt<1>("h00")) @[Decorder.scala 93:316]
    node _T_176 = and(_T_173, _T_175) @[Decorder.scala 93:302]
    node branch = or(_T_172, _T_176) @[Decorder.scala 93:278]
    node _T_177 = bits(io.IR, 6, 6) @[Decorder.scala 95:25]
    node _T_178 = bits(io.IR, 2, 2) @[Decorder.scala 95:37]
    node jmp_jalr = and(_T_177, _T_178) @[Decorder.scala 95:29]
    node _T_179 = bits(io.IR, 6, 6) @[Decorder.scala 96:19]
    node _T_180 = bits(io.IR, 4, 4) @[Decorder.scala 96:32]
    node _T_182 = eq(_T_180, UInt<1>("h00")) @[Decorder.scala 96:26]
    node _T_183 = and(_T_179, _T_182) @[Decorder.scala 96:23]
    node _T_184 = bits(io.IR, 2, 2) @[Decorder.scala 96:45]
    node _T_186 = eq(_T_184, UInt<1>("h00")) @[Decorder.scala 96:39]
    node br = and(_T_183, _T_186) @[Decorder.scala 96:36]
    node _T_187 = bits(io.IR, 6, 6) @[Decorder.scala 97:21]
    node _T_189 = eq(_T_187, UInt<1>("h00")) @[Decorder.scala 97:15]
    node _T_190 = bits(io.IR, 4, 4) @[Decorder.scala 97:33]
    node pc4 = or(_T_189, _T_190) @[Decorder.scala 97:25]
    node _T_191 = or(jmp_jalr, br) @[Decorder.scala 98:20]
    node _T_193 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 98:46]
    node _T_194 = and(_T_191, _T_193) @[Decorder.scala 98:27]
    when _T_194 : @[Decorder.scala 98:62]
      io.PC_MUX_sel <= UInt<2>("h02") @[Decorder.scala 99:22]
      skip @[Decorder.scala 98:62]
    node _T_197 = eq(io.DataMem_rdy, UInt<1>("h00")) @[Decorder.scala 101:33]
    node _T_198 = and(pc4, _T_197) @[Decorder.scala 101:14]
    when _T_198 : @[Decorder.scala 101:49]
      io.PC_MUX_sel <= UInt<2>("h00") @[Decorder.scala 102:23]
      skip @[Decorder.scala 101:49]
    node _T_201 = eq(io.DataMem_rdy, UInt<1>("h01")) @[Decorder.scala 104:25]
    when _T_201 : @[Decorder.scala 104:40]
      io.PC_MUX_sel <= UInt<2>("h01") @[Decorder.scala 105:23]
      skip @[Decorder.scala 104:40]
    node _T_203 = bits(io.IR, 4, 4) @[Decorder.scala 109:28]
    node _T_204 = bits(io.IR, 5, 5) @[Decorder.scala 109:42]
    node _T_206 = eq(_T_204, UInt<1>("h00")) @[Decorder.scala 109:36]
    node _T_207 = bits(io.IR, 3, 3) @[Decorder.scala 109:55]
    node _T_209 = eq(_T_207, UInt<1>("h00")) @[Decorder.scala 109:49]
    node _T_210 = and(_T_206, _T_209) @[Decorder.scala 109:46]
    node _T_211 = or(_T_203, _T_210) @[Decorder.scala 109:32]
    node _T_212 = bits(io.IR, 5, 5) @[Decorder.scala 109:69]
    node _T_213 = bits(io.IR, 2, 2) @[Decorder.scala 109:81]
    node _T_214 = and(_T_212, _T_213) @[Decorder.scala 109:73]
    node _T_215 = or(_T_211, _T_214) @[Decorder.scala 109:60]
    io.WEN_RegFile <= _T_215 @[Decorder.scala 109:20]
    node _T_216 = bits(io.IR, 5, 5) @[Decorder.scala 111:24]
    node _T_218 = eq(_T_216, UInt<1>("h00")) @[Decorder.scala 111:18]
    node _T_219 = bits(io.IR, 4, 4) @[Decorder.scala 111:37]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[Decorder.scala 111:31]
    node _T_222 = and(_T_218, _T_221) @[Decorder.scala 111:28]
    node _T_223 = bits(io.IR, 3, 3) @[Decorder.scala 111:50]
    node _T_225 = eq(_T_223, UInt<1>("h00")) @[Decorder.scala 111:44]
    node _T_226 = and(_T_222, _T_225) @[Decorder.scala 111:41]
    io.Mem_rd <= _T_226 @[Decorder.scala 111:15]
    node _T_227 = bits(io.IR, 6, 6) @[Decorder.scala 112:24]
    node _T_229 = eq(_T_227, UInt<1>("h00")) @[Decorder.scala 112:18]
    node _T_230 = bits(io.IR, 5, 5) @[Decorder.scala 112:36]
    node _T_231 = and(_T_229, _T_230) @[Decorder.scala 112:28]
    node _T_232 = bits(io.IR, 4, 4) @[Decorder.scala 112:49]
    node _T_234 = eq(_T_232, UInt<1>("h00")) @[Decorder.scala 112:43]
    node _T_235 = and(_T_231, _T_234) @[Decorder.scala 112:40]
    io.Mem_wr <= _T_235 @[Decorder.scala 112:15]
    
