
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.640432                       # Number of seconds simulated
sim_ticks                                2640431615500                       # Number of ticks simulated
final_tick                               2640431615500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225508                       # Simulator instruction rate (inst/s)
host_op_rate                                   225508                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6109187000                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732004                       # Number of bytes of host memory used
host_seconds                                   432.21                       # Real time elapsed on the host
sim_insts                                    97466267                       # Number of instructions simulated
sim_ops                                      97466267                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst       105538304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       309138816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          414681216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    105538304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     105538304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     54425472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54425472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           824518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2415147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3239697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        425199                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             425199                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           39970096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          117078895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             157050542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      39970096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39970096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20612339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20612339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20612339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          39970096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         117078895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            177662881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3239697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     425199                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6479394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   850398                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              411989440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2691776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54133120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               414681216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54425472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  42059                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4544                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            406609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            431272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            409523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            236717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            278235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            343521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            559425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            247722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            345003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            473373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           378541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           545070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           520761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           493039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           272649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           495875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             56062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             61700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            84659                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        16                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5563                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2640431602500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6479394                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               850398                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3219161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3218108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     11                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  48394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  48866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  48999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  12662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11527                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1184323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.573929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   275.468844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.468725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20331      1.72%      1.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       502753     42.45%     44.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       218223     18.43%     62.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        92498      7.81%     70.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52313      4.42%     74.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37772      3.19%     78.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27078      2.29%     80.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21872      1.85%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       211483     17.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1184323                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.330623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4598.675312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        50555    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50556                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.730556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.668430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.021659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         49548     98.01%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           610      1.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           264      0.52%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            84      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            27      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-219            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50556                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 123970421356                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            244670452606                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32186675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19258.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38008.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       156.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    157.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5440441                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  658389                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     720465.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3363618300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1787778960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             20798991360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2009005740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32563627200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          43334385660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1171486560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    123626188500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     13468143360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     537308281920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           779432806500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            295.191438                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2542343096492                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    848943500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13782126000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2236163044000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  35072923500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   83456363758                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 271108214742                       # Time in different power states
system.mem_ctrls_1.actEnergy               5092533600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2706726825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25163580540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2406226860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         32528592720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          47447787240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1142288160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    118990136820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     12822132960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     538192575780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           786495196335                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            297.866149                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2533399244500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    889243500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13769460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2239064655250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  33390564000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   92373667500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 260944025250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17013404                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8895536                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25908940                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5687604                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5693644                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14140                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7070                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310610508.698727                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    452065476.734757                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7070    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       116500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7070                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    444415319000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2196016296500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5280863231                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7070                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4477      2.07%      2.07% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.10% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.10% # number of callpals executed
system.cpu.kern.callpal::swpipl                199007     91.81%     93.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    6149      2.84%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6233      2.88%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 216757                       # number of callpals executed
system.cpu.kern.inst.hwrei                     239557                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6913                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1969                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2303                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2029                      
system.cpu.kern.mode_good::user                  1969                      
system.cpu.kern.mode_good::idle                    60                      
system.cpu.kern.mode_switch_good::kernel     0.293505                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026053                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.362807                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       354092205000     13.41%     13.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          10184773000      0.39%     13.80% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2276152482500     86.20%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4478                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    83085     39.95%     39.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2632      1.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  122156     58.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207990                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81548     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2632      1.59%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81548     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165845                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2488176225000     94.23%     94.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               234238500      0.01%     94.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1718106500      0.07%     94.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            150300892500      5.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2640429462500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981501                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.667573                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.797370                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97466267                       # Number of instructions committed
system.cpu.committedOps                      97466267                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94458552                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 424241                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2921068                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12573460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94458552                       # number of integer instructions
system.cpu.num_fp_insts                        424241                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129794258                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71784999                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176762                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179725                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25967689                       # number of memory refs
system.cpu.num_load_insts                    17054612                       # Number of load instructions
system.cpu.num_store_insts                    8913077                       # Number of store instructions
system.cpu.num_idle_cycles               4392032592.998337                       # Number of idle cycles
system.cpu.num_busy_cycles               888830638.001663                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.168312                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.831688                       # Percentage of idle cycles
system.cpu.Branches                          16111345                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595265      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67985229     69.74%     71.38% # Class of executed instruction
system.cpu.op_class::IntMult                   187069      0.19%     71.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117360      0.12%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::MemRead                 17357461     17.81%     89.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 8839773      9.07%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              154926      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             147776      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1091237      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97480275                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2815666                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.996956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23105815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2815666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.206163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          79751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.996956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         832577682                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        832577682                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14211954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14211954                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8306939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8306939                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       279396                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       279396                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315967                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315967                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22518893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22518893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22518893                       # number of overall hits
system.cpu.dcache.overall_hits::total        22518893                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2506121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2506121                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       272046                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272046                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        37636                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        37636                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2778167                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2778167                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2778167                       # number of overall misses
system.cpu.dcache.overall_misses::total       2778167                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 204067750500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 204067750500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22663616500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22663616500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2583375000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2583375000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 226731367000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 226731367000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 226731367000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 226731367000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16718075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16718075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8578985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8578985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       317032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       317032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315967                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315967                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25297060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25297060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25297060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25297060                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.149905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149905                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031711                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.118714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.118714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109822                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109822                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109822                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109822                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81427.732540                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81427.732540                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83308.030627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83308.030627                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68641.061749                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68641.061749                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81611.856667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81611.856667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 81611.856667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81611.856667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       548705                       # number of writebacks
system.cpu.dcache.writebacks::total            548705                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2506121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2506121                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       272046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272046                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        37636                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        37636                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2778167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2778167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2778167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2778167                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17383                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17383                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 201561629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201561629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22391570500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22391570500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2545739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2545739000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 223953200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 223953200000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 223953200000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 223953200000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1561253000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1561253000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1561253000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1561253000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.149905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.149905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.118714                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.118714                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.109822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.109822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.109822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.109822                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80427.732540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80427.732540                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82308.030627                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82308.030627                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67641.061749                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67641.061749                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80611.856667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80611.856667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80611.856667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80611.856667                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 223899.756202                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223899.756202                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89814.934131                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89814.934131                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1648137                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.996189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95829291                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1648137                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.144008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         883671500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.996189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196608917                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196608917                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     95831911                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        95831911                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      95831911                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         95831911                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     95831911                       # number of overall hits
system.cpu.icache.overall_hits::total        95831911                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1648365                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1648365                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1648365                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1648365                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1648365                       # number of overall misses
system.cpu.icache.overall_misses::total       1648365                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  90113207000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  90113207000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  90113207000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  90113207000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  90113207000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  90113207000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97480276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97480276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97480276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97480276                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97480276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97480276                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016910                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016910                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016910                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016910                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016910                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54668.236101                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54668.236101                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54668.236101                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54668.236101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54668.236101                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54668.236101                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1648137                       # number of writebacks
system.cpu.icache.writebacks::total           1648137                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1648365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1648365                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1648365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1648365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1648365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1648365                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  88464842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  88464842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  88464842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  88464842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  88464842000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  88464842000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016910                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016910                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016910                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016910                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53668.236101                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53668.236101                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53668.236101                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53668.236101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53668.236101                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53668.236101                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32634                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32634                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34766                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897450                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6374500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               649000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                23000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               21500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              200500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1899000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5386000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               84500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           208424135                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24356000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.167018                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2585306907000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.167018                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.020877                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.020877                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     28590382                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     28590382                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2765084753                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2765084753                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2793675135                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2793675135                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2793675135                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2793675135                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 160620.123596                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 160620.123596                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 124418.860376                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 124418.860376                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124706.505446                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124706.505446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124706.505446                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124706.505446                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1496                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   22                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19690382                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19690382                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1653631519                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1653631519                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1673321901                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1673321901                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1673321901                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1673321901                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 110620.123596                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 110620.123596                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 74407.465758                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 74407.465758                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74695.201366                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74695.201366                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74695.201366                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74695.201366                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3401563                       # number of replacements
system.l2.tags.tagsinuse                   511.983064                       # Cycle average of tags in use
system.l2.tags.total_refs                     5432800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3401563                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.597148                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 140448000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       30.591184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        242.030055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        239.361824                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.059748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.472715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.467504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 146227979                       # Number of tag accesses
system.l2.tags.data_accesses                146227979                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       548705                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           548705                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1647376                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1647376                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              36688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36688                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          823835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             823835                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         363902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            363902                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                823835                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                400590                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1224425                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               823835                       # number of overall hits
system.l2.overall_hits::cpu.data               400590                       # number of overall hits
system.l2.overall_hits::total                 1224425                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           235349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              235349                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        824518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           824518                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2179855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2179855                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              824518                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2415204                       # number of demand (read+write) misses
system.l2.demand_misses::total                3239722                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             824518                       # number of overall misses
system.l2.overall_misses::cpu.data            2415204                       # number of overall misses
system.l2.overall_misses::total               3239722                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  21588390500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21588390500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  77272534500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  77272534500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 196368610000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 196368610000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   77272534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  217957000500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     295229535000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  77272534500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 217957000500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    295229535000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       548705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       548705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1647376                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1647376                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         272037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1648353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1648353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2543757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2543757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1648353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2815794                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4464147                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1648353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2815794                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4464147                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.865136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865136                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.500207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.500207                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.856943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856943                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.500207                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.857735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.725720                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.500207                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.857735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.725720                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 91729.263774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91729.263774                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 93718.432466                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93718.432466                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90083.335818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90083.335818                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 93718.432466                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90243.722890                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91128.045863                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 93718.432466                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90243.722890                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91128.045863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               402983                       # number of writebacks
system.l2.writebacks::total                    402983                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        87109                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         87109                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       235349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235349                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       824518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       824518                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2179855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2179855                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         824518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2415204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3239722                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        824518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2415204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3239722                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10410                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10410                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17383                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17383                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19234900500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19234900500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  69027354500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  69027354500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 174570060000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 174570060000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  69027354500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 193804960500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 262832315000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  69027354500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 193804960500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 262832315000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1466005500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1466005500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1466005500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1466005500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.865136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.500207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.500207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.856943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.856943                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.500207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.857735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.725720                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.500207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.857735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.725720                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 81729.263774                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81729.263774                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 83718.432466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83718.432466                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80083.335818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80083.335818                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 83718.432466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80243.722890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81128.045863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 83718.432466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80243.722890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81128.045863                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 210240.283952                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210240.283952                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84335.586493                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84335.586493                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       6529049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3267146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            3011524                       # Transaction distribution
system.membus.trans_dist::WriteReq              10410                       # Transaction distribution
system.membus.trans_dist::WriteResp             10410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       425199                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2836147                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235349                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3004551                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9718339                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9753105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9797933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47514                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    466258944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    466306458                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               469154202                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3279523                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000062                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007867                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3279320     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     203      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3279523                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31821500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10005319502                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1681512                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        30324790774                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8927971                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4463890                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1937                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         250465                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       250436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           29                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4199241                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10410                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       951688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1648137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5265541                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272037                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1648365                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2543903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4944855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8482184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13427039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    421950720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    430722074                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              852672794                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3401867                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51602048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7883260                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7630857     96.80%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 252374      3.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     29      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7883260                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8871566000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           413903                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4120912500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7051667500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2640431615500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006933                       # Number of seconds simulated
sim_ticks                                  6932799000                       # Number of ticks simulated
final_tick                               2647364414500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13892481                       # Simulator instruction rate (inst/s)
host_op_rate                                 13892449                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              970952019                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                     7.14                       # Real time elapsed on the host
sim_insts                                    99194773                       # Number of instructions simulated
sim_ops                                      99194773                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2322432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2791168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5113600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2322432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2322432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2058496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2058496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            21806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         16082                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16082                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          334991971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          402603335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             737595306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     334991971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        334991971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       296921344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            296921344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       296921344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         334991971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         402603335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034516650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16082                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32164                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5073408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2057984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5113600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2058496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    628                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1974                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1562                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6932799000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 79900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.835431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.298381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.254531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          381      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11506     50.63%     52.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4468     19.66%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1858      8.18%     80.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          979      4.31%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          593      2.61%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          397      1.75%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          330      1.45%     90.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2214      9.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.923660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.449692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.611903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1011     54.74%     54.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           412     22.31%     77.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           205     11.10%     88.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           90      4.87%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           47      2.54%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           24      1.30%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           25      1.35%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           11      0.60%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           10      0.54%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1847                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.416576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.222542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.020495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1199     64.95%     64.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              151      8.18%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              205     11.11%     84.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      2.49%     86.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      1.68%     88.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               30      1.63%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               48      2.60%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      2.17%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      1.30%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.70%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      1.14%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.54%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.43%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.43%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.11%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.05%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.05%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1846                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1924483500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3410833500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  396360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24276.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43026.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       731.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       296.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    737.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    296.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    61433                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27273                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     123729.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 63074760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33528825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               223981800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               83504340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         536580720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            711557220                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             16099680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1982831070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       266883840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         80504940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3998752995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            576.787672                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5329912750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     13880250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     227106000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    286658500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    695101500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1361900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4348152750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 99160320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 52716345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               342020280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               84323880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         536580720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            793975230                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14495040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2073404640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       155398560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         53511060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4205586075                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            606.621665                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5154185000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7847750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     227040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    202254500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    404693500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1543726250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4547237000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       326284                       # DTB read hits
system.cpu.dtb.read_misses                       1499                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75836                       # DTB read accesses
system.cpu.dtb.write_hits                      257484                       # DTB write hits
system.cpu.dtb.write_misses                       267                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39369                       # DTB write accesses
system.cpu.dtb.data_hits                       583768                       # DTB hits
system.cpu.dtb.data_misses                       1766                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115205                       # DTB accesses
system.cpu.itb.fetch_hits                      426208                       # ITB hits
system.cpu.itb.fetch_misses                       833                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  427041                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6896799000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13865598                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   231      5.32%      5.32% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.64% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3510     80.82%     86.46% # number of callpals executed
system.cpu.kern.callpal::rdps                     101      2.33%     88.79% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     88.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     88.88% # number of callpals executed
system.cpu.kern.callpal::rti                      373      8.59%     97.47% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.75%     99.22% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.28%     99.49% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.48%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4343                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7043                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               604                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 338                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 338                      
system.cpu.kern.mode_good::user                   338                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.559603                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.717622                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5817418500     83.91%     83.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1115527500     16.09%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      231                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1644     41.98%     41.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.66%     42.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.18%     42.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2239     57.18%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3916                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1641     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.78%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.21%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1641     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3315                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5248689500     75.71%     75.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                46757000      0.67%     76.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10834000      0.16%     76.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1626665500     23.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6932946000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998175                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.732916                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.846527                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1728506                       # Number of instructions committed
system.cpu.committedOps                       1728506                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1663599                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   5679                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54251                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       174769                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1663599                       # number of integer instructions
system.cpu.num_fp_insts                          5679                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2292243                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1209785                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3360                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3258                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        588492                       # number of memory refs
system.cpu.num_load_insts                      329996                       # Number of load instructions
system.cpu.num_store_insts                     258496                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999990                       # Number of idle cycles
system.cpu.num_busy_cycles               13793598.000010                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994807                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005193                       # Percentage of idle cycles
system.cpu.Branches                            244513                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30140      1.74%      1.74% # Class of executed instruction
system.cpu.op_class::IntAlu                   1051239     60.75%     62.50% # Class of executed instruction
system.cpu.op_class::IntMult                     2193      0.13%     62.62% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1636      0.09%     62.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.73% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.73% # Class of executed instruction
system.cpu.op_class::MemRead                   339861     19.64%     82.37% # Class of executed instruction
system.cpu.op_class::MemWrite                  257590     14.89%     97.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1964      0.11%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1814      0.10%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  43638      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1730340                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             30453                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              563208                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.416926                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18757205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18757205                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       300270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          300270                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       243016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         243016                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5404                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5404                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6067                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6067                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        543286                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           543286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       543286                       # number of overall hits
system.cpu.dcache.overall_hits::total          543286                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21383                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21383                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8265                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          806                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          806                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        29648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29648                       # number of overall misses
system.cpu.dcache.overall_misses::total         29648                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1513197500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1513197500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    701027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    701027000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     56141500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     56141500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2214224500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2214224500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2214224500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2214224500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       321653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       321653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       251281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       251281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6067                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6067                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       572934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       572934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       572934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       572934                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.066478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.066478                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032891                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.129791                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.129791                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051748                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70766.379834                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70766.379834                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84818.753781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84818.753781                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69654.466501                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69654.466501                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 74683.772936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74683.772936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 74683.772936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74683.772936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        14262                       # number of writebacks
system.cpu.dcache.writebacks::total             14262                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        21383                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21383                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8265                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8265                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          806                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          806                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        29648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        29648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29648                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1491814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1491814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    692762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    692762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     55335500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     55335500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2184576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2184576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2184576500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2184576500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    137370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    137370500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    137370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    137370500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.066478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.032891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.129791                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.129791                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.051748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.051748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.051748                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051748                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69766.379834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69766.379834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83818.753781                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83818.753781                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 68654.466501                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68654.466501                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73683.772936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73683.772936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73683.772936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73683.772936                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 225197.540984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225197.540984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127905.493482                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127905.493482                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             40941                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.998312                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1692016                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.263651                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.998312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3501624                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3501624                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1689396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1689396                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1689396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1689396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1689396                       # number of overall hits
system.cpu.icache.overall_hits::total         1689396                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        40944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         40944                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        40944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          40944                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        40944                       # number of overall misses
system.cpu.icache.overall_misses::total         40944                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2099217000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2099217000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2099217000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2099217000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2099217000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2099217000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1730340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1730340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1730340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1730340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1730340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1730340                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.023662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023662                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.023662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.023662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023662                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51270.442556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51270.442556                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51270.442556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51270.442556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51270.442556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51270.442556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        40941                       # number of writebacks
system.cpu.icache.writebacks::total             40941                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        40944                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        40944                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        40944                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        40944                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        40944                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        40944                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2058273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2058273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2058273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2058273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2058273000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2058273000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.023662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023662                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.023662                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023662                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.023662                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023662                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50270.442556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50270.442556                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50270.442556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50270.442556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50270.442556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50270.442556                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6128                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6128                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        11382                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   13530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               102500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               87500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              908500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              664000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            52996349                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1684000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             5718000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                 5691                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 5699                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                51219                       # Number of tag accesses
system.iocache.tags.data_accesses               51219                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         5691                       # number of demand (read+write) misses
system.iocache.demand_misses::total              5691                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         5691                       # number of overall misses
system.iocache.overall_misses::total             5691                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3214985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3214985                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    695345364                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    695345364                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    698560349                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    698560349                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    698560349                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    698560349                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         5691                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            5691                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         5691                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           5691                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119073.518519                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119073.518519                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 122765.777542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 122765.777542                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 122748.260235                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 122748.260235                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 122748.260235                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 122748.260235                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks            5664                       # number of writebacks
system.iocache.writebacks::total                 5664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         5664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         5664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide         5691                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         5691                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide         5691                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         5691                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1864985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1864985                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    412078280                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    412078280                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    413943265                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    413943265                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    413943265                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    413943265                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69073.518519                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69073.518519                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 72753.933616                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 72753.933616                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 72736.472500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 72736.472500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 72736.472500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 72736.472500                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     42464                       # number of replacements
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                      102757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42976                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.391032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       30.784666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        215.526911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        265.688423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.060126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.420951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.518923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2323808                       # Number of tag accesses
system.l2.tags.data_accesses                  2323808                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        14262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14262                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        40839                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            40839                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   868                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           22800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              22800                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           7779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7779                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 22800                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8647                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31447                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22800                       # number of overall hits
system.l2.overall_hits::cpu.data                 8647                       # number of overall hits
system.l2.overall_hits::total                   31447                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7396                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18144                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        14410                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14410                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18144                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               21806                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39950                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18144                       # number of overall misses
system.l2.overall_misses::cpu.data              21806                       # number of overall misses
system.l2.overall_misses::total                 39950                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    671067500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     671067500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1755544000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1755544000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1429604000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1429604000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1755544000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2100671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3856215500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1755544000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2100671500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3856215500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        14262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        40839                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        40839                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        40944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          40944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        22189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             40944                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             30453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71397                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            40944                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            30453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71397                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.894966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894966                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.443142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.443142                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.649421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.649421                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.443142                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.716054                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.559547                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.443142                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.716054                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.559547                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 90733.842618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90733.842618                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96756.172840                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96756.172840                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 99209.160305                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99209.160305                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96756.172840                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96334.563882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96526.045056                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96756.172840                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96334.563882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96526.045056                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                10418                       # number of writebacks
system.l2.writebacks::total                     10418                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1998                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1998                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7396                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18144                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        14410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14410                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          21806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         21806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39950                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    597107500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    597107500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1574104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1574104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1285504000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1285504000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1574104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1882611500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3456715500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1574104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1882611500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3456715500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129031500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129031500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129031500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129031500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.894966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.443142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.443142                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.649421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.649421                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.443142                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.716054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.559547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.443142                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.716054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.559547                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 80733.842618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80733.842618                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86756.172840                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86756.172840                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89209.160305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89209.160305                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86756.172840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86334.563882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86526.045056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86756.172840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86334.563882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86526.045056                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211527.049180                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211527.049180                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120141.061453                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120141.061453                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         92842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        47205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              33191                       # Transaction distribution
system.membus.trans_dist::WriteReq                464                       # Transaction distribution
system.membus.trans_dist::WriteResp               464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16082                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29557                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7396                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32581                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        11382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       119848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       121996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 133378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6447104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6448839                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7173831                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       3456                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46715                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000578                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024034                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46688     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                      27      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46715                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1783500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           223459181                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             256515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          377543250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       142792                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        71401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          292                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4675                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           23                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63770                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        40941                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48237                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8264                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8264                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         40944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       122829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                216365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     10481280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5728711                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16209991                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42518                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1336960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           114963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 109995     95.68%     95.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4945      4.30%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     23      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             114963                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          182571000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            74985                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102360000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76975000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6932799000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
