

================================================================
== Vitis HLS Report for 'update_Pipeline_VITIS_LOOP_424_8'
================================================================
* Date:           Sun Feb  5 17:04:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  9.196 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_424_8  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     475|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     4|        0|      27|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      55|    -|
|Register             |        -|     -|      105|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     4|      105|     557|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+---+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |mul_37ns_39ns_74_1_1_U4311  |mul_37ns_39ns_74_1_1  |        0|   4|  0|  27|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |Total                       |                      |        0|   4|  0|  27|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln424_fu_131_p2    |         +|   0|  0|   39|          32|           1|
    |add_ln425_1_fu_159_p2  |         +|   0|  0|   44|          37|          37|
    |add_ln425_2_fu_219_p2  |         +|   0|  0|   43|          36|          36|
    |add_ln425_3_fu_228_p2  |         +|   0|  0|   38|          38|          16|
    |add_ln425_4_fu_234_p2  |         +|   0|  0|   38|          38|          38|
    |add_ln425_fu_149_p2    |         +|   0|  0|   43|          36|          16|
    |sub_ln425_fu_213_p2    |         -|   0|  0|   45|          38|          38|
    |icmp_ln424_fu_125_p2   |      icmp|   0|  0|   20|          32|          32|
    |shl_ln425_fu_244_p2    |       shl|   0|  0|  165|           8|          56|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  475|         295|         270|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  14|          3|    1|          3|
    |ap_done_int      |   9|          2|    1|          2|
    |j_fu_62          |   9|          2|   32|         64|
    |solver_address0  |  14|          3|   10|         30|
    |solver_we0       |   9|          2|   56|        112|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  55|         12|  100|        211|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |j_fu_62                  |  32|   0|   32|          0|
    |zext_ln424_cast_reg_263  |  35|   0|   36|          1|
    |zext_ln425_cast_reg_268  |  35|   0|   37|          2|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 105|   0|  108|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_424_8|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_424_8|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_424_8|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_424_8|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_424_8|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  update_Pipeline_VITIS_LOOP_424_8|  return value|
|solver_address0  |  out|   10|   ap_memory|                            solver|         array|
|solver_ce0       |  out|    1|   ap_memory|                            solver|         array|
|solver_we0       |  out|   56|   ap_memory|                            solver|         array|
|solver_d0        |  out|  448|   ap_memory|                            solver|         array|
|solver_q0        |   in|  448|   ap_memory|                            solver|         array|
|zext_ln425       |   in|   35|     ap_none|                        zext_ln425|        scalar|
|zext_ln424       |   in|   35|     ap_none|                        zext_ln424|        scalar|
+-----------------+-----+-----+------------+----------------------------------+--------------+

