<profile>

<section name = "Vivado HLS Report for 'aes_get_round_key5'" level="0">
<item name = "Date">Sun Dec 12 23:30:55 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">AES-XTS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.952, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">41, 41, 41, 41, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">40, 40, 10, -, -, 4, no</column>
<column name=" + Loop 1.1">8, 8, 2, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 90, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 39, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln180_9_fu_169_p2">+, 0, 0, 9, 9, 9</column>
<column name="add_ln180_fu_155_p2">+, 0, 0, 15, 6, 6</column>
<column name="i_fu_103_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_fu_145_p2">+, 0, 0, 12, 3, 1</column>
<column name="ret_V_fu_164_p2">+, 0, 0, 9, 9, 9</column>
<column name="sub_ln180_fu_133_p2">-, 0, 0, 15, 9, 9</column>
<column name="icmp_ln131_fu_97_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln133_fu_139_p2">icmp, 0, 0, 9, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="i_0_reg_63">9, 2, 3, 6</column>
<column name="i_op_assign_reg_74">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln180_reg_214">6, 0, 6, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="i_0_reg_63">3, 0, 3, 0</column>
<column name="i_op_assign_reg_74">3, 0, 3, 0</column>
<column name="i_reg_191">3, 0, 3, 0</column>
<column name="j_reg_209">3, 0, 3, 0</column>
<column name="key_column_index_V_reg_183">7, 0, 9, 2</column>
<column name="sub_ln180_reg_201">7, 0, 9, 2</column>
<column name="zext_ln180_reg_196">3, 0, 6, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes_get_round_key5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aes_get_round_key5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aes_get_round_key5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aes_get_round_key5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aes_get_round_key5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aes_get_round_key5, return value</column>
<column name="round">in, 5, ap_none, round, scalar</column>
<column name="expanded_key_V_address0">out, 8, ap_memory, expanded_key_V, array</column>
<column name="expanded_key_V_ce0">out, 1, ap_memory, expanded_key_V, array</column>
<column name="expanded_key_V_q0">in, 16, ap_memory, expanded_key_V, array</column>
<column name="round_key_V_address0">out, 4, ap_memory, round_key_V, array</column>
<column name="round_key_V_ce0">out, 1, ap_memory, round_key_V, array</column>
<column name="round_key_V_we0">out, 1, ap_memory, round_key_V, array</column>
<column name="round_key_V_d0">out, 16, ap_memory, round_key_V, array</column>
</table>
</item>
</section>
</profile>
